-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "06/10/2024 16:32:31"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RAMCore2 IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(6 DOWNTO 0);
	VGA_R : BUFFER std_logic_vector(3 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(3 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(3 DOWNTO 0);
	VGA_HS : BUFFER std_logic;
	VGA_VS : BUFFER std_logic
	);
END RAMCore2;

-- Design Ports Information
-- VGA_R[0]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF RAMCore2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RAM_controller|readDir_32[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk12M~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|readDir_16[7]~12clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_32[0]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_16[0]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_8[0]~9clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|readDir_8[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLK25|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \VGA_controller|Add1~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \VGA_controller|Add1~1\ : std_logic;
SIGNAL \VGA_controller|Add1~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~3\ : std_logic;
SIGNAL \VGA_controller|Add1~4_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~5\ : std_logic;
SIGNAL \VGA_controller|Add1~6_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~7\ : std_logic;
SIGNAL \VGA_controller|Add1~8_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~9\ : std_logic;
SIGNAL \VGA_controller|Add1~10_combout\ : std_logic;
SIGNAL \VGA_controller|h_count~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~11\ : std_logic;
SIGNAL \VGA_controller|Add1~12_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~13\ : std_logic;
SIGNAL \VGA_controller|Add1~14_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~15\ : std_logic;
SIGNAL \VGA_controller|Add1~16_combout\ : std_logic;
SIGNAL \VGA_controller|h_count~1_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~17\ : std_logic;
SIGNAL \VGA_controller|Add1~18_combout\ : std_logic;
SIGNAL \VGA_controller|h_count~0_combout\ : std_logic;
SIGNAL \VGA_controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA_controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_controller|Equal0~3_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~0_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~25_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[9]~0_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~1\ : std_logic;
SIGNAL \VGA_controller|Add0~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~26_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~3\ : std_logic;
SIGNAL \VGA_controller|Add0~4_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~27_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~5\ : std_logic;
SIGNAL \VGA_controller|Add0~6_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~28_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~7\ : std_logic;
SIGNAL \VGA_controller|Add0~8_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~29_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~9\ : std_logic;
SIGNAL \VGA_controller|Add0~11\ : std_logic;
SIGNAL \VGA_controller|Add0~12_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~23_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~13\ : std_logic;
SIGNAL \VGA_controller|Add0~14_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~22_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~15\ : std_logic;
SIGNAL \VGA_controller|Add0~16_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~24_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~17\ : std_logic;
SIGNAL \VGA_controller|Add0~18_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~20_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~7_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~7_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~8_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~10_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~21_combout\ : std_logic;
SIGNAL \VGA_controller|LessThan6~0_combout\ : std_logic;
SIGNAL \VGA_controller|LessThan6~1_combout\ : std_logic;
SIGNAL \VGA_controller|video_on_v~q\ : std_logic;
SIGNAL \VGA_controller|Add3~0_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~1\ : std_logic;
SIGNAL \VGA_controller|Add3~3\ : std_logic;
SIGNAL \VGA_controller|Add3~5\ : std_logic;
SIGNAL \VGA_controller|Add3~6_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~4_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~2_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~7\ : std_logic;
SIGNAL \VGA_controller|Add3~9\ : std_logic;
SIGNAL \VGA_controller|Add3~11\ : std_logic;
SIGNAL \VGA_controller|Add3~13\ : std_logic;
SIGNAL \VGA_controller|Add3~15\ : std_logic;
SIGNAL \VGA_controller|Add3~17\ : std_logic;
SIGNAL \VGA_controller|Add3~18_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~16_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~14_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~10_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~12_combout\ : std_logic;
SIGNAL \VGA_controller|Add3~8_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~3_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~4_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~1\ : std_logic;
SIGNAL \VGA_controller|Add2~3\ : std_logic;
SIGNAL \VGA_controller|Add2~5\ : std_logic;
SIGNAL \VGA_controller|Add2~7\ : std_logic;
SIGNAL \VGA_controller|Add2~9\ : std_logic;
SIGNAL \VGA_controller|Add2~11\ : std_logic;
SIGNAL \VGA_controller|Add2~13\ : std_logic;
SIGNAL \VGA_controller|Add2~14_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~10_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~8_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~12_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~11_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~15\ : std_logic;
SIGNAL \VGA_controller|Add2~17\ : std_logic;
SIGNAL \VGA_controller|Add2~18_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~16_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~4_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~6_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add2~0_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~10_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~12_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~8_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~0_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~6_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~5_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~9_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~0_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~1_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~13_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~14_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~15_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~16_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~17_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~18_combout\ : std_logic;
SIGNAL \VGA_controller|set_color~q\ : std_logic;
SIGNAL \VGA_controller|LessThan5~0_combout\ : std_logic;
SIGNAL \VGA_controller|video_on_h~q\ : std_logic;
SIGNAL \VGA_controller|red~0_combout\ : std_logic;
SIGNAL \CLK_24M|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \clk12M~0_combout\ : std_logic;
SIGNAL \clk12M~q\ : std_logic;
SIGNAL \RAM_controller|Add0~0_combout\ : std_logic;
SIGNAL \clk12M~clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|Add1~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~1\ : std_logic;
SIGNAL \RAM_controller|Add1~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~3\ : std_logic;
SIGNAL \RAM_controller|Add1~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~5\ : std_logic;
SIGNAL \RAM_controller|Add1~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~7\ : std_logic;
SIGNAL \RAM_controller|Add1~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~9\ : std_logic;
SIGNAL \RAM_controller|Add1~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~11\ : std_logic;
SIGNAL \RAM_controller|Add1~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~13\ : std_logic;
SIGNAL \RAM_controller|Add1~14_combout\ : std_logic;
SIGNAL \RAM_controller|h_count_write~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~15\ : std_logic;
SIGNAL \RAM_controller|Add1~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~17\ : std_logic;
SIGNAL \RAM_controller|Add1~18_combout\ : std_logic;
SIGNAL \RAM_controller|h_count_write~0_combout\ : std_logic;
SIGNAL \RAM_controller|Equal1~1_combout\ : std_logic;
SIGNAL \RAM_controller|Equal1~0_combout\ : std_logic;
SIGNAL \RAM_controller|Equal1~2_combout\ : std_logic;
SIGNAL \RAM_controller|v_count_write[9]~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~1\ : std_logic;
SIGNAL \RAM_controller|Add0~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~3\ : std_logic;
SIGNAL \RAM_controller|Add0~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~5\ : std_logic;
SIGNAL \RAM_controller|Add0~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~7\ : std_logic;
SIGNAL \RAM_controller|Add0~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~9\ : std_logic;
SIGNAL \RAM_controller|Add0~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~13\ : std_logic;
SIGNAL \RAM_controller|Add0~14_combout\ : std_logic;
SIGNAL \RAM_controller|v_count_write~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~15\ : std_logic;
SIGNAL \RAM_controller|Add0~16_combout\ : std_logic;
SIGNAL \RAM_controller|v_count_write~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~17\ : std_logic;
SIGNAL \RAM_controller|Add0~18_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~0_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~1_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~2_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~3_combout\ : std_logic;
SIGNAL \RAM_controller|v_count_write~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~11\ : std_logic;
SIGNAL \RAM_controller|Add0~12_combout\ : std_logic;
SIGNAL \RAM_controller|v_count_write~3_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan2~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan2~1_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~1_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna~2_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan0~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan0~1_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna~4_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan8~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan5~2_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan5~3_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~4_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan7~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan7~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[5]~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~1\ : std_logic;
SIGNAL \RAM_controller|Add2~3\ : std_logic;
SIGNAL \RAM_controller|Add2~5\ : std_logic;
SIGNAL \RAM_controller|Add2~7\ : std_logic;
SIGNAL \RAM_controller|Add2~9\ : std_logic;
SIGNAL \RAM_controller|Add2~11\ : std_logic;
SIGNAL \RAM_controller|Add2~13\ : std_logic;
SIGNAL \RAM_controller|Add2~15\ : std_logic;
SIGNAL \RAM_controller|Add2~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add3~3\ : std_logic;
SIGNAL \RAM_controller|Add3~5\ : std_logic;
SIGNAL \RAM_controller|Add3~7\ : std_logic;
SIGNAL \RAM_controller|Add3~9\ : std_logic;
SIGNAL \RAM_controller|Add3~11\ : std_logic;
SIGNAL \RAM_controller|Add3~13\ : std_logic;
SIGNAL \RAM_controller|Add3~15\ : std_logic;
SIGNAL \RAM_controller|Add3~17\ : std_logic;
SIGNAL \RAM_controller|Add3~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~1\ : std_logic;
SIGNAL \RAM_controller|Add4~3\ : std_logic;
SIGNAL \RAM_controller|Add4~5\ : std_logic;
SIGNAL \RAM_controller|Add4~7\ : std_logic;
SIGNAL \RAM_controller|Add4~9\ : std_logic;
SIGNAL \RAM_controller|Add4~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan8~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan6~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan6~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add15~3\ : std_logic;
SIGNAL \RAM_controller|Add15~5\ : std_logic;
SIGNAL \RAM_controller|Add15~7\ : std_logic;
SIGNAL \RAM_controller|Add15~9\ : std_logic;
SIGNAL \RAM_controller|Add15~11\ : std_logic;
SIGNAL \RAM_controller|Add15~13\ : std_logic;
SIGNAL \RAM_controller|Add15~15\ : std_logic;
SIGNAL \RAM_controller|Add15~17\ : std_logic;
SIGNAL \RAM_controller|Add15~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~1\ : std_logic;
SIGNAL \RAM_controller|Add16~3\ : std_logic;
SIGNAL \RAM_controller|Add16~5\ : std_logic;
SIGNAL \RAM_controller|Add16~7\ : std_logic;
SIGNAL \RAM_controller|Add16~9\ : std_logic;
SIGNAL \RAM_controller|Add16~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add18~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add18~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add18~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add18~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add18~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~4\ : std_logic;
SIGNAL \RAM_controller|Add5~6\ : std_logic;
SIGNAL \RAM_controller|Add5~8\ : std_logic;
SIGNAL \RAM_controller|Add5~10\ : std_logic;
SIGNAL \RAM_controller|Add5~12\ : std_logic;
SIGNAL \RAM_controller|Add5~14\ : std_logic;
SIGNAL \RAM_controller|Add5~16\ : std_logic;
SIGNAL \RAM_controller|Add5~18\ : std_logic;
SIGNAL \RAM_controller|Add5~20\ : std_logic;
SIGNAL \RAM_controller|Add5~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~24_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan8~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[13]~9_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[0]~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[0]~1clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|Add3~19\ : std_logic;
SIGNAL \RAM_controller|Add3~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~11\ : std_logic;
SIGNAL \RAM_controller|Add4~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~19\ : std_logic;
SIGNAL \RAM_controller|Add15~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~16\ : std_logic;
SIGNAL \RAM_controller|Add16~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~23\ : std_logic;
SIGNAL \RAM_controller|Add5~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~27_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_32~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_32~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~19_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~21_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add53~0_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_32~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan24~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan24~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan24~2_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan19~2_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan23~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan23~1_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_32~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan15~0_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~6_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan19~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan19~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan14~0_combout\ : std_logic;
SIGNAL \RAM_controller|ReadEna~0_combout\ : std_logic;
SIGNAL \RAM_controller|ReadEna~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan13~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan13~1_combout\ : std_logic;
SIGNAL \RAM_controller|ReadEna~2_combout\ : std_logic;
SIGNAL \RAM_controller|ReadEna~3_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_32~2_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan16~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add53~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add40~3\ : std_logic;
SIGNAL \RAM_controller|Add40~5\ : std_logic;
SIGNAL \RAM_controller|Add40~7\ : std_logic;
SIGNAL \RAM_controller|Add40~9\ : std_logic;
SIGNAL \RAM_controller|Add40~11\ : std_logic;
SIGNAL \RAM_controller|Add40~13\ : std_logic;
SIGNAL \RAM_controller|Add40~15\ : std_logic;
SIGNAL \RAM_controller|Add40~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~1\ : std_logic;
SIGNAL \RAM_controller|Add41~3\ : std_logic;
SIGNAL \RAM_controller|Add41~5\ : std_logic;
SIGNAL \RAM_controller|Add41~7\ : std_logic;
SIGNAL \RAM_controller|Add41~8_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan15~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan15~2_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add52~1\ : std_logic;
SIGNAL \RAM_controller|Add52~3\ : std_logic;
SIGNAL \RAM_controller|Add52~5\ : std_logic;
SIGNAL \RAM_controller|Add52~7\ : std_logic;
SIGNAL \RAM_controller|Add52~9\ : std_logic;
SIGNAL \RAM_controller|Add52~11\ : std_logic;
SIGNAL \RAM_controller|Add52~13\ : std_logic;
SIGNAL \RAM_controller|Add52~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add52~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add52~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add52~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add52~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add52~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add52~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add52~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add29~3\ : std_logic;
SIGNAL \RAM_controller|Add29~5\ : std_logic;
SIGNAL \RAM_controller|Add29~7\ : std_logic;
SIGNAL \RAM_controller|Add29~9\ : std_logic;
SIGNAL \RAM_controller|Add29~11\ : std_logic;
SIGNAL \RAM_controller|Add29~13\ : std_logic;
SIGNAL \RAM_controller|Add29~15\ : std_logic;
SIGNAL \RAM_controller|Add29~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~1\ : std_logic;
SIGNAL \RAM_controller|Add30~3\ : std_logic;
SIGNAL \RAM_controller|Add30~5\ : std_logic;
SIGNAL \RAM_controller|Add30~7\ : std_logic;
SIGNAL \RAM_controller|Add30~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~21_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~24\ : std_logic;
SIGNAL \RAM_controller|Add31~26\ : std_logic;
SIGNAL \RAM_controller|Add31~28\ : std_logic;
SIGNAL \RAM_controller|Add31~30\ : std_logic;
SIGNAL \RAM_controller|Add31~32\ : std_logic;
SIGNAL \RAM_controller|Add31~34\ : std_logic;
SIGNAL \RAM_controller|Add31~36\ : std_logic;
SIGNAL \RAM_controller|Add31~38\ : std_logic;
SIGNAL \RAM_controller|Add31~39_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan22~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~48_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan21~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan21~1_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[14]~2_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[0]~0_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|Add52~15\ : std_logic;
SIGNAL \RAM_controller|Add52~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~17\ : std_logic;
SIGNAL \RAM_controller|Add29~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~9\ : std_logic;
SIGNAL \RAM_controller|Add30~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add53~2_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan16~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~17\ : std_logic;
SIGNAL \RAM_controller|Add40~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~9\ : std_logic;
SIGNAL \RAM_controller|Add41~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~40\ : std_logic;
SIGNAL \RAM_controller|Add31~41_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~46_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \RAM_controller|Add29~19\ : std_logic;
SIGNAL \RAM_controller|Add29~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~11\ : std_logic;
SIGNAL \RAM_controller|Add30~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~19\ : std_logic;
SIGNAL \RAM_controller|Add40~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add53~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~11\ : std_logic;
SIGNAL \RAM_controller|Add41~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~42\ : std_logic;
SIGNAL \RAM_controller|Add31~43_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~47_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[0]~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[1]~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[2]~4_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[3]~5_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[4]~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~28_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~30_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~9_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~32_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~33_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~34_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~35_combout\ : std_logic;
SIGNAL \RAM_controller|D_out~28_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[0]~1_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[0]~2_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[1]~3_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[2]~4_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[3]~5_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[4]~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~23_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~45_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~49_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~50_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~51_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~52_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~33_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~53_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~35_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~54_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~37_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~55_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add53~3_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~2_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~3_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~7_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[0]~1724_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan2~2_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~5_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~4_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~6_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[0]~1725_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~13_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[169]~2026_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~28_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[173]~1795_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~0_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~9_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[173]~1796_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[223]~82_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[223]~80_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[171]~242_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[172]~2052_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~28_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[163]~208_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[164]~2053_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~14_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~3_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~1_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[165]~1801_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[165]~1802_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~30_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~27_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[167]~1797_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[167]~1798_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~8_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~4_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[166]~1799_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[166]~1800_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~29_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~17_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~7_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~11_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[174]~1803_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[174]~1804_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[220]~9_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[188]~262_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[180]~279_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[175]~2054_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~31_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~18_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~30_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~12_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[170]~1778_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[170]~1779_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[171]~2042_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~19_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[163]~2040_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~26_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[162]~1774_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~25_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[162]~1775_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~17_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~6_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[161]~1776_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~5_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[161]~1777_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[160]~2041_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~18_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~10_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[169]~1770_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~31_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[169]~1771_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[168]~1772_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[168]~1773_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~16_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~11_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[185]~304_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[185]~302_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[185]~299_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[186]~2051_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[187]~390_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[187]~2050_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~27_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[178]~2047_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[179]~2046_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~25_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[177]~2048_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[176]~2049_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~26_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~14_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[185]~2045_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[189]~1780_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[184]~1793_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[184]~1794_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~24_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~15_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[190]~1791_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~2_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[190]~1792_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[197]~1726_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[191]~1789_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[191]~1790_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~23_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[188]~2043_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[189]~1781_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[189]~1782_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~20_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[180]~2044_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[181]~1787_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[181]~1788_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~22_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[182]~1785_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[182]~1786_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[183]~1783_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[183]~1784_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~21_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~12_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~13_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~16_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~19_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[154]~501_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[146]~2061_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[147]~572_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[147]~2060_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~40_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~16_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[155]~1822_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[151]~1831_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[151]~1832_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[150]~1833_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[150]~1834_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~43_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[144]~2064_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[145]~2063_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~42_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[149]~1829_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[149]~1830_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[148]~2062_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~41_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~24_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~25_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[154]~2056_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[155]~481_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[155]~2055_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~36_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[152]~1825_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[152]~1826_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[153]~2058_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~38_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[156]~2057_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[157]~1823_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[157]~1824_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~37_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~22_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[158]~1827_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[158]~1828_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[159]~2059_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~39_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~23_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~26_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~15_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[131]~1805_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[138]~1837_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[138]~1838_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[139]~1835_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[139]~1836_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~44_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[143]~2065_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[142]~1847_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[142]~1848_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~47_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[137]~1843_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[137]~1844_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[136]~1845_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[136]~1846_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~46_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[140]~1841_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[140]~1842_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[141]~1839_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[141]~1840_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~45_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~27_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~28_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[132]~1812_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[132]~1813_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[133]~1810_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[133]~1811_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~33_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[128]~1816_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[128]~1817_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[129]~1814_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[129]~1815_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~34_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~20_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[130]~1808_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[130]~1809_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[131]~1806_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[131]~1807_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~32_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[135]~1818_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[135]~1819_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[134]~1820_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[134]~1821_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~35_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~21_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~29_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~30_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[221]~1743_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[214]~1754_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~10_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[214]~1755_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[215]~1752_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[215]~1753_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~11_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[219]~29_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[219]~26_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[212]~94_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[208]~2038_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[218]~48_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[218]~46_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[218]~43_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[209]~2037_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~10_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[210]~2036_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[211]~114_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[211]~2035_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~9_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~4_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[213]~1750_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[213]~1751_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[212]~2034_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~8_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~5_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[221]~1744_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~29_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[221]~1745_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[220]~6_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[220]~3_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[220]~2029_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~4_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[223]~77_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[223]~2033_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[222]~1748_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[222]~1749_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~7_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[218]~2031_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[219]~2030_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~5_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[217]~2032_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[216]~1746_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[216]~1747_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~6_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~2_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~3_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~6_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[206]~1768_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[206]~1769_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[207]~188_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[207]~2039_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~15_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[201]~1764_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[201]~1765_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[200]~1766_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[200]~1767_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~14_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[203]~1760_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[203]~1761_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[202]~1762_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[202]~1763_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~13_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~7_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[204]~1758_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[204]~1759_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[205]~1756_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[205]~1757_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~12_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~8_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[192]~1737_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[192]~1738_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[193]~1735_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[193]~1736_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~2_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[195]~1731_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[195]~1732_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[194]~1733_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[194]~1734_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~1_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~0_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[197]~1727_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[197]~1728_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[196]~1729_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[196]~1730_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~0_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[198]~1741_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[198]~1742_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[199]~1739_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[199]~1740_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~3_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~1_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~9_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[236]~686_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[235]~2067_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[223]~2025_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[234]~1855_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[234]~1856_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~50_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[233]~1851_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[233]~1852_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[232]~1853_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[232]~1854_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~49_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~17_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[237]~1849_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[237]~1850_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[236]~2066_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~48_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~31_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~32_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[227]~2068_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[226]~1857_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[226]~1858_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~51_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[231]~1863_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[231]~1864_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[230]~1865_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[230]~1866_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~54_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[228]~2069_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[229]~1859_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[229]~1860_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~52_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[224]~2070_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[225]~1861_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[225]~1862_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~53_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~33_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~34_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~35_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~36_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[108]~856_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[107]~2117_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~24_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~23_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[105]~2028_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[106]~1987_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[106]~1988_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~106_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[9]~1876_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[10]~1985_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~22_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[10]~1986_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[11]~1983_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[11]~1984_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~105_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[44]~839_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[43]~2116_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~21_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~20_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[41]~2027_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[42]~1981_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[42]~1982_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~104_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~68_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~19_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder1~18_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[73]~1867_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[74]~1979_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[74]~1980_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[75]~1977_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[75]~1978_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~103_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~69_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[103]~2001_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[103]~2002_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[102]~2003_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[102]~2004_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~110_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[38]~1991_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[38]~1992_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[39]~1989_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[39]~1990_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~107_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[7]~1997_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[7]~1998_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[6]~1999_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[6]~2000_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~109_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[71]~1993_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[71]~1994_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[70]~1995_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[70]~1996_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~108_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~70_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~71_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[100]~788_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[99]~2119_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[98]~2015_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[98]~2016_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~114_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[36]~771_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[35]~2118_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[34]~2005_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[34]~2006_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~111_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[3]~2011_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[3]~2012_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[2]~2013_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[2]~2014_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~113_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[66]~2009_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[66]~2010_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[67]~2007_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[67]~2008_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~112_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~72_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~73_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~74_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[78]~2017_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[78]~2018_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[83]~1058_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[79]~2120_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~115_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[14]~2021_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[14]~2022_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[19]~1095_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[15]~2109_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~117_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[46]~2019_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[46]~2020_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[51]~1021_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[47]~2121_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~116_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~75_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[115]~1132_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[111]~2122_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[110]~2023_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[110]~2024_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~118_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~76_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~77_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[122]~1004_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[122]~2084_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[123]~984_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[123]~2083_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~74_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[90]~893_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[90]~2078_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[91]~873_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[91]~2077_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~71_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[27]~947_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[27]~2081_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[26]~967_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[26]~2082_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~73_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[59]~910_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[59]~2079_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[58]~930_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[58]~2080_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~72_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~47_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~48_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[82]~2088_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[83]~2087_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~80_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[18]~2090_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[19]~2089_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~81_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~51_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[51]~2085_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[50]~2086_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~79_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[115]~2091_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[114]~2092_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~82_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~52_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[59]~1922_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[54]~1927_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[54]~1928_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[55]~1925_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[55]~1926_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~75_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[91]~1921_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[87]~1929_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[87]~1930_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[86]~1931_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[86]~1932_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~76_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[27]~1923_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[22]~1935_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[22]~1936_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[23]~1933_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[23]~1934_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~77_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~49_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[123]~1924_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[119]~1937_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[119]~1938_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[118]~1939_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[118]~1940_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~78_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~50_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~53_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[95]~2093_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[94]~1941_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[94]~1942_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~83_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[126]~1951_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[126]~1952_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[127]~1949_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[127]~1950_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~86_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[30]~1947_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[30]~1948_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[31]~2094_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~85_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[62]~1945_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[62]~1946_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[63]~1943_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[63]~1944_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~84_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~54_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~55_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~56_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[117]~1967_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[117]~1968_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[116]~2102_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~94_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[52]~2099_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[53]~1961_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[53]~1962_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~91_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[84]~2100_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[85]~1963_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[85]~1964_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~92_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[21]~1965_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[21]~1966_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[20]~2101_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~93_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~59_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~60_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[80]~2106_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[81]~2105_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~96_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[17]~2107_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[16]~2108_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~97_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~61_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[113]~2110_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[112]~2111_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~98_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[49]~2103_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[48]~2104_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~95_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~62_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~63_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[92]~2112_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[93]~1969_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[93]~1970_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~99_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[28]~2114_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[29]~1973_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[29]~1974_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~101_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[61]~1971_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[61]~1972_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[60]~2113_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~100_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~64_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[125]~1975_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[125]~1976_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[124]~2115_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~102_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~65_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[89]~2095_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[88]~1953_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[88]~1954_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~87_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[120]~1959_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[120]~1960_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[121]~2098_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~90_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[56]~1955_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[56]~1956_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[57]~2096_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~88_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[25]~2097_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[24]~1957_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[24]~1958_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~89_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~57_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~58_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~66_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~67_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[73]~1868_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[73]~1869_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[72]~1870_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[72]~1871_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~55_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[41]~1872_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[41]~1873_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[40]~1874_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[40]~1875_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~56_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[8]~1879_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[8]~1880_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[9]~1877_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[9]~1878_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~57_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~37_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[104]~1883_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[104]~1884_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[105]~1881_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[105]~1882_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~58_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~38_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[77]~1909_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[77]~1910_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[76]~1911_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[76]~1912_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~67_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[108]~2076_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[109]~1919_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[109]~1920_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~70_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[44]~2075_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[45]~1913_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[45]~1914_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~68_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[12]~1917_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[12]~1918_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[13]~1915_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[13]~1916_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~69_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~44_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~45_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[32]~2073_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[33]~1897_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[33]~1898_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~63_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[96]~2074_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[97]~1907_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[97]~1908_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~66_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[1]~1903_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[1]~1904_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[0]~1905_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[0]~1906_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~65_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[64]~1901_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[64]~1902_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[65]~1899_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[65]~1900_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~64_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~41_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~42_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[100]~2072_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[101]~1895_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[101]~1896_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~62_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[5]~1891_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[5]~1892_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[4]~1893_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[4]~1894_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~61_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[69]~1887_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[69]~1888_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[68]~1889_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[68]~1890_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~60_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~39_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[36]~2071_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[37]~1885_combout\ : std_logic;
SIGNAL \RAM_controller|Parity_register[37]~1886_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~59_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~40_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~43_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~46_combout\ : std_logic;
SIGNAL \RAM_controller|Mux1~78_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~8_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~9_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~126_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~127_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~119_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~120_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~123_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~124_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~121_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~122_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~125_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~128_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~150_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~151_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~152_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~153_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~154_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~129_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~130_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~133_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~134_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~131_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~132_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~135_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~136_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~137_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~138_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~139_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~140_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~141_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~142_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~143_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~144_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~145_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~146_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~147_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~148_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~149_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~155_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~187_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~188_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~194_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~195_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~189_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~190_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~191_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~192_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~193_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~196_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~156_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~157_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~163_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~164_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~158_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~159_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~160_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~161_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~162_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~165_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~166_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~167_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~173_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~174_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~170_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~171_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~168_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~169_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~172_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~175_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~176_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~177_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~183_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~184_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~180_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~181_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~178_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~179_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~182_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~185_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~186_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~197_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~10_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~13_combout\ : std_logic;
SIGNAL \RAM_controller|D_out~2_combout\ : std_logic;
SIGNAL \RAM_controller|D_out~5_combout\ : std_logic;
SIGNAL \RAM_controller|D_out~4_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~14_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~11_combout\ : std_logic;
SIGNAL \RAM_controller|parity_check~12_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~0_combout\ : std_logic;
SIGNAL \RAM_controller|D_out~3_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~6_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~7_combout\ : std_logic;
SIGNAL \RAM_controller|D_out~8_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~12_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~16_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~29_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~13_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~17_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~18_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_8~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_8~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_8~2_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~5_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[0]~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[0]~9_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[0]~9clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|Add23~1\ : std_logic;
SIGNAL \RAM_controller|Add23~3\ : std_logic;
SIGNAL \RAM_controller|Add23~5\ : std_logic;
SIGNAL \RAM_controller|Add23~7\ : std_logic;
SIGNAL \RAM_controller|Add23~9\ : std_logic;
SIGNAL \RAM_controller|Add23~11\ : std_logic;
SIGNAL \RAM_controller|Add23~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add24~3\ : std_logic;
SIGNAL \RAM_controller|Add24~5\ : std_logic;
SIGNAL \RAM_controller|Add24~7\ : std_logic;
SIGNAL \RAM_controller|Add24~9\ : std_logic;
SIGNAL \RAM_controller|Add24~11\ : std_logic;
SIGNAL \RAM_controller|Add24~13\ : std_logic;
SIGNAL \RAM_controller|Add24~15\ : std_logic;
SIGNAL \RAM_controller|Add24~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~1\ : std_logic;
SIGNAL \RAM_controller|Add25~3\ : std_logic;
SIGNAL \RAM_controller|Add25~5\ : std_logic;
SIGNAL \RAM_controller|Add25~7\ : std_logic;
SIGNAL \RAM_controller|Add25~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~1\ : std_logic;
SIGNAL \RAM_controller|Add10~3\ : std_logic;
SIGNAL \RAM_controller|Add10~5\ : std_logic;
SIGNAL \RAM_controller|Add10~7\ : std_logic;
SIGNAL \RAM_controller|Add10~9\ : std_logic;
SIGNAL \RAM_controller|Add10~11\ : std_logic;
SIGNAL \RAM_controller|Add10~13\ : std_logic;
SIGNAL \RAM_controller|Add10~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add11~3\ : std_logic;
SIGNAL \RAM_controller|Add11~5\ : std_logic;
SIGNAL \RAM_controller|Add11~7\ : std_logic;
SIGNAL \RAM_controller|Add11~9\ : std_logic;
SIGNAL \RAM_controller|Add11~11\ : std_logic;
SIGNAL \RAM_controller|Add11~13\ : std_logic;
SIGNAL \RAM_controller|Add11~15\ : std_logic;
SIGNAL \RAM_controller|Add11~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~1\ : std_logic;
SIGNAL \RAM_controller|Add12~3\ : std_logic;
SIGNAL \RAM_controller|Add12~5\ : std_logic;
SIGNAL \RAM_controller|Add12~7\ : std_logic;
SIGNAL \RAM_controller|Add12~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~20\ : std_logic;
SIGNAL \RAM_controller|Add13~22\ : std_logic;
SIGNAL \RAM_controller|Add13~24\ : std_logic;
SIGNAL \RAM_controller|Add13~26\ : std_logic;
SIGNAL \RAM_controller|Add13~28\ : std_logic;
SIGNAL \RAM_controller|Add13~30\ : std_logic;
SIGNAL \RAM_controller|Add13~32\ : std_logic;
SIGNAL \RAM_controller|Add13~34\ : std_logic;
SIGNAL \RAM_controller|Add13~35_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~38_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_8~0_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_8~1_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_8~2_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \RAM_controller|Add36~1\ : std_logic;
SIGNAL \RAM_controller|Add36~3\ : std_logic;
SIGNAL \RAM_controller|Add36~5\ : std_logic;
SIGNAL \RAM_controller|Add36~7\ : std_logic;
SIGNAL \RAM_controller|Add36~9\ : std_logic;
SIGNAL \RAM_controller|Add36~11\ : std_logic;
SIGNAL \RAM_controller|Add36~13\ : std_logic;
SIGNAL \RAM_controller|Add36~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add37~3\ : std_logic;
SIGNAL \RAM_controller|Add37~5\ : std_logic;
SIGNAL \RAM_controller|Add37~7\ : std_logic;
SIGNAL \RAM_controller|Add37~9\ : std_logic;
SIGNAL \RAM_controller|Add37~11\ : std_logic;
SIGNAL \RAM_controller|Add37~13\ : std_logic;
SIGNAL \RAM_controller|Add37~15\ : std_logic;
SIGNAL \RAM_controller|Add37~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~1\ : std_logic;
SIGNAL \RAM_controller|Add38~3\ : std_logic;
SIGNAL \RAM_controller|Add38~5\ : std_logic;
SIGNAL \RAM_controller|Add38~7\ : std_logic;
SIGNAL \RAM_controller|Add38~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add48~1\ : std_logic;
SIGNAL \RAM_controller|Add48~3\ : std_logic;
SIGNAL \RAM_controller|Add48~5\ : std_logic;
SIGNAL \RAM_controller|Add48~7\ : std_logic;
SIGNAL \RAM_controller|Add48~9\ : std_logic;
SIGNAL \RAM_controller|Add48~11\ : std_logic;
SIGNAL \RAM_controller|Add48~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add48~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add48~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add48~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add48~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add48~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add48~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add49~3\ : std_logic;
SIGNAL \RAM_controller|Add49~5\ : std_logic;
SIGNAL \RAM_controller|Add49~7\ : std_logic;
SIGNAL \RAM_controller|Add49~9\ : std_logic;
SIGNAL \RAM_controller|Add49~11\ : std_logic;
SIGNAL \RAM_controller|Add49~13\ : std_logic;
SIGNAL \RAM_controller|Add49~15\ : std_logic;
SIGNAL \RAM_controller|Add49~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~1\ : std_logic;
SIGNAL \RAM_controller|Add50~3\ : std_logic;
SIGNAL \RAM_controller|Add50~5\ : std_logic;
SIGNAL \RAM_controller|Add50~7\ : std_logic;
SIGNAL \RAM_controller|Add50~8_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~5\ : std_logic;
SIGNAL \RAM_controller|Add39~7\ : std_logic;
SIGNAL \RAM_controller|Add39~9\ : std_logic;
SIGNAL \RAM_controller|Add39~11\ : std_logic;
SIGNAL \RAM_controller|Add39~13\ : std_logic;
SIGNAL \RAM_controller|Add39~15\ : std_logic;
SIGNAL \RAM_controller|Add39~17\ : std_logic;
SIGNAL \RAM_controller|Add39~19\ : std_logic;
SIGNAL \RAM_controller|Add39~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~22_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~3_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_16~0_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[0]~0_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~5_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[13]~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[0]~4_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[1]~5_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[2]~6_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[3]~7_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[4]~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~19_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~37_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~21_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~39_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~23_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~40_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~41_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~42_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~43_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~44_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~33_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~45_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[0]~1_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[1]~2_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[2]~3_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[3]~4_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[4]~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~23_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~24_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~26_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~28_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~30_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~9_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~10_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~11_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~4_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RAM_controller|Add44~1\ : std_logic;
SIGNAL \RAM_controller|Add44~3\ : std_logic;
SIGNAL \RAM_controller|Add44~5\ : std_logic;
SIGNAL \RAM_controller|Add44~7\ : std_logic;
SIGNAL \RAM_controller|Add44~9\ : std_logic;
SIGNAL \RAM_controller|Add44~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add44~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add44~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add44~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add44~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add44~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add45~3\ : std_logic;
SIGNAL \RAM_controller|Add45~5\ : std_logic;
SIGNAL \RAM_controller|Add45~7\ : std_logic;
SIGNAL \RAM_controller|Add45~9\ : std_logic;
SIGNAL \RAM_controller|Add45~11\ : std_logic;
SIGNAL \RAM_controller|Add45~13\ : std_logic;
SIGNAL \RAM_controller|Add45~15\ : std_logic;
SIGNAL \RAM_controller|Add45~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~1\ : std_logic;
SIGNAL \RAM_controller|Add46~3\ : std_logic;
SIGNAL \RAM_controller|Add46~5\ : std_logic;
SIGNAL \RAM_controller|Add46~7\ : std_logic;
SIGNAL \RAM_controller|Add46~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~1\ : std_logic;
SIGNAL \RAM_controller|Add32~3\ : std_logic;
SIGNAL \RAM_controller|Add32~5\ : std_logic;
SIGNAL \RAM_controller|Add32~7\ : std_logic;
SIGNAL \RAM_controller|Add32~9\ : std_logic;
SIGNAL \RAM_controller|Add32~11\ : std_logic;
SIGNAL \RAM_controller|Add32~13\ : std_logic;
SIGNAL \RAM_controller|Add32~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add33~3\ : std_logic;
SIGNAL \RAM_controller|Add33~5\ : std_logic;
SIGNAL \RAM_controller|Add33~7\ : std_logic;
SIGNAL \RAM_controller|Add33~9\ : std_logic;
SIGNAL \RAM_controller|Add33~11\ : std_logic;
SIGNAL \RAM_controller|Add33~13\ : std_logic;
SIGNAL \RAM_controller|Add33~15\ : std_logic;
SIGNAL \RAM_controller|Add33~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~1\ : std_logic;
SIGNAL \RAM_controller|Add34~3\ : std_logic;
SIGNAL \RAM_controller|Add34~5\ : std_logic;
SIGNAL \RAM_controller|Add34~7\ : std_logic;
SIGNAL \RAM_controller|Add34~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~4\ : std_logic;
SIGNAL \RAM_controller|Add35~6\ : std_logic;
SIGNAL \RAM_controller|Add35~8\ : std_logic;
SIGNAL \RAM_controller|Add35~10\ : std_logic;
SIGNAL \RAM_controller|Add35~12\ : std_logic;
SIGNAL \RAM_controller|Add35~14\ : std_logic;
SIGNAL \RAM_controller|Add35~16\ : std_logic;
SIGNAL \RAM_controller|Add35~18\ : std_logic;
SIGNAL \RAM_controller|Add35~19_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~21_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[7]~3_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[7]~4_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[7]~12_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[7]~12clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_16~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~1\ : std_logic;
SIGNAL \RAM_controller|Add19~3\ : std_logic;
SIGNAL \RAM_controller|Add19~5\ : std_logic;
SIGNAL \RAM_controller|Add19~7\ : std_logic;
SIGNAL \RAM_controller|Add19~9\ : std_logic;
SIGNAL \RAM_controller|Add19~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add20~3\ : std_logic;
SIGNAL \RAM_controller|Add20~5\ : std_logic;
SIGNAL \RAM_controller|Add20~7\ : std_logic;
SIGNAL \RAM_controller|Add20~9\ : std_logic;
SIGNAL \RAM_controller|Add20~11\ : std_logic;
SIGNAL \RAM_controller|Add20~13\ : std_logic;
SIGNAL \RAM_controller|Add20~15\ : std_logic;
SIGNAL \RAM_controller|Add20~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~1\ : std_logic;
SIGNAL \RAM_controller|Add21~3\ : std_logic;
SIGNAL \RAM_controller|Add21~5\ : std_logic;
SIGNAL \RAM_controller|Add21~7\ : std_logic;
SIGNAL \RAM_controller|Add21~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~1\ : std_logic;
SIGNAL \RAM_controller|Add6~3\ : std_logic;
SIGNAL \RAM_controller|Add6~5\ : std_logic;
SIGNAL \RAM_controller|Add6~7\ : std_logic;
SIGNAL \RAM_controller|Add6~9\ : std_logic;
SIGNAL \RAM_controller|Add6~11\ : std_logic;
SIGNAL \RAM_controller|Add6~13\ : std_logic;
SIGNAL \RAM_controller|Add6~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add7~3\ : std_logic;
SIGNAL \RAM_controller|Add7~5\ : std_logic;
SIGNAL \RAM_controller|Add7~7\ : std_logic;
SIGNAL \RAM_controller|Add7~9\ : std_logic;
SIGNAL \RAM_controller|Add7~11\ : std_logic;
SIGNAL \RAM_controller|Add7~13\ : std_logic;
SIGNAL \RAM_controller|Add7~15\ : std_logic;
SIGNAL \RAM_controller|Add7~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~1\ : std_logic;
SIGNAL \RAM_controller|Add8~3\ : std_logic;
SIGNAL \RAM_controller|Add8~5\ : std_logic;
SIGNAL \RAM_controller|Add8~7\ : std_logic;
SIGNAL \RAM_controller|Add8~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~4\ : std_logic;
SIGNAL \RAM_controller|Add9~6\ : std_logic;
SIGNAL \RAM_controller|Add9~8\ : std_logic;
SIGNAL \RAM_controller|Add9~10\ : std_logic;
SIGNAL \RAM_controller|Add9~12\ : std_logic;
SIGNAL \RAM_controller|Add9~14\ : std_logic;
SIGNAL \RAM_controller|Add9~16\ : std_logic;
SIGNAL \RAM_controller|Add9~18\ : std_logic;
SIGNAL \RAM_controller|Add9~19_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~21_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_16~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[0]~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[0]~2clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|writeEna_16~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~11\ : std_logic;
SIGNAL \RAM_controller|Add19~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~17\ : std_logic;
SIGNAL \RAM_controller|Add20~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~9\ : std_logic;
SIGNAL \RAM_controller|Add21~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~15\ : std_logic;
SIGNAL \RAM_controller|Add6~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~17\ : std_logic;
SIGNAL \RAM_controller|Add7~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~9\ : std_logic;
SIGNAL \RAM_controller|Add8~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~20\ : std_logic;
SIGNAL \RAM_controller|Add9~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~24_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \RAM_controller|Add44~11\ : std_logic;
SIGNAL \RAM_controller|Add44~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~17\ : std_logic;
SIGNAL \RAM_controller|Add45~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~9\ : std_logic;
SIGNAL \RAM_controller|Add46~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~15\ : std_logic;
SIGNAL \RAM_controller|Add32~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~17\ : std_logic;
SIGNAL \RAM_controller|Add33~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~9\ : std_logic;
SIGNAL \RAM_controller|Add34~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~20\ : std_logic;
SIGNAL \RAM_controller|Add35~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~24_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[5]~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[0]~4_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[1]~5_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[2]~6_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[3]~7_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[4]~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~26_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~9_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~28_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~30_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~32_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[14]~5_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[6]~6_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[0]~7_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[1]~8_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[2]~9_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[3]~10_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[4]~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~26_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~9_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~28_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~30_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~32_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~14_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~15_combout\ : std_logic;
SIGNAL \VGA_controller|red~1_combout\ : std_logic;
SIGNAL \VGA_controller|red[0]~feeder_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[1]~19_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[1]~20_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[1]~21_combout\ : std_logic;
SIGNAL \VGA_controller|red~2_combout\ : std_logic;
SIGNAL \VGA_controller|red[1]~feeder_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[2]~22_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[2]~23_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[2]~24_combout\ : std_logic;
SIGNAL \VGA_controller|red~3_combout\ : std_logic;
SIGNAL \VGA_controller|red[2]~feeder_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~25_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~26_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~27_combout\ : std_logic;
SIGNAL \VGA_controller|red~4_combout\ : std_logic;
SIGNAL \VGA_controller|red[3]~feeder_combout\ : std_logic;
SIGNAL \VGA_controller|green~0_combout\ : std_logic;
SIGNAL \VGA_controller|green~1_combout\ : std_logic;
SIGNAL \VGA_controller|green~2_combout\ : std_logic;
SIGNAL \VGA_controller|green~3_combout\ : std_logic;
SIGNAL \VGA_controller|green~4_combout\ : std_logic;
SIGNAL \VGA_controller|green~5_combout\ : std_logic;
SIGNAL \VGA_controller|green~6_combout\ : std_logic;
SIGNAL \VGA_controller|green~7_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~2_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~3_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~1_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~4_combout\ : std_logic;
SIGNAL \VGA_controller|Hsync_aux~q\ : std_logic;
SIGNAL \VGA_controller|Hsync~q\ : std_logic;
SIGNAL \VGA_controller|process_0~5_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~6_combout\ : std_logic;
SIGNAL \VGA_controller|Vsync_aux~q\ : std_logic;
SIGNAL \VGA_controller|Vsync~q\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VGA_controller|v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_controller|red\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_controller|h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_controller|green\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_controller|blue\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_controller|Vcount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_controller|Hcount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_8\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_32\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_16\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \RAM_controller|v_count_write\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RAM_controller|readDir_8\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \RAM_controller|readDir_32\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RAM_controller|readDir_16\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \RAM_controller|h_count_write\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RAM_controller|Parity_register\ : std_logic_vector(237 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_clk12M~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_clk12M~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\CLK25|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\CLK25|altpll_component|auto_generated|wire_pll1_clk\(0) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(0);
\CLK25|altpll_component|auto_generated|wire_pll1_clk\(1) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(1);
\CLK25|altpll_component|auto_generated|wire_pll1_clk\(2) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(2);
\CLK25|altpll_component|auto_generated|wire_pll1_clk\(3) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(3);
\CLK25|altpll_component|auto_generated|wire_pll1_clk\(4) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(4);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\CLK_24M|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(0) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(0);
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(1) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(1);
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(2) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(2);
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(3) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(3);
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(4) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(4);

\RAM_controller|readDir_32[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|readDir_32[0]~0_combout\);

\clk12M~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk12M~q\);

\RAM_controller|readDir_16[7]~12clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|readDir_16[7]~12_combout\);

\RAM_controller|writeDir_32[0]~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|writeDir_32[0]~1_combout\);

\RAM_controller|writeDir_16[0]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|writeDir_16[0]~2_combout\);

\RAM_controller|writeDir_8[0]~9clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|writeDir_8[0]~9_combout\);

\RAM_controller|readDir_8[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|readDir_8[0]~0_combout\);

\CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(0));

\CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK25|altpll_component|auto_generated|wire_pll1_clk\(0));
\CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\ALT_INV_clk12M~clkctrl_outclk\ <= NOT \clk12M~clkctrl_outclk\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_clk12M~q\ <= NOT \clk12M~q\;

-- Location: IOOBUF_X41_Y23_N23
\VGA_R[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|red\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X41_Y25_N2
\VGA_R[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|red\(1),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X41_Y22_N2
\VGA_R[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|red\(2),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X41_Y21_N23
\VGA_R[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|red\(3),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X41_Y20_N2
\VGA_G[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|green\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X41_Y24_N23
\VGA_G[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|green\(1),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X41_Y21_N16
\VGA_G[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|green\(2),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X41_Y20_N23
\VGA_G[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|green\(3),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X41_Y19_N16
\VGA_B[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|blue\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X41_Y19_N9
\VGA_B[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|blue\(1),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X41_Y19_N2
\VGA_B[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|blue\(2),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X41_Y21_N9
\VGA_B[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|blue\(3),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X41_Y18_N16
\VGA_HS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|Hsync~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X41_Y18_N23
\VGA_VS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|Vsync~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOIBUF_X0_Y24_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\CLK25|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 11,
	c0_initial => 1,
	c0_low => 10,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 147,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 74,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 16,
	m => 74,
	m_initial => 1,
	m_ph => 0,
	n => 7,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3403,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 236,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \SW[0]~input_o\,
	fbin => \CLK25|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \CLK25|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \CLK25|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \CLK25|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X4_Y23_N0
\VGA_controller|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~0_combout\ = \VGA_controller|h_count\(0) $ (VCC)
-- \VGA_controller|Add1~1\ = CARRY(\VGA_controller|h_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(0),
	datad => VCC,
	combout => \VGA_controller|Add1~0_combout\,
	cout => \VGA_controller|Add1~1\);

-- Location: IOIBUF_X0_Y25_N22
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: FF_X4_Y23_N1
\VGA_controller|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(0));

-- Location: LCCOMB_X4_Y23_N2
\VGA_controller|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~2_combout\ = (\VGA_controller|h_count\(1) & (!\VGA_controller|Add1~1\)) # (!\VGA_controller|h_count\(1) & ((\VGA_controller|Add1~1\) # (GND)))
-- \VGA_controller|Add1~3\ = CARRY((!\VGA_controller|Add1~1\) # (!\VGA_controller|h_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(1),
	datad => VCC,
	cin => \VGA_controller|Add1~1\,
	combout => \VGA_controller|Add1~2_combout\,
	cout => \VGA_controller|Add1~3\);

-- Location: FF_X4_Y23_N3
\VGA_controller|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(1));

-- Location: LCCOMB_X4_Y23_N4
\VGA_controller|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~4_combout\ = (\VGA_controller|h_count\(2) & (\VGA_controller|Add1~3\ $ (GND))) # (!\VGA_controller|h_count\(2) & (!\VGA_controller|Add1~3\ & VCC))
-- \VGA_controller|Add1~5\ = CARRY((\VGA_controller|h_count\(2) & !\VGA_controller|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(2),
	datad => VCC,
	cin => \VGA_controller|Add1~3\,
	combout => \VGA_controller|Add1~4_combout\,
	cout => \VGA_controller|Add1~5\);

-- Location: FF_X4_Y23_N5
\VGA_controller|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(2));

-- Location: LCCOMB_X4_Y23_N6
\VGA_controller|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~6_combout\ = (\VGA_controller|h_count\(3) & (!\VGA_controller|Add1~5\)) # (!\VGA_controller|h_count\(3) & ((\VGA_controller|Add1~5\) # (GND)))
-- \VGA_controller|Add1~7\ = CARRY((!\VGA_controller|Add1~5\) # (!\VGA_controller|h_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(3),
	datad => VCC,
	cin => \VGA_controller|Add1~5\,
	combout => \VGA_controller|Add1~6_combout\,
	cout => \VGA_controller|Add1~7\);

-- Location: FF_X4_Y23_N7
\VGA_controller|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~6_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(3));

-- Location: LCCOMB_X4_Y23_N8
\VGA_controller|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~8_combout\ = (\VGA_controller|h_count\(4) & (\VGA_controller|Add1~7\ $ (GND))) # (!\VGA_controller|h_count\(4) & (!\VGA_controller|Add1~7\ & VCC))
-- \VGA_controller|Add1~9\ = CARRY((\VGA_controller|h_count\(4) & !\VGA_controller|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(4),
	datad => VCC,
	cin => \VGA_controller|Add1~7\,
	combout => \VGA_controller|Add1~8_combout\,
	cout => \VGA_controller|Add1~9\);

-- Location: FF_X4_Y23_N9
\VGA_controller|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~8_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(4));

-- Location: LCCOMB_X4_Y23_N10
\VGA_controller|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~10_combout\ = (\VGA_controller|h_count\(5) & (!\VGA_controller|Add1~9\)) # (!\VGA_controller|h_count\(5) & ((\VGA_controller|Add1~9\) # (GND)))
-- \VGA_controller|Add1~11\ = CARRY((!\VGA_controller|Add1~9\) # (!\VGA_controller|h_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(5),
	datad => VCC,
	cin => \VGA_controller|Add1~9\,
	combout => \VGA_controller|Add1~10_combout\,
	cout => \VGA_controller|Add1~11\);

-- Location: LCCOMB_X4_Y23_N24
\VGA_controller|h_count~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|h_count~2_combout\ = (\VGA_controller|Add1~10_combout\ & !\VGA_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add1~10_combout\,
	datad => \VGA_controller|Equal0~3_combout\,
	combout => \VGA_controller|h_count~2_combout\);

-- Location: FF_X4_Y23_N25
\VGA_controller|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|h_count~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(5));

-- Location: LCCOMB_X4_Y23_N12
\VGA_controller|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~12_combout\ = (\VGA_controller|h_count\(6) & (\VGA_controller|Add1~11\ $ (GND))) # (!\VGA_controller|h_count\(6) & (!\VGA_controller|Add1~11\ & VCC))
-- \VGA_controller|Add1~13\ = CARRY((\VGA_controller|h_count\(6) & !\VGA_controller|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(6),
	datad => VCC,
	cin => \VGA_controller|Add1~11\,
	combout => \VGA_controller|Add1~12_combout\,
	cout => \VGA_controller|Add1~13\);

-- Location: FF_X4_Y23_N13
\VGA_controller|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~12_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(6));

-- Location: LCCOMB_X4_Y23_N14
\VGA_controller|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~14_combout\ = (\VGA_controller|h_count\(7) & (!\VGA_controller|Add1~13\)) # (!\VGA_controller|h_count\(7) & ((\VGA_controller|Add1~13\) # (GND)))
-- \VGA_controller|Add1~15\ = CARRY((!\VGA_controller|Add1~13\) # (!\VGA_controller|h_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(7),
	datad => VCC,
	cin => \VGA_controller|Add1~13\,
	combout => \VGA_controller|Add1~14_combout\,
	cout => \VGA_controller|Add1~15\);

-- Location: FF_X4_Y23_N15
\VGA_controller|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~14_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(7));

-- Location: LCCOMB_X4_Y23_N16
\VGA_controller|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~16_combout\ = (\VGA_controller|h_count\(8) & (\VGA_controller|Add1~15\ $ (GND))) # (!\VGA_controller|h_count\(8) & (!\VGA_controller|Add1~15\ & VCC))
-- \VGA_controller|Add1~17\ = CARRY((\VGA_controller|h_count\(8) & !\VGA_controller|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(8),
	datad => VCC,
	cin => \VGA_controller|Add1~15\,
	combout => \VGA_controller|Add1~16_combout\,
	cout => \VGA_controller|Add1~17\);

-- Location: LCCOMB_X4_Y23_N26
\VGA_controller|h_count~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|h_count~1_combout\ = (\VGA_controller|Add1~16_combout\ & !\VGA_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Add1~16_combout\,
	datad => \VGA_controller|Equal0~3_combout\,
	combout => \VGA_controller|h_count~1_combout\);

-- Location: FF_X4_Y23_N27
\VGA_controller|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|h_count~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(8));

-- Location: LCCOMB_X4_Y23_N18
\VGA_controller|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~18_combout\ = \VGA_controller|h_count\(9) $ (\VGA_controller|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(9),
	cin => \VGA_controller|Add1~17\,
	combout => \VGA_controller|Add1~18_combout\);

-- Location: LCCOMB_X3_Y23_N4
\VGA_controller|h_count~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|h_count~0_combout\ = (\VGA_controller|Add1~18_combout\ & !\VGA_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Add1~18_combout\,
	datac => \VGA_controller|Equal0~3_combout\,
	combout => \VGA_controller|h_count~0_combout\);

-- Location: FF_X3_Y23_N5
\VGA_controller|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|h_count~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(9));

-- Location: LCCOMB_X9_Y23_N2
\VGA_controller|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Equal0~1_combout\ = (\VGA_controller|h_count\(1) & (\VGA_controller|h_count\(2) & (\VGA_controller|h_count\(0) & \VGA_controller|h_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(1),
	datab => \VGA_controller|h_count\(2),
	datac => \VGA_controller|h_count\(0),
	datad => \VGA_controller|h_count\(3),
	combout => \VGA_controller|Equal0~1_combout\);

-- Location: LCCOMB_X10_Y23_N8
\VGA_controller|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Equal0~2_combout\ = (\VGA_controller|h_count\(9) & (!\VGA_controller|h_count\(6) & \VGA_controller|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(9),
	datac => \VGA_controller|h_count\(6),
	datad => \VGA_controller|Equal0~1_combout\,
	combout => \VGA_controller|Equal0~2_combout\);

-- Location: LCCOMB_X10_Y23_N6
\VGA_controller|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Equal0~0_combout\ = (\VGA_controller|h_count\(4) & !\VGA_controller|h_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(4),
	datac => \VGA_controller|h_count\(5),
	combout => \VGA_controller|Equal0~0_combout\);

-- Location: LCCOMB_X10_Y23_N16
\VGA_controller|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Equal0~3_combout\ = (\VGA_controller|h_count\(8) & (!\VGA_controller|h_count\(7) & (\VGA_controller|Equal0~2_combout\ & \VGA_controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(8),
	datab => \VGA_controller|h_count\(7),
	datac => \VGA_controller|Equal0~2_combout\,
	datad => \VGA_controller|Equal0~0_combout\,
	combout => \VGA_controller|Equal0~3_combout\);

-- Location: LCCOMB_X3_Y22_N6
\VGA_controller|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~0_combout\ = \VGA_controller|v_count\(0) $ (VCC)
-- \VGA_controller|Add0~1\ = CARRY(\VGA_controller|v_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(0),
	datad => VCC,
	combout => \VGA_controller|Add0~0_combout\,
	cout => \VGA_controller|Add0~1\);

-- Location: LCCOMB_X2_Y22_N6
\VGA_controller|Add0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~25_combout\ = (!\VGA_controller|process_0~8_combout\ & \VGA_controller|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|process_0~8_combout\,
	datad => \VGA_controller|Add0~0_combout\,
	combout => \VGA_controller|Add0~25_combout\);

-- Location: LCCOMB_X3_Y23_N28
\VGA_controller|v_count[9]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[9]~0_combout\ = (\VGA_controller|Equal0~3_combout\ & \SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Equal0~3_combout\,
	datac => \SW[2]~input_o\,
	combout => \VGA_controller|v_count[9]~0_combout\);

-- Location: FF_X2_Y22_N7
\VGA_controller|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~25_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(0));

-- Location: LCCOMB_X3_Y22_N8
\VGA_controller|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~2_combout\ = (\VGA_controller|v_count\(1) & (!\VGA_controller|Add0~1\)) # (!\VGA_controller|v_count\(1) & ((\VGA_controller|Add0~1\) # (GND)))
-- \VGA_controller|Add0~3\ = CARRY((!\VGA_controller|Add0~1\) # (!\VGA_controller|v_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(1),
	datad => VCC,
	cin => \VGA_controller|Add0~1\,
	combout => \VGA_controller|Add0~2_combout\,
	cout => \VGA_controller|Add0~3\);

-- Location: LCCOMB_X2_Y22_N24
\VGA_controller|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~26_combout\ = (\VGA_controller|Add0~2_combout\ & !\VGA_controller|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Add0~2_combout\,
	datac => \VGA_controller|process_0~8_combout\,
	combout => \VGA_controller|Add0~26_combout\);

-- Location: FF_X2_Y22_N25
\VGA_controller|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~26_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(1));

-- Location: LCCOMB_X3_Y22_N10
\VGA_controller|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~4_combout\ = (\VGA_controller|v_count\(2) & (\VGA_controller|Add0~3\ $ (GND))) # (!\VGA_controller|v_count\(2) & (!\VGA_controller|Add0~3\ & VCC))
-- \VGA_controller|Add0~5\ = CARRY((\VGA_controller|v_count\(2) & !\VGA_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(2),
	datad => VCC,
	cin => \VGA_controller|Add0~3\,
	combout => \VGA_controller|Add0~4_combout\,
	cout => \VGA_controller|Add0~5\);

-- Location: LCCOMB_X2_Y22_N10
\VGA_controller|Add0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~27_combout\ = (\VGA_controller|Add0~4_combout\ & !\VGA_controller|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Add0~4_combout\,
	datac => \VGA_controller|process_0~8_combout\,
	combout => \VGA_controller|Add0~27_combout\);

-- Location: FF_X2_Y22_N11
\VGA_controller|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~27_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(2));

-- Location: LCCOMB_X3_Y22_N12
\VGA_controller|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~6_combout\ = (\VGA_controller|v_count\(3) & (!\VGA_controller|Add0~5\)) # (!\VGA_controller|v_count\(3) & ((\VGA_controller|Add0~5\) # (GND)))
-- \VGA_controller|Add0~7\ = CARRY((!\VGA_controller|Add0~5\) # (!\VGA_controller|v_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(3),
	datad => VCC,
	cin => \VGA_controller|Add0~5\,
	combout => \VGA_controller|Add0~6_combout\,
	cout => \VGA_controller|Add0~7\);

-- Location: LCCOMB_X3_Y22_N4
\VGA_controller|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~28_combout\ = (!\VGA_controller|process_0~8_combout\ & \VGA_controller|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|process_0~8_combout\,
	datad => \VGA_controller|Add0~6_combout\,
	combout => \VGA_controller|Add0~28_combout\);

-- Location: FF_X3_Y22_N5
\VGA_controller|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~28_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(3));

-- Location: LCCOMB_X3_Y22_N14
\VGA_controller|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~8_combout\ = (\VGA_controller|v_count\(4) & (\VGA_controller|Add0~7\ $ (GND))) # (!\VGA_controller|v_count\(4) & (!\VGA_controller|Add0~7\ & VCC))
-- \VGA_controller|Add0~9\ = CARRY((\VGA_controller|v_count\(4) & !\VGA_controller|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(4),
	datad => VCC,
	cin => \VGA_controller|Add0~7\,
	combout => \VGA_controller|Add0~8_combout\,
	cout => \VGA_controller|Add0~9\);

-- Location: LCCOMB_X3_Y22_N30
\VGA_controller|Add0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~29_combout\ = (\VGA_controller|Add0~8_combout\ & !\VGA_controller|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Add0~8_combout\,
	datac => \VGA_controller|process_0~8_combout\,
	combout => \VGA_controller|Add0~29_combout\);

-- Location: FF_X3_Y22_N31
\VGA_controller|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~29_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(4));

-- Location: LCCOMB_X3_Y22_N16
\VGA_controller|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~10_combout\ = (\VGA_controller|v_count\(5) & (!\VGA_controller|Add0~9\)) # (!\VGA_controller|v_count\(5) & ((\VGA_controller|Add0~9\) # (GND)))
-- \VGA_controller|Add0~11\ = CARRY((!\VGA_controller|Add0~9\) # (!\VGA_controller|v_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(5),
	datad => VCC,
	cin => \VGA_controller|Add0~9\,
	combout => \VGA_controller|Add0~10_combout\,
	cout => \VGA_controller|Add0~11\);

-- Location: LCCOMB_X3_Y22_N18
\VGA_controller|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~12_combout\ = (\VGA_controller|v_count\(6) & (\VGA_controller|Add0~11\ $ (GND))) # (!\VGA_controller|v_count\(6) & (!\VGA_controller|Add0~11\ & VCC))
-- \VGA_controller|Add0~13\ = CARRY((\VGA_controller|v_count\(6) & !\VGA_controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(6),
	datad => VCC,
	cin => \VGA_controller|Add0~11\,
	combout => \VGA_controller|Add0~12_combout\,
	cout => \VGA_controller|Add0~13\);

-- Location: LCCOMB_X3_Y22_N28
\VGA_controller|Add0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~23_combout\ = (!\VGA_controller|process_0~8_combout\ & \VGA_controller|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|process_0~8_combout\,
	datad => \VGA_controller|Add0~12_combout\,
	combout => \VGA_controller|Add0~23_combout\);

-- Location: FF_X3_Y22_N29
\VGA_controller|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~23_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(6));

-- Location: LCCOMB_X3_Y22_N20
\VGA_controller|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~14_combout\ = (\VGA_controller|v_count\(7) & (!\VGA_controller|Add0~13\)) # (!\VGA_controller|v_count\(7) & ((\VGA_controller|Add0~13\) # (GND)))
-- \VGA_controller|Add0~15\ = CARRY((!\VGA_controller|Add0~13\) # (!\VGA_controller|v_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(7),
	datad => VCC,
	cin => \VGA_controller|Add0~13\,
	combout => \VGA_controller|Add0~14_combout\,
	cout => \VGA_controller|Add0~15\);

-- Location: LCCOMB_X2_Y22_N0
\VGA_controller|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~22_combout\ = (\VGA_controller|Add0~14_combout\ & !\VGA_controller|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add0~14_combout\,
	datac => \VGA_controller|process_0~8_combout\,
	combout => \VGA_controller|Add0~22_combout\);

-- Location: FF_X2_Y22_N1
\VGA_controller|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~22_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(7));

-- Location: LCCOMB_X3_Y22_N22
\VGA_controller|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~16_combout\ = (\VGA_controller|v_count\(8) & (\VGA_controller|Add0~15\ $ (GND))) # (!\VGA_controller|v_count\(8) & (!\VGA_controller|Add0~15\ & VCC))
-- \VGA_controller|Add0~17\ = CARRY((\VGA_controller|v_count\(8) & !\VGA_controller|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(8),
	datad => VCC,
	cin => \VGA_controller|Add0~15\,
	combout => \VGA_controller|Add0~16_combout\,
	cout => \VGA_controller|Add0~17\);

-- Location: LCCOMB_X3_Y22_N26
\VGA_controller|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~24_combout\ = (\VGA_controller|Add0~16_combout\ & !\VGA_controller|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add0~16_combout\,
	datac => \VGA_controller|process_0~8_combout\,
	combout => \VGA_controller|Add0~24_combout\);

-- Location: FF_X3_Y22_N27
\VGA_controller|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~24_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(8));

-- Location: LCCOMB_X3_Y22_N24
\VGA_controller|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~18_combout\ = \VGA_controller|Add0~17\ $ (\VGA_controller|v_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|v_count\(9),
	cin => \VGA_controller|Add0~17\,
	combout => \VGA_controller|Add0~18_combout\);

-- Location: LCCOMB_X3_Y22_N0
\VGA_controller|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~20_combout\ = (!\VGA_controller|process_0~8_combout\ & \VGA_controller|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|process_0~8_combout\,
	datad => \VGA_controller|Add0~18_combout\,
	combout => \VGA_controller|Add0~20_combout\);

-- Location: FF_X3_Y22_N1
\VGA_controller|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~20_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(9));

-- Location: LCCOMB_X3_Y23_N8
\VGA_controller|process_0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~7_combout\ = (\VGA_controller|v_count\(5)) # ((\VGA_controller|v_count\(2) & \VGA_controller|v_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(2),
	datab => \VGA_controller|v_count\(5),
	datad => \VGA_controller|v_count\(3),
	combout => \VGA_controller|process_0~7_combout\);

-- Location: LCCOMB_X3_Y23_N0
\VGA_controller|set_color~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~7_combout\ = (!\VGA_controller|v_count\(4) & (!\VGA_controller|v_count\(7) & (!\VGA_controller|v_count\(6) & !\VGA_controller|v_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(4),
	datab => \VGA_controller|v_count\(7),
	datac => \VGA_controller|v_count\(6),
	datad => \VGA_controller|v_count\(8),
	combout => \VGA_controller|set_color~7_combout\);

-- Location: LCCOMB_X3_Y23_N30
\VGA_controller|process_0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~8_combout\ = (\VGA_controller|Equal0~3_combout\ & (\VGA_controller|v_count\(9) & ((\VGA_controller|process_0~7_combout\) # (!\VGA_controller|set_color~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Equal0~3_combout\,
	datab => \VGA_controller|v_count\(9),
	datac => \VGA_controller|process_0~7_combout\,
	datad => \VGA_controller|set_color~7_combout\,
	combout => \VGA_controller|process_0~8_combout\);

-- Location: LCCOMB_X3_Y22_N2
\VGA_controller|Add0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~21_combout\ = (!\VGA_controller|process_0~8_combout\ & \VGA_controller|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|process_0~8_combout\,
	datad => \VGA_controller|Add0~10_combout\,
	combout => \VGA_controller|Add0~21_combout\);

-- Location: FF_X3_Y22_N3
\VGA_controller|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~21_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(5));

-- Location: LCCOMB_X7_Y23_N8
\VGA_controller|LessThan6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|LessThan6~0_combout\ = (\VGA_controller|v_count\(8) & (\VGA_controller|v_count\(7) & \VGA_controller|v_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(8),
	datac => \VGA_controller|v_count\(7),
	datad => \VGA_controller|v_count\(6),
	combout => \VGA_controller|LessThan6~0_combout\);

-- Location: LCCOMB_X3_Y23_N20
\VGA_controller|LessThan6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|LessThan6~1_combout\ = (!\VGA_controller|v_count\(9) & ((!\VGA_controller|LessThan6~0_combout\) # (!\VGA_controller|v_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(5),
	datac => \VGA_controller|LessThan6~0_combout\,
	datad => \VGA_controller|v_count\(9),
	combout => \VGA_controller|LessThan6~1_combout\);

-- Location: FF_X3_Y23_N21
\VGA_controller|video_on_v\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|LessThan6~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|video_on_v~q\);

-- Location: LCCOMB_X7_Y23_N10
\VGA_controller|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~0_combout\ = (\VGA_controller|v_count\(0) & (\VGA_controller|h_count\(0) $ (VCC))) # (!\VGA_controller|v_count\(0) & (\VGA_controller|h_count\(0) & VCC))
-- \VGA_controller|Add3~1\ = CARRY((\VGA_controller|v_count\(0) & \VGA_controller|h_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(0),
	datab => \VGA_controller|h_count\(0),
	datad => VCC,
	combout => \VGA_controller|Add3~0_combout\,
	cout => \VGA_controller|Add3~1\);

-- Location: LCCOMB_X7_Y23_N12
\VGA_controller|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~2_combout\ = (\VGA_controller|h_count\(1) & ((\VGA_controller|v_count\(1) & (\VGA_controller|Add3~1\ & VCC)) # (!\VGA_controller|v_count\(1) & (!\VGA_controller|Add3~1\)))) # (!\VGA_controller|h_count\(1) & 
-- ((\VGA_controller|v_count\(1) & (!\VGA_controller|Add3~1\)) # (!\VGA_controller|v_count\(1) & ((\VGA_controller|Add3~1\) # (GND)))))
-- \VGA_controller|Add3~3\ = CARRY((\VGA_controller|h_count\(1) & (!\VGA_controller|v_count\(1) & !\VGA_controller|Add3~1\)) # (!\VGA_controller|h_count\(1) & ((!\VGA_controller|Add3~1\) # (!\VGA_controller|v_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(1),
	datab => \VGA_controller|v_count\(1),
	datad => VCC,
	cin => \VGA_controller|Add3~1\,
	combout => \VGA_controller|Add3~2_combout\,
	cout => \VGA_controller|Add3~3\);

-- Location: LCCOMB_X7_Y23_N14
\VGA_controller|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~4_combout\ = ((\VGA_controller|v_count\(2) $ (\VGA_controller|h_count\(2) $ (!\VGA_controller|Add3~3\)))) # (GND)
-- \VGA_controller|Add3~5\ = CARRY((\VGA_controller|v_count\(2) & ((\VGA_controller|h_count\(2)) # (!\VGA_controller|Add3~3\))) # (!\VGA_controller|v_count\(2) & (\VGA_controller|h_count\(2) & !\VGA_controller|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(2),
	datab => \VGA_controller|h_count\(2),
	datad => VCC,
	cin => \VGA_controller|Add3~3\,
	combout => \VGA_controller|Add3~4_combout\,
	cout => \VGA_controller|Add3~5\);

-- Location: LCCOMB_X7_Y23_N16
\VGA_controller|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~6_combout\ = (\VGA_controller|h_count\(3) & ((\VGA_controller|v_count\(3) & (\VGA_controller|Add3~5\ & VCC)) # (!\VGA_controller|v_count\(3) & (!\VGA_controller|Add3~5\)))) # (!\VGA_controller|h_count\(3) & 
-- ((\VGA_controller|v_count\(3) & (!\VGA_controller|Add3~5\)) # (!\VGA_controller|v_count\(3) & ((\VGA_controller|Add3~5\) # (GND)))))
-- \VGA_controller|Add3~7\ = CARRY((\VGA_controller|h_count\(3) & (!\VGA_controller|v_count\(3) & !\VGA_controller|Add3~5\)) # (!\VGA_controller|h_count\(3) & ((!\VGA_controller|Add3~5\) # (!\VGA_controller|v_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(3),
	datab => \VGA_controller|v_count\(3),
	datad => VCC,
	cin => \VGA_controller|Add3~5\,
	combout => \VGA_controller|Add3~6_combout\,
	cout => \VGA_controller|Add3~7\);

-- Location: LCCOMB_X7_Y23_N30
\VGA_controller|set_color~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~2_combout\ = (\VGA_controller|Add3~0_combout\ & (\VGA_controller|Add3~6_combout\ & (\VGA_controller|Add3~4_combout\ & \VGA_controller|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add3~0_combout\,
	datab => \VGA_controller|Add3~6_combout\,
	datac => \VGA_controller|Add3~4_combout\,
	datad => \VGA_controller|Add3~2_combout\,
	combout => \VGA_controller|set_color~2_combout\);

-- Location: LCCOMB_X7_Y23_N18
\VGA_controller|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~8_combout\ = ((\VGA_controller|h_count\(4) $ (\VGA_controller|v_count\(4) $ (!\VGA_controller|Add3~7\)))) # (GND)
-- \VGA_controller|Add3~9\ = CARRY((\VGA_controller|h_count\(4) & ((\VGA_controller|v_count\(4)) # (!\VGA_controller|Add3~7\))) # (!\VGA_controller|h_count\(4) & (\VGA_controller|v_count\(4) & !\VGA_controller|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(4),
	datab => \VGA_controller|v_count\(4),
	datad => VCC,
	cin => \VGA_controller|Add3~7\,
	combout => \VGA_controller|Add3~8_combout\,
	cout => \VGA_controller|Add3~9\);

-- Location: LCCOMB_X7_Y23_N20
\VGA_controller|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~10_combout\ = (\VGA_controller|h_count\(5) & ((\VGA_controller|v_count\(5) & (\VGA_controller|Add3~9\ & VCC)) # (!\VGA_controller|v_count\(5) & (!\VGA_controller|Add3~9\)))) # (!\VGA_controller|h_count\(5) & 
-- ((\VGA_controller|v_count\(5) & (!\VGA_controller|Add3~9\)) # (!\VGA_controller|v_count\(5) & ((\VGA_controller|Add3~9\) # (GND)))))
-- \VGA_controller|Add3~11\ = CARRY((\VGA_controller|h_count\(5) & (!\VGA_controller|v_count\(5) & !\VGA_controller|Add3~9\)) # (!\VGA_controller|h_count\(5) & ((!\VGA_controller|Add3~9\) # (!\VGA_controller|v_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(5),
	datab => \VGA_controller|v_count\(5),
	datad => VCC,
	cin => \VGA_controller|Add3~9\,
	combout => \VGA_controller|Add3~10_combout\,
	cout => \VGA_controller|Add3~11\);

-- Location: LCCOMB_X7_Y23_N22
\VGA_controller|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~12_combout\ = ((\VGA_controller|h_count\(6) $ (\VGA_controller|v_count\(6) $ (!\VGA_controller|Add3~11\)))) # (GND)
-- \VGA_controller|Add3~13\ = CARRY((\VGA_controller|h_count\(6) & ((\VGA_controller|v_count\(6)) # (!\VGA_controller|Add3~11\))) # (!\VGA_controller|h_count\(6) & (\VGA_controller|v_count\(6) & !\VGA_controller|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(6),
	datab => \VGA_controller|v_count\(6),
	datad => VCC,
	cin => \VGA_controller|Add3~11\,
	combout => \VGA_controller|Add3~12_combout\,
	cout => \VGA_controller|Add3~13\);

-- Location: LCCOMB_X7_Y23_N24
\VGA_controller|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~14_combout\ = (\VGA_controller|h_count\(7) & ((\VGA_controller|v_count\(7) & (\VGA_controller|Add3~13\ & VCC)) # (!\VGA_controller|v_count\(7) & (!\VGA_controller|Add3~13\)))) # (!\VGA_controller|h_count\(7) & 
-- ((\VGA_controller|v_count\(7) & (!\VGA_controller|Add3~13\)) # (!\VGA_controller|v_count\(7) & ((\VGA_controller|Add3~13\) # (GND)))))
-- \VGA_controller|Add3~15\ = CARRY((\VGA_controller|h_count\(7) & (!\VGA_controller|v_count\(7) & !\VGA_controller|Add3~13\)) # (!\VGA_controller|h_count\(7) & ((!\VGA_controller|Add3~13\) # (!\VGA_controller|v_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(7),
	datab => \VGA_controller|v_count\(7),
	datad => VCC,
	cin => \VGA_controller|Add3~13\,
	combout => \VGA_controller|Add3~14_combout\,
	cout => \VGA_controller|Add3~15\);

-- Location: LCCOMB_X7_Y23_N26
\VGA_controller|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~16_combout\ = ((\VGA_controller|h_count\(8) $ (\VGA_controller|v_count\(8) $ (!\VGA_controller|Add3~15\)))) # (GND)
-- \VGA_controller|Add3~17\ = CARRY((\VGA_controller|h_count\(8) & ((\VGA_controller|v_count\(8)) # (!\VGA_controller|Add3~15\))) # (!\VGA_controller|h_count\(8) & (\VGA_controller|v_count\(8) & !\VGA_controller|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(8),
	datab => \VGA_controller|v_count\(8),
	datad => VCC,
	cin => \VGA_controller|Add3~15\,
	combout => \VGA_controller|Add3~16_combout\,
	cout => \VGA_controller|Add3~17\);

-- Location: LCCOMB_X7_Y23_N28
\VGA_controller|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add3~18_combout\ = \VGA_controller|h_count\(9) $ (\VGA_controller|Add3~17\ $ (\VGA_controller|v_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(9),
	datad => \VGA_controller|v_count\(9),
	cin => \VGA_controller|Add3~17\,
	combout => \VGA_controller|Add3~18_combout\);

-- Location: LCCOMB_X7_Y23_N0
\VGA_controller|set_color~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~3_combout\ = (!\VGA_controller|Add3~14_combout\ & (\VGA_controller|Add3~10_combout\ & (!\VGA_controller|Add3~12_combout\ & !\VGA_controller|Add3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add3~14_combout\,
	datab => \VGA_controller|Add3~10_combout\,
	datac => \VGA_controller|Add3~12_combout\,
	datad => \VGA_controller|Add3~8_combout\,
	combout => \VGA_controller|set_color~3_combout\);

-- Location: LCCOMB_X7_Y23_N6
\VGA_controller|set_color~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~4_combout\ = (\VGA_controller|set_color~2_combout\ & (\VGA_controller|Add3~18_combout\ & (!\VGA_controller|Add3~16_combout\ & \VGA_controller|set_color~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|set_color~2_combout\,
	datab => \VGA_controller|Add3~18_combout\,
	datac => \VGA_controller|Add3~16_combout\,
	datad => \VGA_controller|set_color~3_combout\,
	combout => \VGA_controller|set_color~4_combout\);

-- Location: LCCOMB_X9_Y23_N6
\VGA_controller|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~0_combout\ = (\VGA_controller|v_count\(0) & (\VGA_controller|h_count\(0) $ (VCC))) # (!\VGA_controller|v_count\(0) & ((\VGA_controller|h_count\(0)) # (GND)))
-- \VGA_controller|Add2~1\ = CARRY((\VGA_controller|h_count\(0)) # (!\VGA_controller|v_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(0),
	datab => \VGA_controller|h_count\(0),
	datad => VCC,
	combout => \VGA_controller|Add2~0_combout\,
	cout => \VGA_controller|Add2~1\);

-- Location: LCCOMB_X9_Y23_N8
\VGA_controller|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~2_combout\ = (\VGA_controller|h_count\(1) & ((\VGA_controller|v_count\(1) & (!\VGA_controller|Add2~1\)) # (!\VGA_controller|v_count\(1) & (\VGA_controller|Add2~1\ & VCC)))) # (!\VGA_controller|h_count\(1) & 
-- ((\VGA_controller|v_count\(1) & ((\VGA_controller|Add2~1\) # (GND))) # (!\VGA_controller|v_count\(1) & (!\VGA_controller|Add2~1\))))
-- \VGA_controller|Add2~3\ = CARRY((\VGA_controller|h_count\(1) & (\VGA_controller|v_count\(1) & !\VGA_controller|Add2~1\)) # (!\VGA_controller|h_count\(1) & ((\VGA_controller|v_count\(1)) # (!\VGA_controller|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(1),
	datab => \VGA_controller|v_count\(1),
	datad => VCC,
	cin => \VGA_controller|Add2~1\,
	combout => \VGA_controller|Add2~2_combout\,
	cout => \VGA_controller|Add2~3\);

-- Location: LCCOMB_X9_Y23_N10
\VGA_controller|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~4_combout\ = ((\VGA_controller|v_count\(2) $ (\VGA_controller|h_count\(2) $ (\VGA_controller|Add2~3\)))) # (GND)
-- \VGA_controller|Add2~5\ = CARRY((\VGA_controller|v_count\(2) & (\VGA_controller|h_count\(2) & !\VGA_controller|Add2~3\)) # (!\VGA_controller|v_count\(2) & ((\VGA_controller|h_count\(2)) # (!\VGA_controller|Add2~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(2),
	datab => \VGA_controller|h_count\(2),
	datad => VCC,
	cin => \VGA_controller|Add2~3\,
	combout => \VGA_controller|Add2~4_combout\,
	cout => \VGA_controller|Add2~5\);

-- Location: LCCOMB_X9_Y23_N12
\VGA_controller|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~6_combout\ = (\VGA_controller|h_count\(3) & ((\VGA_controller|v_count\(3) & (!\VGA_controller|Add2~5\)) # (!\VGA_controller|v_count\(3) & (\VGA_controller|Add2~5\ & VCC)))) # (!\VGA_controller|h_count\(3) & 
-- ((\VGA_controller|v_count\(3) & ((\VGA_controller|Add2~5\) # (GND))) # (!\VGA_controller|v_count\(3) & (!\VGA_controller|Add2~5\))))
-- \VGA_controller|Add2~7\ = CARRY((\VGA_controller|h_count\(3) & (\VGA_controller|v_count\(3) & !\VGA_controller|Add2~5\)) # (!\VGA_controller|h_count\(3) & ((\VGA_controller|v_count\(3)) # (!\VGA_controller|Add2~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(3),
	datab => \VGA_controller|v_count\(3),
	datad => VCC,
	cin => \VGA_controller|Add2~5\,
	combout => \VGA_controller|Add2~6_combout\,
	cout => \VGA_controller|Add2~7\);

-- Location: LCCOMB_X9_Y23_N14
\VGA_controller|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~8_combout\ = ((\VGA_controller|h_count\(4) $ (\VGA_controller|v_count\(4) $ (\VGA_controller|Add2~7\)))) # (GND)
-- \VGA_controller|Add2~9\ = CARRY((\VGA_controller|h_count\(4) & ((!\VGA_controller|Add2~7\) # (!\VGA_controller|v_count\(4)))) # (!\VGA_controller|h_count\(4) & (!\VGA_controller|v_count\(4) & !\VGA_controller|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(4),
	datab => \VGA_controller|v_count\(4),
	datad => VCC,
	cin => \VGA_controller|Add2~7\,
	combout => \VGA_controller|Add2~8_combout\,
	cout => \VGA_controller|Add2~9\);

-- Location: LCCOMB_X9_Y23_N16
\VGA_controller|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~10_combout\ = (\VGA_controller|h_count\(5) & ((\VGA_controller|v_count\(5) & (!\VGA_controller|Add2~9\)) # (!\VGA_controller|v_count\(5) & (\VGA_controller|Add2~9\ & VCC)))) # (!\VGA_controller|h_count\(5) & 
-- ((\VGA_controller|v_count\(5) & ((\VGA_controller|Add2~9\) # (GND))) # (!\VGA_controller|v_count\(5) & (!\VGA_controller|Add2~9\))))
-- \VGA_controller|Add2~11\ = CARRY((\VGA_controller|h_count\(5) & (\VGA_controller|v_count\(5) & !\VGA_controller|Add2~9\)) # (!\VGA_controller|h_count\(5) & ((\VGA_controller|v_count\(5)) # (!\VGA_controller|Add2~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(5),
	datab => \VGA_controller|v_count\(5),
	datad => VCC,
	cin => \VGA_controller|Add2~9\,
	combout => \VGA_controller|Add2~10_combout\,
	cout => \VGA_controller|Add2~11\);

-- Location: LCCOMB_X9_Y23_N18
\VGA_controller|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~12_combout\ = ((\VGA_controller|h_count\(6) $ (\VGA_controller|v_count\(6) $ (\VGA_controller|Add2~11\)))) # (GND)
-- \VGA_controller|Add2~13\ = CARRY((\VGA_controller|h_count\(6) & ((!\VGA_controller|Add2~11\) # (!\VGA_controller|v_count\(6)))) # (!\VGA_controller|h_count\(6) & (!\VGA_controller|v_count\(6) & !\VGA_controller|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(6),
	datab => \VGA_controller|v_count\(6),
	datad => VCC,
	cin => \VGA_controller|Add2~11\,
	combout => \VGA_controller|Add2~12_combout\,
	cout => \VGA_controller|Add2~13\);

-- Location: LCCOMB_X9_Y23_N20
\VGA_controller|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~14_combout\ = (\VGA_controller|v_count\(7) & ((\VGA_controller|h_count\(7) & (!\VGA_controller|Add2~13\)) # (!\VGA_controller|h_count\(7) & ((\VGA_controller|Add2~13\) # (GND))))) # (!\VGA_controller|v_count\(7) & 
-- ((\VGA_controller|h_count\(7) & (\VGA_controller|Add2~13\ & VCC)) # (!\VGA_controller|h_count\(7) & (!\VGA_controller|Add2~13\))))
-- \VGA_controller|Add2~15\ = CARRY((\VGA_controller|v_count\(7) & ((!\VGA_controller|Add2~13\) # (!\VGA_controller|h_count\(7)))) # (!\VGA_controller|v_count\(7) & (!\VGA_controller|h_count\(7) & !\VGA_controller|Add2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(7),
	datab => \VGA_controller|h_count\(7),
	datad => VCC,
	cin => \VGA_controller|Add2~13\,
	combout => \VGA_controller|Add2~14_combout\,
	cout => \VGA_controller|Add2~15\);

-- Location: LCCOMB_X9_Y23_N26
\VGA_controller|set_color~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~11_combout\ = (!\VGA_controller|Add2~14_combout\ & (!\VGA_controller|Add2~10_combout\ & (\VGA_controller|Add2~8_combout\ & \VGA_controller|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add2~14_combout\,
	datab => \VGA_controller|Add2~10_combout\,
	datac => \VGA_controller|Add2~8_combout\,
	datad => \VGA_controller|Add2~12_combout\,
	combout => \VGA_controller|set_color~11_combout\);

-- Location: LCCOMB_X9_Y23_N22
\VGA_controller|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~16_combout\ = ((\VGA_controller|v_count\(8) $ (\VGA_controller|h_count\(8) $ (\VGA_controller|Add2~15\)))) # (GND)
-- \VGA_controller|Add2~17\ = CARRY((\VGA_controller|v_count\(8) & (\VGA_controller|h_count\(8) & !\VGA_controller|Add2~15\)) # (!\VGA_controller|v_count\(8) & ((\VGA_controller|h_count\(8)) # (!\VGA_controller|Add2~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(8),
	datab => \VGA_controller|h_count\(8),
	datad => VCC,
	cin => \VGA_controller|Add2~15\,
	combout => \VGA_controller|Add2~16_combout\,
	cout => \VGA_controller|Add2~17\);

-- Location: LCCOMB_X9_Y23_N24
\VGA_controller|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add2~18_combout\ = \VGA_controller|h_count\(9) $ (\VGA_controller|Add2~17\ $ (!\VGA_controller|v_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(9),
	datad => \VGA_controller|v_count\(9),
	cin => \VGA_controller|Add2~17\,
	combout => \VGA_controller|Add2~18_combout\);

-- Location: LCCOMB_X9_Y23_N0
\VGA_controller|set_color~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~10_combout\ = (!\VGA_controller|Add2~4_combout\ & (!\VGA_controller|Add2~6_combout\ & (!\VGA_controller|Add2~2_combout\ & !\VGA_controller|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add2~4_combout\,
	datab => \VGA_controller|Add2~6_combout\,
	datac => \VGA_controller|Add2~2_combout\,
	datad => \VGA_controller|Add2~0_combout\,
	combout => \VGA_controller|set_color~10_combout\);

-- Location: LCCOMB_X9_Y23_N28
\VGA_controller|set_color~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~12_combout\ = (\VGA_controller|set_color~11_combout\ & (!\VGA_controller|Add2~18_combout\ & (!\VGA_controller|Add2~16_combout\ & \VGA_controller|set_color~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|set_color~11_combout\,
	datab => \VGA_controller|Add2~18_combout\,
	datac => \VGA_controller|Add2~16_combout\,
	datad => \VGA_controller|set_color~10_combout\,
	combout => \VGA_controller|set_color~12_combout\);

-- Location: LCCOMB_X3_Y23_N6
\VGA_controller|set_color~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~8_combout\ = (!\VGA_controller|v_count\(2) & (!\VGA_controller|v_count\(0) & !\VGA_controller|v_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(2),
	datac => \VGA_controller|v_count\(0),
	datad => \VGA_controller|v_count\(3),
	combout => \VGA_controller|set_color~8_combout\);

-- Location: LCCOMB_X3_Y23_N12
\VGA_controller|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~0_combout\ = (\VGA_controller|v_count\(2) & \VGA_controller|v_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(2),
	datad => \VGA_controller|v_count\(3),
	combout => \VGA_controller|process_0~0_combout\);

-- Location: LCCOMB_X3_Y23_N22
\VGA_controller|set_color~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~6_combout\ = (\VGA_controller|v_count\(4) & (\VGA_controller|v_count\(0) & (\VGA_controller|LessThan6~0_combout\ & \VGA_controller|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(4),
	datab => \VGA_controller|v_count\(0),
	datac => \VGA_controller|LessThan6~0_combout\,
	datad => \VGA_controller|process_0~0_combout\,
	combout => \VGA_controller|set_color~6_combout\);

-- Location: LCCOMB_X3_Y23_N2
\VGA_controller|set_color~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~5_combout\ = (!\VGA_controller|v_count\(1) & (!\VGA_controller|v_count\(9) & !\VGA_controller|v_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(1),
	datab => \VGA_controller|v_count\(9),
	datad => \VGA_controller|v_count\(5),
	combout => \VGA_controller|set_color~5_combout\);

-- Location: LCCOMB_X3_Y23_N24
\VGA_controller|set_color~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~9_combout\ = (\VGA_controller|set_color~5_combout\ & ((\VGA_controller|set_color~6_combout\) # ((\VGA_controller|set_color~8_combout\ & \VGA_controller|set_color~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|set_color~8_combout\,
	datab => \VGA_controller|set_color~7_combout\,
	datac => \VGA_controller|set_color~6_combout\,
	datad => \VGA_controller|set_color~5_combout\,
	combout => \VGA_controller|set_color~9_combout\);

-- Location: LCCOMB_X10_Y23_N18
\VGA_controller|set_color~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~0_combout\ = (\VGA_controller|h_count\(6) & ((\VGA_controller|h_count\(4)) # ((\VGA_controller|h_count\(5)) # (\VGA_controller|h_count\(9))))) # (!\VGA_controller|h_count\(6) & (\VGA_controller|h_count\(4) & 
-- (\VGA_controller|h_count\(5) & \VGA_controller|h_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(6),
	datab => \VGA_controller|h_count\(4),
	datac => \VGA_controller|h_count\(5),
	datad => \VGA_controller|h_count\(9),
	combout => \VGA_controller|set_color~0_combout\);

-- Location: LCCOMB_X10_Y23_N4
\VGA_controller|set_color~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~1_combout\ = \VGA_controller|h_count\(9) $ (((\VGA_controller|h_count\(7)) # ((\VGA_controller|set_color~0_combout\) # (\VGA_controller|h_count\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(7),
	datab => \VGA_controller|set_color~0_combout\,
	datac => \VGA_controller|h_count\(8),
	datad => \VGA_controller|h_count\(9),
	combout => \VGA_controller|set_color~1_combout\);

-- Location: LCCOMB_X9_Y23_N30
\VGA_controller|set_color~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~13_combout\ = (\VGA_controller|set_color~1_combout\ & ((\VGA_controller|set_color~4_combout\) # ((\VGA_controller|set_color~12_combout\) # (\VGA_controller|set_color~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|set_color~4_combout\,
	datab => \VGA_controller|set_color~12_combout\,
	datac => \VGA_controller|set_color~9_combout\,
	datad => \VGA_controller|set_color~1_combout\,
	combout => \VGA_controller|set_color~13_combout\);

-- Location: LCCOMB_X4_Y23_N28
\VGA_controller|set_color~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~14_combout\ = (\VGA_controller|h_count\(6) & (!\VGA_controller|h_count\(9) & (!\VGA_controller|h_count\(1) & !\VGA_controller|h_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(6),
	datab => \VGA_controller|h_count\(9),
	datac => \VGA_controller|h_count\(1),
	datad => \VGA_controller|h_count\(0),
	combout => \VGA_controller|set_color~14_combout\);

-- Location: LCCOMB_X9_Y23_N4
\VGA_controller|set_color~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~15_combout\ = (!\VGA_controller|h_count\(3) & (\VGA_controller|set_color~14_combout\ & (!\VGA_controller|h_count\(2) & \VGA_controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(3),
	datab => \VGA_controller|set_color~14_combout\,
	datac => \VGA_controller|h_count\(2),
	datad => \VGA_controller|Equal0~0_combout\,
	combout => \VGA_controller|set_color~15_combout\);

-- Location: LCCOMB_X10_Y23_N2
\VGA_controller|set_color~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~16_combout\ = (\VGA_controller|set_color~15_combout\) # ((\VGA_controller|h_count\(5) & (\VGA_controller|Equal0~2_combout\ & !\VGA_controller|h_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(5),
	datab => \VGA_controller|Equal0~2_combout\,
	datac => \VGA_controller|set_color~15_combout\,
	datad => \VGA_controller|h_count\(4),
	combout => \VGA_controller|set_color~16_combout\);

-- Location: LCCOMB_X10_Y23_N12
\VGA_controller|set_color~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~17_combout\ = (\VGA_controller|set_color~13_combout\) # ((!\VGA_controller|h_count\(7) & (!\VGA_controller|h_count\(8) & \VGA_controller|set_color~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(7),
	datab => \VGA_controller|set_color~13_combout\,
	datac => \VGA_controller|h_count\(8),
	datad => \VGA_controller|set_color~16_combout\,
	combout => \VGA_controller|set_color~17_combout\);

-- Location: LCCOMB_X10_Y23_N24
\VGA_controller|set_color~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|set_color~18_combout\ = (\SW[0]~input_o\ & (((\VGA_controller|set_color~q\)))) # (!\SW[0]~input_o\ & ((\SW[2]~input_o\ & (\VGA_controller|set_color~17_combout\)) # (!\SW[2]~input_o\ & ((\VGA_controller|set_color~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|set_color~17_combout\,
	datab => \SW[0]~input_o\,
	datac => \VGA_controller|set_color~q\,
	datad => \SW[2]~input_o\,
	combout => \VGA_controller|set_color~18_combout\);

-- Location: FF_X10_Y23_N25
\VGA_controller|set_color\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|set_color~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|set_color~q\);

-- Location: LCCOMB_X6_Y24_N16
\VGA_controller|LessThan5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|LessThan5~0_combout\ = ((!\VGA_controller|h_count\(8) & !\VGA_controller|h_count\(7))) # (!\VGA_controller|h_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(8),
	datac => \VGA_controller|h_count\(9),
	datad => \VGA_controller|h_count\(7),
	combout => \VGA_controller|LessThan5~0_combout\);

-- Location: FF_X6_Y24_N17
\VGA_controller|video_on_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|LessThan5~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|video_on_h~q\);

-- Location: LCCOMB_X14_Y20_N20
\VGA_controller|red~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~0_combout\ = (\VGA_controller|video_on_v~q\ & (!\VGA_controller|set_color~q\ & \VGA_controller|video_on_h~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|video_on_v~q\,
	datac => \VGA_controller|set_color~q\,
	datad => \VGA_controller|video_on_h~q\,
	combout => \VGA_controller|red~0_combout\);

-- Location: PLL_4
\CLK_24M|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 13,
	c0_initial => 1,
	c0_low => 12,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 6,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 10000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 6,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3403,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \SW[0]~input_o\,
	fbin => \CLK_24M|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \CLK_24M|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \CLK_24M|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y13_N8
\clk12M~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \clk12M~0_combout\ = !\clk12M~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk12M~q\,
	combout => \clk12M~0_combout\);

-- Location: FF_X19_Y13_N9
clk12M : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \clk12M~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk12M~q\);

-- Location: LCCOMB_X16_Y13_N8
\RAM_controller|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~0_combout\ = \RAM_controller|v_count_write\(0) $ (VCC)
-- \RAM_controller|Add0~1\ = CARRY(\RAM_controller|v_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(0),
	datad => VCC,
	combout => \RAM_controller|Add0~0_combout\,
	cout => \RAM_controller|Add0~1\);

-- Location: CLKCTRL_G13
\clk12M~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk12M~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk12M~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y16_N4
\RAM_controller|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~0_combout\ = \RAM_controller|h_count_write\(0) $ (VCC)
-- \RAM_controller|Add1~1\ = CARRY(\RAM_controller|h_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write\(0),
	datad => VCC,
	combout => \RAM_controller|Add1~0_combout\,
	cout => \RAM_controller|Add1~1\);

-- Location: FF_X19_Y16_N5
\RAM_controller|h_count_write[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~clkctrl_outclk\,
	d => \RAM_controller|Add1~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(0));

-- Location: LCCOMB_X19_Y16_N6
\RAM_controller|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~2_combout\ = (\RAM_controller|h_count_write\(1) & (!\RAM_controller|Add1~1\)) # (!\RAM_controller|h_count_write\(1) & ((\RAM_controller|Add1~1\) # (GND)))
-- \RAM_controller|Add1~3\ = CARRY((!\RAM_controller|Add1~1\) # (!\RAM_controller|h_count_write\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(1),
	datad => VCC,
	cin => \RAM_controller|Add1~1\,
	combout => \RAM_controller|Add1~2_combout\,
	cout => \RAM_controller|Add1~3\);

-- Location: FF_X19_Y16_N7
\RAM_controller|h_count_write[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~clkctrl_outclk\,
	d => \RAM_controller|Add1~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(1));

-- Location: LCCOMB_X19_Y16_N8
\RAM_controller|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~4_combout\ = (\RAM_controller|h_count_write\(2) & (\RAM_controller|Add1~3\ $ (GND))) # (!\RAM_controller|h_count_write\(2) & (!\RAM_controller|Add1~3\ & VCC))
-- \RAM_controller|Add1~5\ = CARRY((\RAM_controller|h_count_write\(2) & !\RAM_controller|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(2),
	datad => VCC,
	cin => \RAM_controller|Add1~3\,
	combout => \RAM_controller|Add1~4_combout\,
	cout => \RAM_controller|Add1~5\);

-- Location: FF_X19_Y16_N9
\RAM_controller|h_count_write[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~clkctrl_outclk\,
	d => \RAM_controller|Add1~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(2));

-- Location: LCCOMB_X19_Y16_N10
\RAM_controller|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~6_combout\ = (\RAM_controller|h_count_write\(3) & (!\RAM_controller|Add1~5\)) # (!\RAM_controller|h_count_write\(3) & ((\RAM_controller|Add1~5\) # (GND)))
-- \RAM_controller|Add1~7\ = CARRY((!\RAM_controller|Add1~5\) # (!\RAM_controller|h_count_write\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(3),
	datad => VCC,
	cin => \RAM_controller|Add1~5\,
	combout => \RAM_controller|Add1~6_combout\,
	cout => \RAM_controller|Add1~7\);

-- Location: FF_X19_Y16_N11
\RAM_controller|h_count_write[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~clkctrl_outclk\,
	d => \RAM_controller|Add1~6_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(3));

-- Location: LCCOMB_X19_Y16_N12
\RAM_controller|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~8_combout\ = (\RAM_controller|h_count_write\(4) & (\RAM_controller|Add1~7\ $ (GND))) # (!\RAM_controller|h_count_write\(4) & (!\RAM_controller|Add1~7\ & VCC))
-- \RAM_controller|Add1~9\ = CARRY((\RAM_controller|h_count_write\(4) & !\RAM_controller|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add1~7\,
	combout => \RAM_controller|Add1~8_combout\,
	cout => \RAM_controller|Add1~9\);

-- Location: FF_X19_Y16_N13
\RAM_controller|h_count_write[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add1~8_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(4));

-- Location: LCCOMB_X19_Y16_N14
\RAM_controller|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~10_combout\ = (\RAM_controller|h_count_write\(5) & (!\RAM_controller|Add1~9\)) # (!\RAM_controller|h_count_write\(5) & ((\RAM_controller|Add1~9\) # (GND)))
-- \RAM_controller|Add1~11\ = CARRY((!\RAM_controller|Add1~9\) # (!\RAM_controller|h_count_write\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write\(5),
	datad => VCC,
	cin => \RAM_controller|Add1~9\,
	combout => \RAM_controller|Add1~10_combout\,
	cout => \RAM_controller|Add1~11\);

-- Location: FF_X19_Y16_N15
\RAM_controller|h_count_write[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add1~10_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(5));

-- Location: LCCOMB_X19_Y16_N16
\RAM_controller|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~12_combout\ = (\RAM_controller|h_count_write\(6) & (\RAM_controller|Add1~11\ $ (GND))) # (!\RAM_controller|h_count_write\(6) & (!\RAM_controller|Add1~11\ & VCC))
-- \RAM_controller|Add1~13\ = CARRY((\RAM_controller|h_count_write\(6) & !\RAM_controller|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write\(6),
	datad => VCC,
	cin => \RAM_controller|Add1~11\,
	combout => \RAM_controller|Add1~12_combout\,
	cout => \RAM_controller|Add1~13\);

-- Location: FF_X19_Y16_N17
\RAM_controller|h_count_write[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add1~12_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(6));

-- Location: LCCOMB_X19_Y16_N18
\RAM_controller|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~14_combout\ = (\RAM_controller|h_count_write\(7) & (!\RAM_controller|Add1~13\)) # (!\RAM_controller|h_count_write\(7) & ((\RAM_controller|Add1~13\) # (GND)))
-- \RAM_controller|Add1~15\ = CARRY((!\RAM_controller|Add1~13\) # (!\RAM_controller|h_count_write\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(7),
	datad => VCC,
	cin => \RAM_controller|Add1~13\,
	combout => \RAM_controller|Add1~14_combout\,
	cout => \RAM_controller|Add1~15\);

-- Location: LCCOMB_X19_Y16_N30
\RAM_controller|h_count_write~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|h_count_write~1_combout\ = (!\RAM_controller|Equal1~2_combout\ & \RAM_controller|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Equal1~2_combout\,
	datad => \RAM_controller|Add1~14_combout\,
	combout => \RAM_controller|h_count_write~1_combout\);

-- Location: FF_X19_Y16_N31
\RAM_controller|h_count_write[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|h_count_write~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(7));

-- Location: LCCOMB_X19_Y16_N20
\RAM_controller|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~16_combout\ = (\RAM_controller|h_count_write\(8) & (\RAM_controller|Add1~15\ $ (GND))) # (!\RAM_controller|h_count_write\(8) & (!\RAM_controller|Add1~15\ & VCC))
-- \RAM_controller|Add1~17\ = CARRY((\RAM_controller|h_count_write\(8) & !\RAM_controller|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write\(8),
	datad => VCC,
	cin => \RAM_controller|Add1~15\,
	combout => \RAM_controller|Add1~16_combout\,
	cout => \RAM_controller|Add1~17\);

-- Location: FF_X19_Y16_N21
\RAM_controller|h_count_write[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add1~16_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(8));

-- Location: LCCOMB_X19_Y16_N22
\RAM_controller|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~18_combout\ = \RAM_controller|h_count_write\(9) $ (\RAM_controller|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(9),
	cin => \RAM_controller|Add1~17\,
	combout => \RAM_controller|Add1~18_combout\);

-- Location: LCCOMB_X19_Y16_N26
\RAM_controller|h_count_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|h_count_write~0_combout\ = (\RAM_controller|Add1~18_combout\ & !\RAM_controller|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add1~18_combout\,
	datad => \RAM_controller|Equal1~2_combout\,
	combout => \RAM_controller|h_count_write~0_combout\);

-- Location: FF_X19_Y16_N27
\RAM_controller|h_count_write[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|h_count_write~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write\(9));

-- Location: LCCOMB_X17_Y17_N14
\RAM_controller|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Equal1~1_combout\ = (\RAM_controller|h_count_write\(1) & (\RAM_controller|h_count_write\(3) & (\RAM_controller|h_count_write\(0) & \RAM_controller|h_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(1),
	datab => \RAM_controller|h_count_write\(3),
	datac => \RAM_controller|h_count_write\(0),
	datad => \RAM_controller|h_count_write\(2),
	combout => \RAM_controller|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y16_N0
\RAM_controller|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Equal1~0_combout\ = (!\RAM_controller|h_count_write\(8) & (\RAM_controller|h_count_write\(5) & (!\RAM_controller|h_count_write\(7) & \RAM_controller|h_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(8),
	datab => \RAM_controller|h_count_write\(5),
	datac => \RAM_controller|h_count_write\(7),
	datad => \RAM_controller|h_count_write\(4),
	combout => \RAM_controller|Equal1~0_combout\);

-- Location: LCCOMB_X17_Y17_N24
\RAM_controller|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Equal1~2_combout\ = (\RAM_controller|h_count_write\(6) & (\RAM_controller|h_count_write\(9) & (\RAM_controller|Equal1~1_combout\ & \RAM_controller|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(6),
	datab => \RAM_controller|h_count_write\(9),
	datac => \RAM_controller|Equal1~1_combout\,
	datad => \RAM_controller|Equal1~0_combout\,
	combout => \RAM_controller|Equal1~2_combout\);

-- Location: LCCOMB_X17_Y17_N28
\RAM_controller|v_count_write[9]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|v_count_write[9]~0_combout\ = (\SW[2]~input_o\ & \RAM_controller|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[2]~input_o\,
	datad => \RAM_controller|Equal1~2_combout\,
	combout => \RAM_controller|v_count_write[9]~0_combout\);

-- Location: FF_X16_Y13_N9
\RAM_controller|v_count_write[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add0~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(0));

-- Location: LCCOMB_X16_Y13_N10
\RAM_controller|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~2_combout\ = (\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add0~1\)) # (!\RAM_controller|v_count_write\(1) & ((\RAM_controller|Add0~1\) # (GND)))
-- \RAM_controller|Add0~3\ = CARRY((!\RAM_controller|Add0~1\) # (!\RAM_controller|v_count_write\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(1),
	datad => VCC,
	cin => \RAM_controller|Add0~1\,
	combout => \RAM_controller|Add0~2_combout\,
	cout => \RAM_controller|Add0~3\);

-- Location: FF_X16_Y13_N11
\RAM_controller|v_count_write[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add0~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(1));

-- Location: LCCOMB_X16_Y13_N12
\RAM_controller|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~4_combout\ = (\RAM_controller|v_count_write\(2) & (\RAM_controller|Add0~3\ $ (GND))) # (!\RAM_controller|v_count_write\(2) & (!\RAM_controller|Add0~3\ & VCC))
-- \RAM_controller|Add0~5\ = CARRY((\RAM_controller|v_count_write\(2) & !\RAM_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(2),
	datad => VCC,
	cin => \RAM_controller|Add0~3\,
	combout => \RAM_controller|Add0~4_combout\,
	cout => \RAM_controller|Add0~5\);

-- Location: FF_X16_Y13_N13
\RAM_controller|v_count_write[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add0~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(2));

-- Location: LCCOMB_X16_Y13_N14
\RAM_controller|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~6_combout\ = (\RAM_controller|v_count_write\(3) & (!\RAM_controller|Add0~5\)) # (!\RAM_controller|v_count_write\(3) & ((\RAM_controller|Add0~5\) # (GND)))
-- \RAM_controller|Add0~7\ = CARRY((!\RAM_controller|Add0~5\) # (!\RAM_controller|v_count_write\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(3),
	datad => VCC,
	cin => \RAM_controller|Add0~5\,
	combout => \RAM_controller|Add0~6_combout\,
	cout => \RAM_controller|Add0~7\);

-- Location: FF_X16_Y13_N15
\RAM_controller|v_count_write[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add0~6_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(3));

-- Location: LCCOMB_X16_Y13_N16
\RAM_controller|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~8_combout\ = (\RAM_controller|v_count_write\(4) & (\RAM_controller|Add0~7\ $ (GND))) # (!\RAM_controller|v_count_write\(4) & (!\RAM_controller|Add0~7\ & VCC))
-- \RAM_controller|Add0~9\ = CARRY((\RAM_controller|v_count_write\(4) & !\RAM_controller|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add0~7\,
	combout => \RAM_controller|Add0~8_combout\,
	cout => \RAM_controller|Add0~9\);

-- Location: FF_X16_Y13_N17
\RAM_controller|v_count_write[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add0~8_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(4));

-- Location: LCCOMB_X16_Y13_N18
\RAM_controller|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~10_combout\ = (\RAM_controller|v_count_write\(5) & (!\RAM_controller|Add0~9\)) # (!\RAM_controller|v_count_write\(5) & ((\RAM_controller|Add0~9\) # (GND)))
-- \RAM_controller|Add0~11\ = CARRY((!\RAM_controller|Add0~9\) # (!\RAM_controller|v_count_write\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datad => VCC,
	cin => \RAM_controller|Add0~9\,
	combout => \RAM_controller|Add0~10_combout\,
	cout => \RAM_controller|Add0~11\);

-- Location: LCCOMB_X16_Y13_N20
\RAM_controller|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~12_combout\ = (\RAM_controller|v_count_write\(6) & (\RAM_controller|Add0~11\ $ (GND))) # (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|Add0~11\ & VCC))
-- \RAM_controller|Add0~13\ = CARRY((\RAM_controller|v_count_write\(6) & !\RAM_controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datad => VCC,
	cin => \RAM_controller|Add0~11\,
	combout => \RAM_controller|Add0~12_combout\,
	cout => \RAM_controller|Add0~13\);

-- Location: LCCOMB_X16_Y13_N22
\RAM_controller|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~14_combout\ = (\RAM_controller|v_count_write\(7) & (!\RAM_controller|Add0~13\)) # (!\RAM_controller|v_count_write\(7) & ((\RAM_controller|Add0~13\) # (GND)))
-- \RAM_controller|Add0~15\ = CARRY((!\RAM_controller|Add0~13\) # (!\RAM_controller|v_count_write\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(7),
	datad => VCC,
	cin => \RAM_controller|Add0~13\,
	combout => \RAM_controller|Add0~14_combout\,
	cout => \RAM_controller|Add0~15\);

-- Location: LCCOMB_X19_Y13_N30
\RAM_controller|v_count_write~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|v_count_write~2_combout\ = (\RAM_controller|Add0~14_combout\ & !\RAM_controller|write_couters~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add0~14_combout\,
	datad => \RAM_controller|write_couters~3_combout\,
	combout => \RAM_controller|v_count_write~2_combout\);

-- Location: FF_X19_Y13_N31
\RAM_controller|v_count_write[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|v_count_write~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(7));

-- Location: LCCOMB_X16_Y13_N24
\RAM_controller|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~16_combout\ = (\RAM_controller|v_count_write\(8) & (\RAM_controller|Add0~15\ $ (GND))) # (!\RAM_controller|v_count_write\(8) & (!\RAM_controller|Add0~15\ & VCC))
-- \RAM_controller|Add0~17\ = CARRY((\RAM_controller|v_count_write\(8) & !\RAM_controller|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(8),
	datad => VCC,
	cin => \RAM_controller|Add0~15\,
	combout => \RAM_controller|Add0~16_combout\,
	cout => \RAM_controller|Add0~17\);

-- Location: LCCOMB_X19_Y13_N28
\RAM_controller|v_count_write~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|v_count_write~1_combout\ = (\RAM_controller|Add0~16_combout\ & !\RAM_controller|write_couters~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add0~16_combout\,
	datad => \RAM_controller|write_couters~3_combout\,
	combout => \RAM_controller|v_count_write~1_combout\);

-- Location: FF_X19_Y13_N29
\RAM_controller|v_count_write[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|v_count_write~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(8));

-- Location: LCCOMB_X16_Y13_N26
\RAM_controller|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~18_combout\ = \RAM_controller|v_count_write\(9) $ (\RAM_controller|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	cin => \RAM_controller|Add0~17\,
	combout => \RAM_controller|Add0~18_combout\);

-- Location: FF_X16_Y13_N27
\RAM_controller|v_count_write[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|Add0~18_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(9));

-- Location: LCCOMB_X16_Y13_N6
\RAM_controller|write_couters~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~0_combout\ = (\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(1) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(1),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|write_couters~0_combout\);

-- Location: LCCOMB_X19_Y13_N26
\RAM_controller|write_couters~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~1_combout\ = (\RAM_controller|v_count_write\(7) & \RAM_controller|v_count_write\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(6),
	combout => \RAM_controller|write_couters~1_combout\);

-- Location: LCCOMB_X17_Y17_N16
\RAM_controller|write_couters~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~2_combout\ = (!\RAM_controller|v_count_write\(5) & (\RAM_controller|write_couters~1_combout\ & (\RAM_controller|v_count_write\(8) & \RAM_controller|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datab => \RAM_controller|write_couters~1_combout\,
	datac => \RAM_controller|v_count_write\(8),
	datad => \RAM_controller|Equal1~2_combout\,
	combout => \RAM_controller|write_couters~2_combout\);

-- Location: LCCOMB_X17_Y17_N20
\RAM_controller|write_couters~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~3_combout\ = (!\RAM_controller|v_count_write\(9) & (\RAM_controller|write_couters~0_combout\ & (\RAM_controller|v_count_write\(0) & \RAM_controller|write_couters~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datab => \RAM_controller|write_couters~0_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|write_couters~2_combout\,
	combout => \RAM_controller|write_couters~3_combout\);

-- Location: LCCOMB_X19_Y13_N0
\RAM_controller|v_count_write~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|v_count_write~4_combout\ = (\RAM_controller|Add0~10_combout\ & !\RAM_controller|write_couters~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add0~10_combout\,
	datad => \RAM_controller|write_couters~3_combout\,
	combout => \RAM_controller|v_count_write~4_combout\);

-- Location: FF_X19_Y13_N1
\RAM_controller|v_count_write[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|v_count_write~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(5));

-- Location: LCCOMB_X19_Y13_N12
\RAM_controller|v_count_write~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|v_count_write~3_combout\ = (\RAM_controller|Add0~12_combout\ & !\RAM_controller|write_couters~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add0~12_combout\,
	datad => \RAM_controller|write_couters~3_combout\,
	combout => \RAM_controller|v_count_write~3_combout\);

-- Location: FF_X19_Y13_N13
\RAM_controller|v_count_write[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk12M~q\,
	d => \RAM_controller|v_count_write~3_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write\(6));

-- Location: LCCOMB_X19_Y13_N18
\RAM_controller|Write_addressing~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~0_combout\ = (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(4) & !\RAM_controller|v_count_write\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datac => \RAM_controller|v_count_write\(4),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Write_addressing~0_combout\);

-- Location: LCCOMB_X19_Y13_N20
\RAM_controller|LessThan2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan2~0_combout\ = (\RAM_controller|v_count_write\(9)) # ((\RAM_controller|v_count_write\(1)) # ((\RAM_controller|v_count_write\(7)) # (\RAM_controller|v_count_write\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datab => \RAM_controller|v_count_write\(1),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(8),
	combout => \RAM_controller|LessThan2~0_combout\);

-- Location: LCCOMB_X19_Y13_N16
\RAM_controller|LessThan2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan2~1_combout\ = (\RAM_controller|v_count_write\(3)) # (((\RAM_controller|v_count_write\(2)) # (\RAM_controller|LessThan2~0_combout\)) # (!\RAM_controller|Write_addressing~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|Write_addressing~0_combout\,
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|LessThan2~0_combout\,
	combout => \RAM_controller|LessThan2~1_combout\);

-- Location: LCCOMB_X19_Y13_N14
\RAM_controller|Write_addressing~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~1_combout\ = ((!\RAM_controller|v_count_write\(2) & !\RAM_controller|v_count_write\(1))) # (!\RAM_controller|v_count_write\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Write_addressing~1_combout\);

-- Location: LCCOMB_X19_Y13_N22
\RAM_controller|Write_addressing~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~2_combout\ = (!\RAM_controller|v_count_write\(8) & (((\RAM_controller|Write_addressing~0_combout\ & \RAM_controller|Write_addressing~1_combout\)) # (!\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datab => \RAM_controller|Write_addressing~0_combout\,
	datac => \RAM_controller|Write_addressing~1_combout\,
	datad => \RAM_controller|v_count_write\(8),
	combout => \RAM_controller|Write_addressing~2_combout\);

-- Location: LCCOMB_X19_Y16_N2
\RAM_controller|writeEna~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna~0_combout\ = (\SW[2]~input_o\ & (!\RAM_controller|v_count_write\(9) & ((!\RAM_controller|h_count_write\(6)) # (!\RAM_controller|h_count_write\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(9),
	datab => \SW[2]~input_o\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|h_count_write\(6),
	combout => \RAM_controller|writeEna~0_combout\);

-- Location: LCCOMB_X19_Y16_N28
\RAM_controller|writeEna~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna~1_combout\ = (!\RAM_controller|h_count_write\(7) & (!\RAM_controller|h_count_write\(8) & ((!\RAM_controller|h_count_write\(4)) # (!\RAM_controller|h_count_write\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(7),
	datab => \RAM_controller|h_count_write\(8),
	datac => \RAM_controller|h_count_write\(5),
	datad => \RAM_controller|h_count_write\(4),
	combout => \RAM_controller|writeEna~1_combout\);

-- Location: LCCOMB_X20_Y16_N22
\RAM_controller|writeEna~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna~2_combout\ = (\RAM_controller|writeEna~0_combout\ & (!\SW[0]~input_o\ & ((\RAM_controller|writeEna~1_combout\) # (!\RAM_controller|h_count_write\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~0_combout\,
	datab => \RAM_controller|writeEna~1_combout\,
	datac => \RAM_controller|h_count_write\(9),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|writeEna~2_combout\);

-- Location: LCCOMB_X19_Y16_N0
\RAM_controller|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan0~0_combout\ = ((!\RAM_controller|h_count_write\(5) & !\RAM_controller|h_count_write\(4))) # (!\RAM_controller|h_count_write\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write\(6),
	datac => \RAM_controller|h_count_write\(5),
	datad => \RAM_controller|h_count_write\(4),
	combout => \RAM_controller|LessThan0~0_combout\);

-- Location: LCCOMB_X19_Y16_N24
\RAM_controller|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan0~1_combout\ = (!\RAM_controller|h_count_write\(7) & (!\RAM_controller|h_count_write\(8) & (!\RAM_controller|h_count_write\(9) & \RAM_controller|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(7),
	datab => \RAM_controller|h_count_write\(8),
	datac => \RAM_controller|h_count_write\(9),
	datad => \RAM_controller|LessThan0~0_combout\,
	combout => \RAM_controller|LessThan0~1_combout\);

-- Location: LCCOMB_X20_Y16_N4
\RAM_controller|Write_addressing~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~3_combout\ = (\RAM_controller|LessThan2~1_combout\ & (\RAM_controller|Write_addressing~2_combout\ & (\RAM_controller|writeEna~2_combout\ & !\RAM_controller|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan2~1_combout\,
	datab => \RAM_controller|Write_addressing~2_combout\,
	datac => \RAM_controller|writeEna~2_combout\,
	datad => \RAM_controller|LessThan0~1_combout\,
	combout => \RAM_controller|Write_addressing~3_combout\);

-- Location: LCCOMB_X19_Y13_N10
\RAM_controller|writeEna~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna~3_combout\ = (((!\RAM_controller|write_couters~0_combout\ & !\RAM_controller|v_count_write\(5))) # (!\RAM_controller|write_couters~1_combout\)) # (!\RAM_controller|v_count_write\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~0_combout\,
	datab => \RAM_controller|v_count_write\(8),
	datac => \RAM_controller|write_couters~1_combout\,
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|writeEna~3_combout\);

-- Location: LCCOMB_X20_Y16_N26
\RAM_controller|writeEna~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna~4_combout\ = (\RAM_controller|LessThan2~1_combout\ & (\RAM_controller|writeEna~3_combout\ & (\RAM_controller|writeEna~2_combout\ & !\RAM_controller|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan2~1_combout\,
	datab => \RAM_controller|writeEna~3_combout\,
	datac => \RAM_controller|writeEna~2_combout\,
	datad => \RAM_controller|LessThan0~1_combout\,
	combout => \RAM_controller|writeEna~4_combout\);

-- Location: LCCOMB_X17_Y13_N4
\RAM_controller|LessThan8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan8~1_combout\ = (\RAM_controller|v_count_write\(2) & \RAM_controller|v_count_write\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|LessThan8~1_combout\);

-- Location: LCCOMB_X17_Y13_N12
\RAM_controller|LessThan5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan5~2_combout\ = (\RAM_controller|v_count_write\(4)) # ((\RAM_controller|v_count_write\(5)) # ((\RAM_controller|LessThan8~1_combout\ & \RAM_controller|v_count_write\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datab => \RAM_controller|LessThan8~1_combout\,
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|LessThan5~2_combout\);

-- Location: LCCOMB_X14_Y16_N24
\RAM_controller|LessThan5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan5~3_combout\ = (\RAM_controller|v_count_write\(8)) # ((\RAM_controller|LessThan5~2_combout\ & (\RAM_controller|v_count_write\(6) & \RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(8),
	datab => \RAM_controller|LessThan5~2_combout\,
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|LessThan5~3_combout\);

-- Location: LCCOMB_X14_Y16_N10
\RAM_controller|Write_addressing~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~4_combout\ = (\RAM_controller|writeEna~4_combout\ & (!\RAM_controller|LessThan5~3_combout\ & !\RAM_controller|v_count_write\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|LessThan5~3_combout\,
	datad => \RAM_controller|v_count_write\(9),
	combout => \RAM_controller|Write_addressing~4_combout\);

-- Location: LCCOMB_X16_Y13_N28
\RAM_controller|LessThan7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan7~0_combout\ = (\RAM_controller|v_count_write\(4) & (\RAM_controller|v_count_write\(6) & \RAM_controller|v_count_write\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(4),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|LessThan7~0_combout\);

-- Location: LCCOMB_X16_Y13_N4
\RAM_controller|LessThan7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan7~1_combout\ = (\RAM_controller|v_count_write\(8) & ((\RAM_controller|v_count_write\(7)) # ((\RAM_controller|v_count_write\(3) & \RAM_controller|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(8),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(3),
	datad => \RAM_controller|LessThan7~0_combout\,
	combout => \RAM_controller|LessThan7~1_combout\);

-- Location: LCCOMB_X14_Y16_N22
\RAM_controller|writeDir_32[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[5]~0_combout\ = (\RAM_controller|Write_addressing~3_combout\) # (\RAM_controller|Write_addressing~4_combout\ $ (((!\RAM_controller|LessThan7~1_combout\ & \RAM_controller|writeEna~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|LessThan7~1_combout\,
	datad => \RAM_controller|writeEna~4_combout\,
	combout => \RAM_controller|writeDir_32[5]~0_combout\);

-- Location: LCCOMB_X20_Y12_N12
\RAM_controller|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~0_combout\ = \RAM_controller|v_count_write\(1) $ (VCC)
-- \RAM_controller|Add2~1\ = CARRY(\RAM_controller|v_count_write\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(1),
	datad => VCC,
	combout => \RAM_controller|Add2~0_combout\,
	cout => \RAM_controller|Add2~1\);

-- Location: LCCOMB_X20_Y12_N14
\RAM_controller|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~2_combout\ = (\RAM_controller|v_count_write\(2) & (\RAM_controller|Add2~1\ & VCC)) # (!\RAM_controller|v_count_write\(2) & (!\RAM_controller|Add2~1\))
-- \RAM_controller|Add2~3\ = CARRY((!\RAM_controller|v_count_write\(2) & !\RAM_controller|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datad => VCC,
	cin => \RAM_controller|Add2~1\,
	combout => \RAM_controller|Add2~2_combout\,
	cout => \RAM_controller|Add2~3\);

-- Location: LCCOMB_X20_Y12_N16
\RAM_controller|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~4_combout\ = (\RAM_controller|v_count_write\(3) & ((GND) # (!\RAM_controller|Add2~3\))) # (!\RAM_controller|v_count_write\(3) & (\RAM_controller|Add2~3\ $ (GND)))
-- \RAM_controller|Add2~5\ = CARRY((\RAM_controller|v_count_write\(3)) # (!\RAM_controller|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datad => VCC,
	cin => \RAM_controller|Add2~3\,
	combout => \RAM_controller|Add2~4_combout\,
	cout => \RAM_controller|Add2~5\);

-- Location: LCCOMB_X20_Y12_N18
\RAM_controller|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~6_combout\ = (\RAM_controller|v_count_write\(4) & (\RAM_controller|Add2~5\ & VCC)) # (!\RAM_controller|v_count_write\(4) & (!\RAM_controller|Add2~5\))
-- \RAM_controller|Add2~7\ = CARRY((!\RAM_controller|v_count_write\(4) & !\RAM_controller|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add2~5\,
	combout => \RAM_controller|Add2~6_combout\,
	cout => \RAM_controller|Add2~7\);

-- Location: LCCOMB_X20_Y12_N20
\RAM_controller|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~8_combout\ = (\RAM_controller|v_count_write\(5) & ((GND) # (!\RAM_controller|Add2~7\))) # (!\RAM_controller|v_count_write\(5) & (\RAM_controller|Add2~7\ $ (GND)))
-- \RAM_controller|Add2~9\ = CARRY((\RAM_controller|v_count_write\(5)) # (!\RAM_controller|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datad => VCC,
	cin => \RAM_controller|Add2~7\,
	combout => \RAM_controller|Add2~8_combout\,
	cout => \RAM_controller|Add2~9\);

-- Location: LCCOMB_X20_Y12_N22
\RAM_controller|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~10_combout\ = (\RAM_controller|v_count_write\(6) & (\RAM_controller|Add2~9\ & VCC)) # (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|Add2~9\))
-- \RAM_controller|Add2~11\ = CARRY((!\RAM_controller|v_count_write\(6) & !\RAM_controller|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datad => VCC,
	cin => \RAM_controller|Add2~9\,
	combout => \RAM_controller|Add2~10_combout\,
	cout => \RAM_controller|Add2~11\);

-- Location: LCCOMB_X20_Y12_N24
\RAM_controller|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~12_combout\ = (\RAM_controller|v_count_write\(7) & ((GND) # (!\RAM_controller|Add2~11\))) # (!\RAM_controller|v_count_write\(7) & (\RAM_controller|Add2~11\ $ (GND)))
-- \RAM_controller|Add2~13\ = CARRY((\RAM_controller|v_count_write\(7)) # (!\RAM_controller|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datad => VCC,
	cin => \RAM_controller|Add2~11\,
	combout => \RAM_controller|Add2~12_combout\,
	cout => \RAM_controller|Add2~13\);

-- Location: LCCOMB_X20_Y12_N26
\RAM_controller|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~14_combout\ = (\RAM_controller|v_count_write\(8) & (\RAM_controller|Add2~13\ & VCC)) # (!\RAM_controller|v_count_write\(8) & (!\RAM_controller|Add2~13\))
-- \RAM_controller|Add2~15\ = CARRY((!\RAM_controller|v_count_write\(8) & !\RAM_controller|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(8),
	datad => VCC,
	cin => \RAM_controller|Add2~13\,
	combout => \RAM_controller|Add2~14_combout\,
	cout => \RAM_controller|Add2~15\);

-- Location: LCCOMB_X20_Y12_N28
\RAM_controller|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~16_combout\ = \RAM_controller|Add2~15\ $ (\RAM_controller|v_count_write\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|v_count_write\(9),
	cin => \RAM_controller|Add2~15\,
	combout => \RAM_controller|Add2~16_combout\);

-- Location: LCCOMB_X19_Y12_N4
\RAM_controller|Add3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~1_cout\ = CARRY(!\RAM_controller|v_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(0),
	datad => VCC,
	cout => \RAM_controller|Add3~1_cout\);

-- Location: LCCOMB_X19_Y12_N6
\RAM_controller|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~2_combout\ = (\RAM_controller|Add2~0_combout\ & ((\RAM_controller|Add3~1_cout\) # (GND))) # (!\RAM_controller|Add2~0_combout\ & (!\RAM_controller|Add3~1_cout\))
-- \RAM_controller|Add3~3\ = CARRY((\RAM_controller|Add2~0_combout\) # (!\RAM_controller|Add3~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~1_cout\,
	combout => \RAM_controller|Add3~2_combout\,
	cout => \RAM_controller|Add3~3\);

-- Location: LCCOMB_X19_Y12_N8
\RAM_controller|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~4_combout\ = (\RAM_controller|Add2~2_combout\ & (!\RAM_controller|Add3~3\ & VCC)) # (!\RAM_controller|Add2~2_combout\ & (\RAM_controller|Add3~3\ $ (GND)))
-- \RAM_controller|Add3~5\ = CARRY((!\RAM_controller|Add2~2_combout\ & !\RAM_controller|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~3\,
	combout => \RAM_controller|Add3~4_combout\,
	cout => \RAM_controller|Add3~5\);

-- Location: LCCOMB_X19_Y12_N10
\RAM_controller|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~6_combout\ = (\RAM_controller|Add2~4_combout\ & ((\RAM_controller|Add3~5\) # (GND))) # (!\RAM_controller|Add2~4_combout\ & (!\RAM_controller|Add3~5\))
-- \RAM_controller|Add3~7\ = CARRY((\RAM_controller|Add2~4_combout\) # (!\RAM_controller|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~5\,
	combout => \RAM_controller|Add3~6_combout\,
	cout => \RAM_controller|Add3~7\);

-- Location: LCCOMB_X19_Y12_N12
\RAM_controller|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~8_combout\ = (\RAM_controller|Add2~6_combout\ & (!\RAM_controller|Add3~7\ & VCC)) # (!\RAM_controller|Add2~6_combout\ & (\RAM_controller|Add3~7\ $ (GND)))
-- \RAM_controller|Add3~9\ = CARRY((!\RAM_controller|Add2~6_combout\ & !\RAM_controller|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~7\,
	combout => \RAM_controller|Add3~8_combout\,
	cout => \RAM_controller|Add3~9\);

-- Location: LCCOMB_X19_Y12_N14
\RAM_controller|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~10_combout\ = (\RAM_controller|Add2~8_combout\ & ((\RAM_controller|Add3~9\) # (GND))) # (!\RAM_controller|Add2~8_combout\ & (!\RAM_controller|Add3~9\))
-- \RAM_controller|Add3~11\ = CARRY((\RAM_controller|Add2~8_combout\) # (!\RAM_controller|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~9\,
	combout => \RAM_controller|Add3~10_combout\,
	cout => \RAM_controller|Add3~11\);

-- Location: LCCOMB_X19_Y12_N16
\RAM_controller|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~12_combout\ = (\RAM_controller|Add2~10_combout\ & (!\RAM_controller|Add3~11\ & VCC)) # (!\RAM_controller|Add2~10_combout\ & (\RAM_controller|Add3~11\ $ (GND)))
-- \RAM_controller|Add3~13\ = CARRY((!\RAM_controller|Add2~10_combout\ & !\RAM_controller|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~11\,
	combout => \RAM_controller|Add3~12_combout\,
	cout => \RAM_controller|Add3~13\);

-- Location: LCCOMB_X19_Y12_N18
\RAM_controller|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~14_combout\ = (\RAM_controller|Add2~12_combout\ & ((\RAM_controller|Add3~13\) # (GND))) # (!\RAM_controller|Add2~12_combout\ & (!\RAM_controller|Add3~13\))
-- \RAM_controller|Add3~15\ = CARRY((\RAM_controller|Add2~12_combout\) # (!\RAM_controller|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~13\,
	combout => \RAM_controller|Add3~14_combout\,
	cout => \RAM_controller|Add3~15\);

-- Location: LCCOMB_X19_Y12_N20
\RAM_controller|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~16_combout\ = (\RAM_controller|Add2~14_combout\ & (!\RAM_controller|Add3~15\ & VCC)) # (!\RAM_controller|Add2~14_combout\ & (\RAM_controller|Add3~15\ $ (GND)))
-- \RAM_controller|Add3~17\ = CARRY((!\RAM_controller|Add2~14_combout\ & !\RAM_controller|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~15\,
	combout => \RAM_controller|Add3~16_combout\,
	cout => \RAM_controller|Add3~17\);

-- Location: LCCOMB_X19_Y12_N22
\RAM_controller|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~18_combout\ = (\RAM_controller|Add2~16_combout\ & ((\RAM_controller|Add3~17\) # (GND))) # (!\RAM_controller|Add2~16_combout\ & (!\RAM_controller|Add3~17\))
-- \RAM_controller|Add3~19\ = CARRY((\RAM_controller|Add2~16_combout\) # (!\RAM_controller|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~17\,
	combout => \RAM_controller|Add3~18_combout\,
	cout => \RAM_controller|Add3~19\);

-- Location: LCCOMB_X16_Y12_N4
\RAM_controller|Add4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~0_combout\ = (\RAM_controller|v_count_write\(0) & (\RAM_controller|Add3~8_combout\ $ (VCC))) # (!\RAM_controller|v_count_write\(0) & (\RAM_controller|Add3~8_combout\ & VCC))
-- \RAM_controller|Add4~1\ = CARRY((\RAM_controller|v_count_write\(0) & \RAM_controller|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Add3~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add4~0_combout\,
	cout => \RAM_controller|Add4~1\);

-- Location: LCCOMB_X16_Y12_N6
\RAM_controller|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~2_combout\ = (\RAM_controller|Add3~10_combout\ & ((\RAM_controller|Add2~0_combout\ & (\RAM_controller|Add4~1\ & VCC)) # (!\RAM_controller|Add2~0_combout\ & (!\RAM_controller|Add4~1\)))) # (!\RAM_controller|Add3~10_combout\ & 
-- ((\RAM_controller|Add2~0_combout\ & (!\RAM_controller|Add4~1\)) # (!\RAM_controller|Add2~0_combout\ & ((\RAM_controller|Add4~1\) # (GND)))))
-- \RAM_controller|Add4~3\ = CARRY((\RAM_controller|Add3~10_combout\ & (!\RAM_controller|Add2~0_combout\ & !\RAM_controller|Add4~1\)) # (!\RAM_controller|Add3~10_combout\ & ((!\RAM_controller|Add4~1\) # (!\RAM_controller|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add3~10_combout\,
	datab => \RAM_controller|Add2~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~1\,
	combout => \RAM_controller|Add4~2_combout\,
	cout => \RAM_controller|Add4~3\);

-- Location: LCCOMB_X16_Y12_N8
\RAM_controller|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~4_combout\ = ((\RAM_controller|Add3~12_combout\ $ (\RAM_controller|Add2~2_combout\ $ (!\RAM_controller|Add4~3\)))) # (GND)
-- \RAM_controller|Add4~5\ = CARRY((\RAM_controller|Add3~12_combout\ & ((\RAM_controller|Add2~2_combout\) # (!\RAM_controller|Add4~3\))) # (!\RAM_controller|Add3~12_combout\ & (\RAM_controller|Add2~2_combout\ & !\RAM_controller|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add3~12_combout\,
	datab => \RAM_controller|Add2~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~3\,
	combout => \RAM_controller|Add4~4_combout\,
	cout => \RAM_controller|Add4~5\);

-- Location: LCCOMB_X16_Y12_N10
\RAM_controller|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~6_combout\ = (\RAM_controller|Add3~14_combout\ & ((\RAM_controller|Add2~4_combout\ & (\RAM_controller|Add4~5\ & VCC)) # (!\RAM_controller|Add2~4_combout\ & (!\RAM_controller|Add4~5\)))) # (!\RAM_controller|Add3~14_combout\ & 
-- ((\RAM_controller|Add2~4_combout\ & (!\RAM_controller|Add4~5\)) # (!\RAM_controller|Add2~4_combout\ & ((\RAM_controller|Add4~5\) # (GND)))))
-- \RAM_controller|Add4~7\ = CARRY((\RAM_controller|Add3~14_combout\ & (!\RAM_controller|Add2~4_combout\ & !\RAM_controller|Add4~5\)) # (!\RAM_controller|Add3~14_combout\ & ((!\RAM_controller|Add4~5\) # (!\RAM_controller|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add3~14_combout\,
	datab => \RAM_controller|Add2~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~5\,
	combout => \RAM_controller|Add4~6_combout\,
	cout => \RAM_controller|Add4~7\);

-- Location: LCCOMB_X16_Y12_N12
\RAM_controller|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~8_combout\ = ((\RAM_controller|Add2~6_combout\ $ (\RAM_controller|Add3~16_combout\ $ (!\RAM_controller|Add4~7\)))) # (GND)
-- \RAM_controller|Add4~9\ = CARRY((\RAM_controller|Add2~6_combout\ & ((\RAM_controller|Add3~16_combout\) # (!\RAM_controller|Add4~7\))) # (!\RAM_controller|Add2~6_combout\ & (\RAM_controller|Add3~16_combout\ & !\RAM_controller|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~6_combout\,
	datab => \RAM_controller|Add3~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~7\,
	combout => \RAM_controller|Add4~8_combout\,
	cout => \RAM_controller|Add4~9\);

-- Location: LCCOMB_X16_Y12_N14
\RAM_controller|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~10_combout\ = (\RAM_controller|Add3~18_combout\ & ((\RAM_controller|Add2~8_combout\ & (\RAM_controller|Add4~9\ & VCC)) # (!\RAM_controller|Add2~8_combout\ & (!\RAM_controller|Add4~9\)))) # (!\RAM_controller|Add3~18_combout\ & 
-- ((\RAM_controller|Add2~8_combout\ & (!\RAM_controller|Add4~9\)) # (!\RAM_controller|Add2~8_combout\ & ((\RAM_controller|Add4~9\) # (GND)))))
-- \RAM_controller|Add4~11\ = CARRY((\RAM_controller|Add3~18_combout\ & (!\RAM_controller|Add2~8_combout\ & !\RAM_controller|Add4~9\)) # (!\RAM_controller|Add3~18_combout\ & ((!\RAM_controller|Add4~9\) # (!\RAM_controller|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add3~18_combout\,
	datab => \RAM_controller|Add2~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~9\,
	combout => \RAM_controller|Add4~10_combout\,
	cout => \RAM_controller|Add4~11\);

-- Location: LCCOMB_X17_Y11_N10
\RAM_controller|Add14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~0_combout\ = \RAM_controller|v_count_write\(5) $ (\RAM_controller|v_count_write\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Add14~0_combout\);

-- Location: LCCOMB_X16_Y13_N2
\RAM_controller|LessThan8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan8~0_combout\ = (\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|LessThan8~0_combout\);

-- Location: LCCOMB_X16_Y13_N0
\RAM_controller|LessThan6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan6~0_combout\ = (\RAM_controller|v_count_write\(8)) # ((\RAM_controller|v_count_write\(6) & (\RAM_controller|LessThan8~0_combout\ & \RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|LessThan8~0_combout\,
	datac => \RAM_controller|v_count_write\(8),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|LessThan6~0_combout\);

-- Location: LCCOMB_X15_Y13_N4
\RAM_controller|LessThan6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan6~1_combout\ = (((!\RAM_controller|v_count_write\(4)) # (!\RAM_controller|v_count_write\(7))) # (!\RAM_controller|v_count_write\(6))) # (!\RAM_controller|v_count_write\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datab => \RAM_controller|v_count_write\(6),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|LessThan6~1_combout\);

-- Location: LCCOMB_X16_Y11_N0
\RAM_controller|Add15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~1_cout\ = CARRY(!\RAM_controller|v_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(0),
	datad => VCC,
	cout => \RAM_controller|Add15~1_cout\);

-- Location: LCCOMB_X16_Y11_N2
\RAM_controller|Add15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~2_combout\ = (\RAM_controller|v_count_write\(1) & ((\RAM_controller|Add15~1_cout\) # (GND))) # (!\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add15~1_cout\))
-- \RAM_controller|Add15~3\ = CARRY((\RAM_controller|v_count_write\(1)) # (!\RAM_controller|Add15~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(1),
	datad => VCC,
	cin => \RAM_controller|Add15~1_cout\,
	combout => \RAM_controller|Add15~2_combout\,
	cout => \RAM_controller|Add15~3\);

-- Location: LCCOMB_X16_Y11_N4
\RAM_controller|Add15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~4_combout\ = (\RAM_controller|v_count_write\(2) & (!\RAM_controller|Add15~3\ & VCC)) # (!\RAM_controller|v_count_write\(2) & (\RAM_controller|Add15~3\ $ (GND)))
-- \RAM_controller|Add15~5\ = CARRY((!\RAM_controller|v_count_write\(2) & !\RAM_controller|Add15~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(2),
	datad => VCC,
	cin => \RAM_controller|Add15~3\,
	combout => \RAM_controller|Add15~4_combout\,
	cout => \RAM_controller|Add15~5\);

-- Location: LCCOMB_X16_Y11_N6
\RAM_controller|Add15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~6_combout\ = (\RAM_controller|v_count_write\(3) & ((\RAM_controller|Add15~5\) # (GND))) # (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|Add15~5\))
-- \RAM_controller|Add15~7\ = CARRY((\RAM_controller|v_count_write\(3)) # (!\RAM_controller|Add15~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datad => VCC,
	cin => \RAM_controller|Add15~5\,
	combout => \RAM_controller|Add15~6_combout\,
	cout => \RAM_controller|Add15~7\);

-- Location: LCCOMB_X16_Y11_N8
\RAM_controller|Add15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~8_combout\ = (\RAM_controller|v_count_write\(4) & (\RAM_controller|Add15~7\ $ (GND))) # (!\RAM_controller|v_count_write\(4) & (!\RAM_controller|Add15~7\ & VCC))
-- \RAM_controller|Add15~9\ = CARRY((\RAM_controller|v_count_write\(4) & !\RAM_controller|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add15~7\,
	combout => \RAM_controller|Add15~8_combout\,
	cout => \RAM_controller|Add15~9\);

-- Location: LCCOMB_X16_Y11_N10
\RAM_controller|Add15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~10_combout\ = (\RAM_controller|Add15~9\ & (\RAM_controller|v_count_write\(5) $ ((\RAM_controller|v_count_write\(4))))) # (!\RAM_controller|Add15~9\ & ((\RAM_controller|v_count_write\(5) $ (!\RAM_controller|v_count_write\(4))) # 
-- (GND)))
-- \RAM_controller|Add15~11\ = CARRY((\RAM_controller|v_count_write\(5) $ (\RAM_controller|v_count_write\(4))) # (!\RAM_controller|Add15~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datab => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add15~9\,
	combout => \RAM_controller|Add15~10_combout\,
	cout => \RAM_controller|Add15~11\);

-- Location: LCCOMB_X16_Y11_N12
\RAM_controller|Add15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~12_combout\ = (\RAM_controller|Add15~11\ & ((\RAM_controller|LessThan8~0_combout\ $ (!\RAM_controller|v_count_write\(6))))) # (!\RAM_controller|Add15~11\ & (\RAM_controller|LessThan8~0_combout\ $ (\RAM_controller|v_count_write\(6) $ 
-- (GND))))
-- \RAM_controller|Add15~13\ = CARRY((!\RAM_controller|Add15~11\ & (\RAM_controller|LessThan8~0_combout\ $ (!\RAM_controller|v_count_write\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan8~0_combout\,
	datab => \RAM_controller|v_count_write\(6),
	datad => VCC,
	cin => \RAM_controller|Add15~11\,
	combout => \RAM_controller|Add15~12_combout\,
	cout => \RAM_controller|Add15~13\);

-- Location: LCCOMB_X16_Y11_N14
\RAM_controller|Add15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~14_combout\ = (\RAM_controller|Add15~13\ & (\RAM_controller|v_count_write\(7) $ ((\RAM_controller|LessThan7~0_combout\)))) # (!\RAM_controller|Add15~13\ & ((\RAM_controller|v_count_write\(7) $ (!\RAM_controller|LessThan7~0_combout\)) 
-- # (GND)))
-- \RAM_controller|Add15~15\ = CARRY((\RAM_controller|v_count_write\(7) $ (\RAM_controller|LessThan7~0_combout\)) # (!\RAM_controller|Add15~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datab => \RAM_controller|LessThan7~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add15~13\,
	combout => \RAM_controller|Add15~14_combout\,
	cout => \RAM_controller|Add15~15\);

-- Location: LCCOMB_X16_Y11_N16
\RAM_controller|Add15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~16_combout\ = (\RAM_controller|Add15~15\ & ((\RAM_controller|LessThan6~1_combout\ $ (!\RAM_controller|v_count_write\(8))))) # (!\RAM_controller|Add15~15\ & (\RAM_controller|LessThan6~1_combout\ $ (\RAM_controller|v_count_write\(8) $ 
-- (GND))))
-- \RAM_controller|Add15~17\ = CARRY((!\RAM_controller|Add15~15\ & (\RAM_controller|LessThan6~1_combout\ $ (!\RAM_controller|v_count_write\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan6~1_combout\,
	datab => \RAM_controller|v_count_write\(8),
	datad => VCC,
	cin => \RAM_controller|Add15~15\,
	combout => \RAM_controller|Add15~16_combout\,
	cout => \RAM_controller|Add15~17\);

-- Location: LCCOMB_X16_Y11_N18
\RAM_controller|Add15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~18_combout\ = (\RAM_controller|Add15~17\ & (\RAM_controller|v_count_write\(9) $ ((!\RAM_controller|LessThan6~0_combout\)))) # (!\RAM_controller|Add15~17\ & ((\RAM_controller|v_count_write\(9) $ (\RAM_controller|LessThan6~0_combout\)) 
-- # (GND)))
-- \RAM_controller|Add15~19\ = CARRY((\RAM_controller|v_count_write\(9) $ (!\RAM_controller|LessThan6~0_combout\)) # (!\RAM_controller|Add15~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datab => \RAM_controller|LessThan6~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add15~17\,
	combout => \RAM_controller|Add15~18_combout\,
	cout => \RAM_controller|Add15~19\);

-- Location: LCCOMB_X17_Y11_N18
\RAM_controller|Add16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~0_combout\ = (\RAM_controller|v_count_write\(0) & (\RAM_controller|Add15~8_combout\ $ (VCC))) # (!\RAM_controller|v_count_write\(0) & (\RAM_controller|Add15~8_combout\ & VCC))
-- \RAM_controller|Add16~1\ = CARRY((\RAM_controller|v_count_write\(0) & \RAM_controller|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Add15~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add16~0_combout\,
	cout => \RAM_controller|Add16~1\);

-- Location: LCCOMB_X17_Y11_N20
\RAM_controller|Add16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~2_combout\ = (\RAM_controller|Add15~10_combout\ & ((\RAM_controller|v_count_write\(1) & (\RAM_controller|Add16~1\ & VCC)) # (!\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add16~1\)))) # (!\RAM_controller|Add15~10_combout\ & 
-- ((\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add16~1\)) # (!\RAM_controller|v_count_write\(1) & ((\RAM_controller|Add16~1\) # (GND)))))
-- \RAM_controller|Add16~3\ = CARRY((\RAM_controller|Add15~10_combout\ & (!\RAM_controller|v_count_write\(1) & !\RAM_controller|Add16~1\)) # (!\RAM_controller|Add15~10_combout\ & ((!\RAM_controller|Add16~1\) # (!\RAM_controller|v_count_write\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add15~10_combout\,
	datab => \RAM_controller|v_count_write\(1),
	datad => VCC,
	cin => \RAM_controller|Add16~1\,
	combout => \RAM_controller|Add16~2_combout\,
	cout => \RAM_controller|Add16~3\);

-- Location: LCCOMB_X17_Y11_N22
\RAM_controller|Add16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~4_combout\ = ((\RAM_controller|Add15~12_combout\ $ (\RAM_controller|v_count_write\(2) $ (!\RAM_controller|Add16~3\)))) # (GND)
-- \RAM_controller|Add16~5\ = CARRY((\RAM_controller|Add15~12_combout\ & ((\RAM_controller|v_count_write\(2)) # (!\RAM_controller|Add16~3\))) # (!\RAM_controller|Add15~12_combout\ & (\RAM_controller|v_count_write\(2) & !\RAM_controller|Add16~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add15~12_combout\,
	datab => \RAM_controller|v_count_write\(2),
	datad => VCC,
	cin => \RAM_controller|Add16~3\,
	combout => \RAM_controller|Add16~4_combout\,
	cout => \RAM_controller|Add16~5\);

-- Location: LCCOMB_X17_Y11_N24
\RAM_controller|Add16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~6_combout\ = (\RAM_controller|v_count_write\(3) & ((\RAM_controller|Add15~14_combout\ & (\RAM_controller|Add16~5\ & VCC)) # (!\RAM_controller|Add15~14_combout\ & (!\RAM_controller|Add16~5\)))) # (!\RAM_controller|v_count_write\(3) & 
-- ((\RAM_controller|Add15~14_combout\ & (!\RAM_controller|Add16~5\)) # (!\RAM_controller|Add15~14_combout\ & ((\RAM_controller|Add16~5\) # (GND)))))
-- \RAM_controller|Add16~7\ = CARRY((\RAM_controller|v_count_write\(3) & (!\RAM_controller|Add15~14_combout\ & !\RAM_controller|Add16~5\)) # (!\RAM_controller|v_count_write\(3) & ((!\RAM_controller|Add16~5\) # (!\RAM_controller|Add15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|Add15~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add16~5\,
	combout => \RAM_controller|Add16~6_combout\,
	cout => \RAM_controller|Add16~7\);

-- Location: LCCOMB_X17_Y11_N26
\RAM_controller|Add16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~8_combout\ = ((\RAM_controller|Add15~16_combout\ $ (\RAM_controller|v_count_write\(4) $ (\RAM_controller|Add16~7\)))) # (GND)
-- \RAM_controller|Add16~9\ = CARRY((\RAM_controller|Add15~16_combout\ & ((!\RAM_controller|Add16~7\) # (!\RAM_controller|v_count_write\(4)))) # (!\RAM_controller|Add15~16_combout\ & (!\RAM_controller|v_count_write\(4) & !\RAM_controller|Add16~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add15~16_combout\,
	datab => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add16~7\,
	combout => \RAM_controller|Add16~8_combout\,
	cout => \RAM_controller|Add16~9\);

-- Location: LCCOMB_X17_Y11_N28
\RAM_controller|Add16~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~15_combout\ = (\RAM_controller|Add14~0_combout\ & ((\RAM_controller|Add15~18_combout\ & (\RAM_controller|Add16~9\ & VCC)) # (!\RAM_controller|Add15~18_combout\ & (!\RAM_controller|Add16~9\)))) # (!\RAM_controller|Add14~0_combout\ & 
-- ((\RAM_controller|Add15~18_combout\ & (!\RAM_controller|Add16~9\)) # (!\RAM_controller|Add15~18_combout\ & ((\RAM_controller|Add16~9\) # (GND)))))
-- \RAM_controller|Add16~16\ = CARRY((\RAM_controller|Add14~0_combout\ & (!\RAM_controller|Add15~18_combout\ & !\RAM_controller|Add16~9\)) # (!\RAM_controller|Add14~0_combout\ & ((!\RAM_controller|Add16~9\) # (!\RAM_controller|Add15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~0_combout\,
	datab => \RAM_controller|Add15~18_combout\,
	datad => VCC,
	cin => \RAM_controller|Add16~9\,
	combout => \RAM_controller|Add16~15_combout\,
	cout => \RAM_controller|Add16~16\);

-- Location: LCCOMB_X16_Y12_N20
\RAM_controller|Add16~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~17_combout\ = (\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add4~10_combout\)) # (!\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add16~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|Add4~10_combout\,
	datad => \RAM_controller|Add16~15_combout\,
	combout => \RAM_controller|Add16~17_combout\);

-- Location: LCCOMB_X16_Y12_N28
\RAM_controller|Add16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~10_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add4~8_combout\))) # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add16~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add16~8_combout\,
	datac => \RAM_controller|Write_addressing~3_combout\,
	datad => \RAM_controller|Add4~8_combout\,
	combout => \RAM_controller|Add16~10_combout\);

-- Location: LCCOMB_X16_Y12_N2
\RAM_controller|Add16~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~11_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add4~6_combout\))) # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add16~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add16~6_combout\,
	datac => \RAM_controller|Write_addressing~3_combout\,
	datad => \RAM_controller|Add4~6_combout\,
	combout => \RAM_controller|Add16~11_combout\);

-- Location: LCCOMB_X17_Y12_N0
\RAM_controller|Add16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~12_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add4~4_combout\))) # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|Add16~4_combout\,
	datad => \RAM_controller|Add4~4_combout\,
	combout => \RAM_controller|Add16~12_combout\);

-- Location: LCCOMB_X17_Y12_N24
\RAM_controller|Add16~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~13_combout\ = (\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add4~2_combout\)) # (!\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|Add4~2_combout\,
	datad => \RAM_controller|Add16~2_combout\,
	combout => \RAM_controller|Add16~13_combout\);

-- Location: LCCOMB_X17_Y16_N6
\RAM_controller|Add18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add18~0_combout\ = \RAM_controller|h_count_write\(9) $ (((\RAM_controller|h_count_write\(8)) # ((\RAM_controller|h_count_write\(7)) # (!\RAM_controller|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(9),
	datab => \RAM_controller|h_count_write\(8),
	datac => \RAM_controller|LessThan0~0_combout\,
	datad => \RAM_controller|h_count_write\(7),
	combout => \RAM_controller|Add18~0_combout\);

-- Location: LCCOMB_X17_Y12_N26
\RAM_controller|Add16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~14_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add4~0_combout\))) # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add16~0_combout\,
	datac => \RAM_controller|Add4~0_combout\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|Add16~14_combout\);

-- Location: LCCOMB_X17_Y16_N4
\RAM_controller|Add18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add18~1_combout\ = \RAM_controller|h_count_write\(8) $ (((\RAM_controller|h_count_write\(7)) # (!\RAM_controller|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(7),
	datab => \RAM_controller|h_count_write\(8),
	datac => \RAM_controller|LessThan0~0_combout\,
	combout => \RAM_controller|Add18~1_combout\);

-- Location: LCCOMB_X19_Y12_N26
\RAM_controller|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~0_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add3~6_combout\))) # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add15~6_combout\,
	datac => \RAM_controller|Add3~6_combout\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|Add5~0_combout\);

-- Location: LCCOMB_X17_Y16_N30
\RAM_controller|Add18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add18~2_combout\ = \RAM_controller|h_count_write\(7) $ (((\RAM_controller|h_count_write\(6) & ((\RAM_controller|h_count_write\(5)) # (\RAM_controller|h_count_write\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(6),
	datab => \RAM_controller|h_count_write\(5),
	datac => \RAM_controller|h_count_write\(4),
	datad => \RAM_controller|h_count_write\(7),
	combout => \RAM_controller|Add18~2_combout\);

-- Location: LCCOMB_X17_Y12_N28
\RAM_controller|Add5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~1_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add3~4_combout\))) # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add15~4_combout\,
	datac => \RAM_controller|Add3~4_combout\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|Add5~1_combout\);

-- Location: LCCOMB_X19_Y12_N30
\RAM_controller|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~2_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add3~2_combout\))) # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add15~2_combout\,
	datab => \RAM_controller|Add3~2_combout\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|Add5~2_combout\);

-- Location: LCCOMB_X17_Y16_N12
\RAM_controller|Add18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add18~3_combout\ = \RAM_controller|h_count_write\(6) $ (((\RAM_controller|h_count_write\(5)) # (\RAM_controller|h_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(6),
	datab => \RAM_controller|h_count_write\(5),
	datac => \RAM_controller|h_count_write\(4),
	combout => \RAM_controller|Add18~3_combout\);

-- Location: LCCOMB_X17_Y16_N14
\RAM_controller|Add18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add18~4_combout\ = \RAM_controller|h_count_write\(5) $ (\RAM_controller|h_count_write\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write\(5),
	datad => \RAM_controller|h_count_write\(4),
	combout => \RAM_controller|Add18~4_combout\);

-- Location: LCCOMB_X17_Y12_N2
\RAM_controller|Add5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~3_combout\ = (\RAM_controller|v_count_write\(0) & (\RAM_controller|Add18~4_combout\ $ (GND))) # (!\RAM_controller|v_count_write\(0) & (!\RAM_controller|Add18~4_combout\ & VCC))
-- \RAM_controller|Add5~4\ = CARRY((\RAM_controller|v_count_write\(0) & !\RAM_controller|Add18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Add18~4_combout\,
	datad => VCC,
	combout => \RAM_controller|Add5~3_combout\,
	cout => \RAM_controller|Add5~4\);

-- Location: LCCOMB_X17_Y12_N4
\RAM_controller|Add5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~5_combout\ = (\RAM_controller|Add5~2_combout\ & ((\RAM_controller|Add18~3_combout\ & (\RAM_controller|Add5~4\ & VCC)) # (!\RAM_controller|Add18~3_combout\ & (!\RAM_controller|Add5~4\)))) # (!\RAM_controller|Add5~2_combout\ & 
-- ((\RAM_controller|Add18~3_combout\ & (!\RAM_controller|Add5~4\)) # (!\RAM_controller|Add18~3_combout\ & ((\RAM_controller|Add5~4\) # (GND)))))
-- \RAM_controller|Add5~6\ = CARRY((\RAM_controller|Add5~2_combout\ & (!\RAM_controller|Add18~3_combout\ & !\RAM_controller|Add5~4\)) # (!\RAM_controller|Add5~2_combout\ & ((!\RAM_controller|Add5~4\) # (!\RAM_controller|Add18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~2_combout\,
	datab => \RAM_controller|Add18~3_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~4\,
	combout => \RAM_controller|Add5~5_combout\,
	cout => \RAM_controller|Add5~6\);

-- Location: LCCOMB_X17_Y12_N6
\RAM_controller|Add5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~7_combout\ = ((\RAM_controller|Add18~2_combout\ $ (\RAM_controller|Add5~1_combout\ $ (\RAM_controller|Add5~6\)))) # (GND)
-- \RAM_controller|Add5~8\ = CARRY((\RAM_controller|Add18~2_combout\ & (\RAM_controller|Add5~1_combout\ & !\RAM_controller|Add5~6\)) # (!\RAM_controller|Add18~2_combout\ & ((\RAM_controller|Add5~1_combout\) # (!\RAM_controller|Add5~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add18~2_combout\,
	datab => \RAM_controller|Add5~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~6\,
	combout => \RAM_controller|Add5~7_combout\,
	cout => \RAM_controller|Add5~8\);

-- Location: LCCOMB_X17_Y12_N8
\RAM_controller|Add5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~9_combout\ = (\RAM_controller|Add18~1_combout\ & ((\RAM_controller|Add5~0_combout\ & (!\RAM_controller|Add5~8\)) # (!\RAM_controller|Add5~0_combout\ & ((\RAM_controller|Add5~8\) # (GND))))) # (!\RAM_controller|Add18~1_combout\ & 
-- ((\RAM_controller|Add5~0_combout\ & (\RAM_controller|Add5~8\ & VCC)) # (!\RAM_controller|Add5~0_combout\ & (!\RAM_controller|Add5~8\))))
-- \RAM_controller|Add5~10\ = CARRY((\RAM_controller|Add18~1_combout\ & ((!\RAM_controller|Add5~8\) # (!\RAM_controller|Add5~0_combout\))) # (!\RAM_controller|Add18~1_combout\ & (!\RAM_controller|Add5~0_combout\ & !\RAM_controller|Add5~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add18~1_combout\,
	datab => \RAM_controller|Add5~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~8\,
	combout => \RAM_controller|Add5~9_combout\,
	cout => \RAM_controller|Add5~10\);

-- Location: LCCOMB_X17_Y12_N10
\RAM_controller|Add5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~11_combout\ = ((\RAM_controller|Add18~0_combout\ $ (\RAM_controller|Add16~14_combout\ $ (\RAM_controller|Add5~10\)))) # (GND)
-- \RAM_controller|Add5~12\ = CARRY((\RAM_controller|Add18~0_combout\ & (\RAM_controller|Add16~14_combout\ & !\RAM_controller|Add5~10\)) # (!\RAM_controller|Add18~0_combout\ & ((\RAM_controller|Add16~14_combout\) # (!\RAM_controller|Add5~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add18~0_combout\,
	datab => \RAM_controller|Add16~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~10\,
	combout => \RAM_controller|Add5~11_combout\,
	cout => \RAM_controller|Add5~12\);

-- Location: LCCOMB_X17_Y12_N12
\RAM_controller|Add5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~13_combout\ = (\RAM_controller|Add16~13_combout\ & (!\RAM_controller|Add5~12\)) # (!\RAM_controller|Add16~13_combout\ & ((\RAM_controller|Add5~12\) # (GND)))
-- \RAM_controller|Add5~14\ = CARRY((!\RAM_controller|Add5~12\) # (!\RAM_controller|Add16~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add16~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~12\,
	combout => \RAM_controller|Add5~13_combout\,
	cout => \RAM_controller|Add5~14\);

-- Location: LCCOMB_X17_Y12_N14
\RAM_controller|Add5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~15_combout\ = (\RAM_controller|Add16~12_combout\ & (\RAM_controller|Add5~14\ $ (GND))) # (!\RAM_controller|Add16~12_combout\ & (!\RAM_controller|Add5~14\ & VCC))
-- \RAM_controller|Add5~16\ = CARRY((\RAM_controller|Add16~12_combout\ & !\RAM_controller|Add5~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add16~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~14\,
	combout => \RAM_controller|Add5~15_combout\,
	cout => \RAM_controller|Add5~16\);

-- Location: LCCOMB_X17_Y12_N16
\RAM_controller|Add5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~17_combout\ = (\RAM_controller|Add16~11_combout\ & (!\RAM_controller|Add5~16\)) # (!\RAM_controller|Add16~11_combout\ & ((\RAM_controller|Add5~16\) # (GND)))
-- \RAM_controller|Add5~18\ = CARRY((!\RAM_controller|Add5~16\) # (!\RAM_controller|Add16~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add16~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~16\,
	combout => \RAM_controller|Add5~17_combout\,
	cout => \RAM_controller|Add5~18\);

-- Location: LCCOMB_X17_Y12_N18
\RAM_controller|Add5~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~19_combout\ = (\RAM_controller|Add16~10_combout\ & (\RAM_controller|Add5~18\ $ (GND))) # (!\RAM_controller|Add16~10_combout\ & (!\RAM_controller|Add5~18\ & VCC))
-- \RAM_controller|Add5~20\ = CARRY((\RAM_controller|Add16~10_combout\ & !\RAM_controller|Add5~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add16~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~18\,
	combout => \RAM_controller|Add5~19_combout\,
	cout => \RAM_controller|Add5~20\);

-- Location: LCCOMB_X17_Y12_N20
\RAM_controller|Add5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~22_combout\ = (\RAM_controller|Add16~17_combout\ & (!\RAM_controller|Add5~20\)) # (!\RAM_controller|Add16~17_combout\ & ((\RAM_controller|Add5~20\) # (GND)))
-- \RAM_controller|Add5~23\ = CARRY((!\RAM_controller|Add5~20\) # (!\RAM_controller|Add16~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add16~17_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~20\,
	combout => \RAM_controller|Add5~22_combout\,
	cout => \RAM_controller|Add5~23\);

-- Location: LCCOMB_X21_Y16_N26
\RAM_controller|Add5~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~24_combout\ = (\RAM_controller|writeDir_32[5]~0_combout\ & \RAM_controller|Add5~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_32[5]~0_combout\,
	datad => \RAM_controller|Add5~22_combout\,
	combout => \RAM_controller|Add5~24_combout\);

-- Location: LCCOMB_X17_Y13_N22
\RAM_controller|LessThan8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan8~2_combout\ = (\RAM_controller|v_count_write\(7) & ((\RAM_controller|v_count_write\(6)) # ((\RAM_controller|LessThan8~0_combout\ & \RAM_controller|LessThan8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan8~0_combout\,
	datab => \RAM_controller|v_count_write\(6),
	datac => \RAM_controller|LessThan8~1_combout\,
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|LessThan8~2_combout\);

-- Location: LCCOMB_X14_Y16_N4
\RAM_controller|writeDir_16[13]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[13]~9_combout\ = ((\RAM_controller|LessThan6~0_combout\ & ((!\RAM_controller|v_count_write\(8)) # (!\RAM_controller|LessThan8~2_combout\)))) # (!\RAM_controller|LessThan5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan8~2_combout\,
	datab => \RAM_controller|LessThan6~0_combout\,
	datac => \RAM_controller|v_count_write\(8),
	datad => \RAM_controller|LessThan5~3_combout\,
	combout => \RAM_controller|writeDir_16[13]~9_combout\);

-- Location: LCCOMB_X16_Y16_N28
\RAM_controller|writeDir_32[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[0]~1_combout\ = (\RAM_controller|Write_addressing~3_combout\) # ((\RAM_controller|writeEna~4_combout\ & \RAM_controller|writeDir_16[13]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|writeDir_16[13]~9_combout\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|writeDir_32[0]~1_combout\);

-- Location: CLKCTRL_G2
\RAM_controller|writeDir_32[0]~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|writeDir_32[0]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\);

-- Location: LCCOMB_X21_Y16_N12
\RAM_controller|writeDir_32[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(14) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|Add5~24_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~24_combout\,
	datac => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	datad => \RAM_controller|writeDir_32\(14),
	combout => \RAM_controller|writeDir_32\(14));

-- Location: LCCOMB_X19_Y12_N24
\RAM_controller|Add3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~20_combout\ = \RAM_controller|Add3~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RAM_controller|Add3~19\,
	combout => \RAM_controller|Add3~20_combout\);

-- Location: LCCOMB_X16_Y12_N16
\RAM_controller|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~12_combout\ = \RAM_controller|Add2~10_combout\ $ (\RAM_controller|Add4~11\ $ (!\RAM_controller|Add3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~10_combout\,
	datad => \RAM_controller|Add3~20_combout\,
	cin => \RAM_controller|Add4~11\,
	combout => \RAM_controller|Add4~12_combout\);

-- Location: LCCOMB_X16_Y10_N26
\RAM_controller|Add14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~1_combout\ = \RAM_controller|v_count_write\(6) $ (((\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Add14~1_combout\);

-- Location: LCCOMB_X16_Y11_N20
\RAM_controller|Add15~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~20_combout\ = \RAM_controller|Add15~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RAM_controller|Add15~19\,
	combout => \RAM_controller|Add15~20_combout\);

-- Location: LCCOMB_X17_Y11_N30
\RAM_controller|Add16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~18_combout\ = \RAM_controller|Add14~1_combout\ $ (\RAM_controller|Add16~16\ $ (!\RAM_controller|Add15~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~1_combout\,
	datad => \RAM_controller|Add15~20_combout\,
	cin => \RAM_controller|Add16~16\,
	combout => \RAM_controller|Add16~18_combout\);

-- Location: LCCOMB_X17_Y12_N30
\RAM_controller|Add16~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~20_combout\ = (\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add4~12_combout\)) # (!\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Add16~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add4~12_combout\,
	datab => \RAM_controller|Add16~18_combout\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|Add16~20_combout\);

-- Location: LCCOMB_X17_Y12_N22
\RAM_controller|Add5~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~25_combout\ = \RAM_controller|Add16~20_combout\ $ (!\RAM_controller|Add5~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add16~20_combout\,
	cin => \RAM_controller|Add5~23\,
	combout => \RAM_controller|Add5~25_combout\);

-- Location: LCCOMB_X21_Y16_N4
\RAM_controller|Add5~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~27_combout\ = (\RAM_controller|writeDir_32[5]~0_combout\ & \RAM_controller|Add5~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32[5]~0_combout\,
	datad => \RAM_controller|Add5~25_combout\,
	combout => \RAM_controller|Add5~27_combout\);

-- Location: LCCOMB_X21_Y16_N20
\RAM_controller|writeDir_32[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(15) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|Add5~27_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|Add5~27_combout\,
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(15));

-- Location: LCCOMB_X19_Y13_N24
\RAM_controller|writeEna_32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_32~1_combout\ = (!\RAM_controller|v_count_write\(9) & (!\RAM_controller|v_count_write\(8) & ((!\RAM_controller|write_couters~1_combout\) # (!\RAM_controller|LessThan5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan5~2_combout\,
	datab => \RAM_controller|v_count_write\(9),
	datac => \RAM_controller|write_couters~1_combout\,
	datad => \RAM_controller|v_count_write\(8),
	combout => \RAM_controller|writeEna_32~1_combout\);

-- Location: LCCOMB_X20_Y16_N8
\RAM_controller|writeEna_32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_32~0_combout\ = (\RAM_controller|writeEna~4_combout\ & (\RAM_controller|LessThan6~0_combout\ & !\RAM_controller|LessThan7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|LessThan6~0_combout\,
	datad => \RAM_controller|LessThan7~1_combout\,
	combout => \RAM_controller|writeEna_32~0_combout\);

-- Location: LCCOMB_X20_Y16_N16
\RAM_controller|Add5~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~21_combout\ = (\RAM_controller|Add5~19_combout\ & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~19_combout\,
	datad => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|Add5~21_combout\);

-- Location: LCCOMB_X20_Y16_N28
\RAM_controller|writeDir_32[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(13) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|Add5~21_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(13),
	datac => \RAM_controller|Add5~21_combout\,
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(13));

-- Location: LCCOMB_X20_Y16_N24
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\ = (\RAM_controller|writeDir_32\(13) & ((\RAM_controller|Write_addressing~3_combout\) # ((!\RAM_controller|writeEna_32~1_combout\ & 
-- \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna_32~1_combout\,
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|writeDir_32\(13),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\);

-- Location: LCCOMB_X20_Y16_N14
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3) = (\RAM_controller|writeDir_32\(14) & (\RAM_controller|writeDir_32\(15) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(14),
	datac => \RAM_controller|writeDir_32\(15),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3));

-- Location: FF_X11_Y22_N7
\VGA_controller|Vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(3),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(3));

-- Location: FF_X11_Y22_N31
\VGA_controller|Vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(7),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(7));

-- Location: FF_X11_Y22_N11
\VGA_controller|Vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(8),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(8));

-- Location: FF_X12_Y22_N25
\VGA_controller|Vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(5),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(5));

-- Location: FF_X12_Y22_N23
\VGA_controller|Vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(4),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(4));

-- Location: FF_X11_Y22_N5
\VGA_controller|Vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(6),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(6));

-- Location: LCCOMB_X10_Y22_N28
\RAM_controller|Add53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add53~0_combout\ = (\VGA_controller|Vcount\(5) & (\VGA_controller|Vcount\(4) & \VGA_controller|Vcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(5),
	datac => \VGA_controller|Vcount\(4),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|Add53~0_combout\);

-- Location: LCCOMB_X15_Y22_N30
\RAM_controller|readEna_32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_32~0_combout\ = (\VGA_controller|Vcount\(7) & (((!\VGA_controller|Vcount\(8) & \RAM_controller|Add53~0_combout\)))) # (!\VGA_controller|Vcount\(7) & (\VGA_controller|Vcount\(8) & ((!\RAM_controller|Add53~0_combout\) # 
-- (!\VGA_controller|Vcount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(7),
	datac => \VGA_controller|Vcount\(8),
	datad => \RAM_controller|Add53~0_combout\,
	combout => \RAM_controller|readEna_32~0_combout\);

-- Location: LCCOMB_X14_Y21_N22
\RAM_controller|LessThan24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan24~0_combout\ = (!\VGA_controller|Vcount\(4) & (!\VGA_controller|Vcount\(5) & !\VGA_controller|Vcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datac => \VGA_controller|Vcount\(5),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|LessThan24~0_combout\);

-- Location: FF_X11_Y22_N3
\VGA_controller|Vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(1),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(1));

-- Location: FF_X11_Y22_N1
\VGA_controller|Vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(2),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(2));

-- Location: LCCOMB_X14_Y21_N4
\RAM_controller|LessThan24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan24~1_combout\ = ((!\VGA_controller|Vcount\(1) & !\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datac => \VGA_controller|Vcount\(1),
	datad => \VGA_controller|Vcount\(2),
	combout => \RAM_controller|LessThan24~1_combout\);

-- Location: LCCOMB_X14_Y21_N0
\RAM_controller|LessThan24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan24~2_combout\ = (!\VGA_controller|Vcount\(8) & (((\RAM_controller|LessThan24~0_combout\ & \RAM_controller|LessThan24~1_combout\)) # (!\VGA_controller|Vcount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~0_combout\,
	datab => \RAM_controller|LessThan24~1_combout\,
	datac => \VGA_controller|Vcount\(8),
	datad => \VGA_controller|Vcount\(7),
	combout => \RAM_controller|LessThan24~2_combout\);

-- Location: LCCOMB_X14_Y21_N14
\RAM_controller|LessThan19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan19~2_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(1) & \VGA_controller|Vcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datac => \VGA_controller|Vcount\(1),
	datad => \VGA_controller|Vcount\(2),
	combout => \RAM_controller|LessThan19~2_combout\);

-- Location: LCCOMB_X14_Y21_N24
\RAM_controller|LessThan23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan23~0_combout\ = (!\VGA_controller|Vcount\(5) & (!\RAM_controller|LessThan19~2_combout\ & !\VGA_controller|Vcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(5),
	datac => \RAM_controller|LessThan19~2_combout\,
	datad => \VGA_controller|Vcount\(4),
	combout => \RAM_controller|LessThan23~0_combout\);

-- Location: LCCOMB_X15_Y22_N4
\RAM_controller|LessThan23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan23~1_combout\ = (!\VGA_controller|Vcount\(8) & (((\RAM_controller|LessThan23~0_combout\) # (!\VGA_controller|Vcount\(6))) # (!\VGA_controller|Vcount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \VGA_controller|Vcount\(8),
	datac => \VGA_controller|Vcount\(6),
	datad => \RAM_controller|LessThan23~0_combout\,
	combout => \RAM_controller|LessThan23~1_combout\);

-- Location: FF_X15_Y21_N19
\VGA_controller|Vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(9),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(9));

-- Location: LCCOMB_X15_Y22_N20
\RAM_controller|readEna_32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_32~1_combout\ = (\VGA_controller|Vcount\(9) & (\RAM_controller|readEna_32~0_combout\)) # (!\VGA_controller|Vcount\(9) & ((\RAM_controller|LessThan24~2_combout\) # ((\RAM_controller|readEna_32~0_combout\ & 
-- !\RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_32~0_combout\,
	datab => \RAM_controller|LessThan24~2_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \VGA_controller|Vcount\(9),
	combout => \RAM_controller|readEna_32~1_combout\);

-- Location: LCCOMB_X14_Y21_N30
\RAM_controller|LessThan15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan15~0_combout\ = ((\VGA_controller|Vcount\(3)) # ((\VGA_controller|Vcount\(1)) # (\VGA_controller|Vcount\(2)))) # (!\RAM_controller|LessThan24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~0_combout\,
	datab => \VGA_controller|Vcount\(3),
	datac => \VGA_controller|Vcount\(1),
	datad => \VGA_controller|Vcount\(2),
	combout => \RAM_controller|LessThan15~0_combout\);

-- Location: LCCOMB_X15_Y21_N6
\RAM_controller|parity_check~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~6_combout\ = (!\VGA_controller|Vcount\(9) & !\VGA_controller|Vcount\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(9),
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|parity_check~6_combout\);

-- Location: LCCOMB_X11_Y22_N8
\RAM_controller|LessThan19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan19~0_combout\ = (((!\VGA_controller|Vcount\(1)) # (!\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(4))) # (!\VGA_controller|Vcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(4),
	datac => \VGA_controller|Vcount\(2),
	datad => \VGA_controller|Vcount\(1),
	combout => \RAM_controller|LessThan19~0_combout\);

-- Location: LCCOMB_X11_Y22_N30
\RAM_controller|LessThan19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan19~1_combout\ = (\VGA_controller|Vcount\(7) & (\VGA_controller|Vcount\(6) & ((\VGA_controller|Vcount\(5)) # (!\RAM_controller|LessThan19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan19~0_combout\,
	datab => \VGA_controller|Vcount\(5),
	datac => \VGA_controller|Vcount\(7),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|LessThan19~1_combout\);

-- Location: FF_X15_Y21_N9
\VGA_controller|Hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(9),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(9));

-- Location: FF_X15_Y21_N7
\VGA_controller|Hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(7),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(7));

-- Location: FF_X15_Y21_N25
\VGA_controller|Hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(4),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(4));

-- Location: FF_X15_Y21_N11
\VGA_controller|Hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(5),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(5));

-- Location: FF_X15_Y21_N3
\VGA_controller|Hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(8),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(8));

-- Location: LCCOMB_X15_Y21_N10
\RAM_controller|LessThan14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan14~0_combout\ = (\VGA_controller|Hcount\(7)) # ((\VGA_controller|Hcount\(8)) # ((\VGA_controller|Hcount\(4) & \VGA_controller|Hcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(7),
	datab => \VGA_controller|Hcount\(4),
	datac => \VGA_controller|Hcount\(5),
	datad => \VGA_controller|Hcount\(8),
	combout => \RAM_controller|LessThan14~0_combout\);

-- Location: LCCOMB_X15_Y21_N18
\RAM_controller|ReadEna~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|ReadEna~0_combout\ = (\SW[2]~input_o\ & (!\VGA_controller|Vcount\(9) & !\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \VGA_controller|Vcount\(9),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|ReadEna~0_combout\);

-- Location: FF_X15_Y21_N29
\VGA_controller|Hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(6),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(6));

-- Location: LCCOMB_X15_Y21_N16
\RAM_controller|ReadEna~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|ReadEna~1_combout\ = (\RAM_controller|ReadEna~0_combout\ & (((!\RAM_controller|LessThan14~0_combout\ & !\VGA_controller|Hcount\(6))) # (!\VGA_controller|Hcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(9),
	datab => \RAM_controller|LessThan14~0_combout\,
	datac => \RAM_controller|ReadEna~0_combout\,
	datad => \VGA_controller|Hcount\(6),
	combout => \RAM_controller|ReadEna~1_combout\);

-- Location: LCCOMB_X15_Y21_N28
\RAM_controller|LessThan13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan13~0_combout\ = ((!\VGA_controller|Hcount\(4) & !\VGA_controller|Hcount\(5))) # (!\VGA_controller|Hcount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Hcount\(4),
	datac => \VGA_controller|Hcount\(6),
	datad => \VGA_controller|Hcount\(5),
	combout => \RAM_controller|LessThan13~0_combout\);

-- Location: LCCOMB_X15_Y21_N8
\RAM_controller|LessThan13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan13~1_combout\ = (!\VGA_controller|Hcount\(7) & (!\VGA_controller|Hcount\(8) & (!\VGA_controller|Hcount\(9) & \RAM_controller|LessThan13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(7),
	datab => \VGA_controller|Hcount\(8),
	datac => \VGA_controller|Hcount\(9),
	datad => \RAM_controller|LessThan13~0_combout\,
	combout => \RAM_controller|LessThan13~1_combout\);

-- Location: LCCOMB_X15_Y21_N0
\RAM_controller|ReadEna~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|ReadEna~2_combout\ = (\RAM_controller|ReadEna~1_combout\ & (!\RAM_controller|LessThan13~1_combout\ & ((!\VGA_controller|Vcount\(8)) # (!\RAM_controller|LessThan19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan19~1_combout\,
	datab => \RAM_controller|ReadEna~1_combout\,
	datac => \RAM_controller|LessThan13~1_combout\,
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|ReadEna~2_combout\);

-- Location: LCCOMB_X16_Y21_N0
\RAM_controller|ReadEna~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|ReadEna~3_combout\ = (\RAM_controller|ReadEna~2_combout\ & ((\RAM_controller|LessThan15~0_combout\) # ((\VGA_controller|Vcount\(7)) # (!\RAM_controller|parity_check~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan15~0_combout\,
	datab => \RAM_controller|parity_check~6_combout\,
	datac => \RAM_controller|ReadEna~2_combout\,
	datad => \VGA_controller|Vcount\(7),
	combout => \RAM_controller|ReadEna~3_combout\);

-- Location: LCCOMB_X16_Y21_N14
\RAM_controller|readEna_32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_32~2_combout\ = (\RAM_controller|readEna_32~1_combout\ & \RAM_controller|ReadEna~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_32~1_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|readEna_32~2_combout\);

-- Location: LCCOMB_X11_Y22_N4
\RAM_controller|LessThan16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan16~0_combout\ = (\VGA_controller|Vcount\(7) & (\VGA_controller|Vcount\(4) & (\VGA_controller|Vcount\(6) & \VGA_controller|Vcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \VGA_controller|Vcount\(4),
	datac => \VGA_controller|Vcount\(6),
	datad => \VGA_controller|Vcount\(5),
	combout => \RAM_controller|LessThan16~0_combout\);

-- Location: LCCOMB_X10_Y22_N30
\RAM_controller|Add53~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add53~4_combout\ = (\VGA_controller|Vcount\(4) & \VGA_controller|Vcount\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Vcount\(4),
	datad => \VGA_controller|Vcount\(5),
	combout => \RAM_controller|Add53~4_combout\);

-- Location: FF_X10_Y22_N1
\VGA_controller|Vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(0),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(0));

-- Location: LCCOMB_X10_Y22_N6
\RAM_controller|Add40~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add40~1_cout\);

-- Location: LCCOMB_X10_Y22_N8
\RAM_controller|Add40~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~2_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Add40~1_cout\) # (GND))) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add40~1_cout\))
-- \RAM_controller|Add40~3\ = CARRY((\VGA_controller|Vcount\(1)) # (!\RAM_controller|Add40~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add40~1_cout\,
	combout => \RAM_controller|Add40~2_combout\,
	cout => \RAM_controller|Add40~3\);

-- Location: LCCOMB_X10_Y22_N10
\RAM_controller|Add40~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~4_combout\ = (\VGA_controller|Vcount\(2) & (!\RAM_controller|Add40~3\ & VCC)) # (!\VGA_controller|Vcount\(2) & (\RAM_controller|Add40~3\ $ (GND)))
-- \RAM_controller|Add40~5\ = CARRY((!\VGA_controller|Vcount\(2) & !\RAM_controller|Add40~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add40~3\,
	combout => \RAM_controller|Add40~4_combout\,
	cout => \RAM_controller|Add40~5\);

-- Location: LCCOMB_X10_Y22_N12
\RAM_controller|Add40~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~6_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Add40~5\) # (GND))) # (!\VGA_controller|Vcount\(3) & (!\RAM_controller|Add40~5\))
-- \RAM_controller|Add40~7\ = CARRY((\VGA_controller|Vcount\(3)) # (!\RAM_controller|Add40~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add40~5\,
	combout => \RAM_controller|Add40~6_combout\,
	cout => \RAM_controller|Add40~7\);

-- Location: LCCOMB_X10_Y22_N14
\RAM_controller|Add40~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~8_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add40~7\ $ (GND))) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add40~7\ & VCC))
-- \RAM_controller|Add40~9\ = CARRY((\VGA_controller|Vcount\(4) & !\RAM_controller|Add40~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add40~7\,
	combout => \RAM_controller|Add40~8_combout\,
	cout => \RAM_controller|Add40~9\);

-- Location: LCCOMB_X10_Y22_N16
\RAM_controller|Add40~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~10_combout\ = (\RAM_controller|Add40~9\ & (\VGA_controller|Vcount\(4) $ ((\VGA_controller|Vcount\(5))))) # (!\RAM_controller|Add40~9\ & ((\VGA_controller|Vcount\(4) $ (!\VGA_controller|Vcount\(5))) # (GND)))
-- \RAM_controller|Add40~11\ = CARRY((\VGA_controller|Vcount\(4) $ (\VGA_controller|Vcount\(5))) # (!\RAM_controller|Add40~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add40~9\,
	combout => \RAM_controller|Add40~10_combout\,
	cout => \RAM_controller|Add40~11\);

-- Location: LCCOMB_X10_Y22_N18
\RAM_controller|Add40~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~12_combout\ = (\RAM_controller|Add40~11\ & ((\VGA_controller|Vcount\(6) $ (!\RAM_controller|Add53~4_combout\)))) # (!\RAM_controller|Add40~11\ & (\VGA_controller|Vcount\(6) $ (\RAM_controller|Add53~4_combout\ $ (GND))))
-- \RAM_controller|Add40~13\ = CARRY((!\RAM_controller|Add40~11\ & (\VGA_controller|Vcount\(6) $ (!\RAM_controller|Add53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datab => \RAM_controller|Add53~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~11\,
	combout => \RAM_controller|Add40~12_combout\,
	cout => \RAM_controller|Add40~13\);

-- Location: LCCOMB_X10_Y22_N20
\RAM_controller|Add40~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~14_combout\ = (\RAM_controller|Add40~13\ & (\VGA_controller|Vcount\(7) $ ((\RAM_controller|Add53~0_combout\)))) # (!\RAM_controller|Add40~13\ & ((\VGA_controller|Vcount\(7) $ (!\RAM_controller|Add53~0_combout\)) # (GND)))
-- \RAM_controller|Add40~15\ = CARRY((\VGA_controller|Vcount\(7) $ (\RAM_controller|Add53~0_combout\)) # (!\RAM_controller|Add40~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \RAM_controller|Add53~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~13\,
	combout => \RAM_controller|Add40~14_combout\,
	cout => \RAM_controller|Add40~15\);

-- Location: LCCOMB_X10_Y22_N22
\RAM_controller|Add40~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~16_combout\ = (\RAM_controller|Add40~15\ & ((\RAM_controller|LessThan16~0_combout\ $ (\VGA_controller|Vcount\(8))))) # (!\RAM_controller|Add40~15\ & (\RAM_controller|LessThan16~0_combout\ $ (\VGA_controller|Vcount\(8) $ (VCC))))
-- \RAM_controller|Add40~17\ = CARRY((!\RAM_controller|Add40~15\ & (\RAM_controller|LessThan16~0_combout\ $ (\VGA_controller|Vcount\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan16~0_combout\,
	datab => \VGA_controller|Vcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add40~15\,
	combout => \RAM_controller|Add40~16_combout\,
	cout => \RAM_controller|Add40~17\);

-- Location: LCCOMB_X9_Y22_N0
\RAM_controller|Add41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~0_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add40~8_combout\ $ (VCC))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Add40~8_combout\ & VCC))
-- \RAM_controller|Add41~1\ = CARRY((\VGA_controller|Vcount\(0) & \RAM_controller|Add40~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add40~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add41~0_combout\,
	cout => \RAM_controller|Add41~1\);

-- Location: LCCOMB_X9_Y22_N2
\RAM_controller|Add41~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~2_combout\ = (\RAM_controller|Add40~10_combout\ & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Add41~1\ & VCC)) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add41~1\)))) # (!\RAM_controller|Add40~10_combout\ & 
-- ((\VGA_controller|Vcount\(1) & (!\RAM_controller|Add41~1\)) # (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Add41~1\) # (GND)))))
-- \RAM_controller|Add41~3\ = CARRY((\RAM_controller|Add40~10_combout\ & (!\VGA_controller|Vcount\(1) & !\RAM_controller|Add41~1\)) # (!\RAM_controller|Add40~10_combout\ & ((!\RAM_controller|Add41~1\) # (!\VGA_controller|Vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~10_combout\,
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add41~1\,
	combout => \RAM_controller|Add41~2_combout\,
	cout => \RAM_controller|Add41~3\);

-- Location: LCCOMB_X9_Y22_N4
\RAM_controller|Add41~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~4_combout\ = ((\RAM_controller|Add40~12_combout\ $ (\VGA_controller|Vcount\(2) $ (!\RAM_controller|Add41~3\)))) # (GND)
-- \RAM_controller|Add41~5\ = CARRY((\RAM_controller|Add40~12_combout\ & ((\VGA_controller|Vcount\(2)) # (!\RAM_controller|Add41~3\))) # (!\RAM_controller|Add40~12_combout\ & (\VGA_controller|Vcount\(2) & !\RAM_controller|Add41~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~12_combout\,
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add41~3\,
	combout => \RAM_controller|Add41~4_combout\,
	cout => \RAM_controller|Add41~5\);

-- Location: LCCOMB_X9_Y22_N6
\RAM_controller|Add41~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~6_combout\ = (\RAM_controller|Add40~14_combout\ & ((\VGA_controller|Vcount\(3) & (\RAM_controller|Add41~5\ & VCC)) # (!\VGA_controller|Vcount\(3) & (!\RAM_controller|Add41~5\)))) # (!\RAM_controller|Add40~14_combout\ & 
-- ((\VGA_controller|Vcount\(3) & (!\RAM_controller|Add41~5\)) # (!\VGA_controller|Vcount\(3) & ((\RAM_controller|Add41~5\) # (GND)))))
-- \RAM_controller|Add41~7\ = CARRY((\RAM_controller|Add40~14_combout\ & (!\VGA_controller|Vcount\(3) & !\RAM_controller|Add41~5\)) # (!\RAM_controller|Add40~14_combout\ & ((!\RAM_controller|Add41~5\) # (!\VGA_controller|Vcount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~14_combout\,
	datab => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add41~5\,
	combout => \RAM_controller|Add41~6_combout\,
	cout => \RAM_controller|Add41~7\);

-- Location: LCCOMB_X9_Y22_N8
\RAM_controller|Add41~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~8_combout\ = ((\RAM_controller|Add40~16_combout\ $ (\VGA_controller|Vcount\(4) $ (\RAM_controller|Add41~7\)))) # (GND)
-- \RAM_controller|Add41~9\ = CARRY((\RAM_controller|Add40~16_combout\ & ((!\RAM_controller|Add41~7\) # (!\VGA_controller|Vcount\(4)))) # (!\RAM_controller|Add40~16_combout\ & (!\VGA_controller|Vcount\(4) & !\RAM_controller|Add41~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~16_combout\,
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add41~7\,
	combout => \RAM_controller|Add41~8_combout\,
	cout => \RAM_controller|Add41~9\);

-- Location: LCCOMB_X14_Y21_N18
\RAM_controller|LessThan15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan15~1_combout\ = (\VGA_controller|Vcount\(3)) # ((\VGA_controller|Vcount\(9)) # ((\VGA_controller|Vcount\(1)) # (\VGA_controller|Vcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(9),
	datac => \VGA_controller|Vcount\(1),
	datad => \VGA_controller|Vcount\(2),
	combout => \RAM_controller|LessThan15~1_combout\);

-- Location: LCCOMB_X14_Y21_N16
\RAM_controller|LessThan15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan15~2_combout\ = ((\RAM_controller|LessThan15~1_combout\) # ((\VGA_controller|Vcount\(8)) # (\VGA_controller|Vcount\(7)))) # (!\RAM_controller|LessThan24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~0_combout\,
	datab => \RAM_controller|LessThan15~1_combout\,
	datac => \VGA_controller|Vcount\(8),
	datad => \VGA_controller|Vcount\(7),
	combout => \RAM_controller|LessThan15~2_combout\);

-- Location: LCCOMB_X15_Y21_N12
\RAM_controller|read_addressing~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~1_combout\ = (!\VGA_controller|Vcount\(9) & (\RAM_controller|LessThan24~2_combout\ & (\RAM_controller|LessThan15~2_combout\ & \RAM_controller|ReadEna~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|LessThan24~2_combout\,
	datac => \RAM_controller|LessThan15~2_combout\,
	datad => \RAM_controller|ReadEna~2_combout\,
	combout => \RAM_controller|read_addressing~1_combout\);

-- Location: LCCOMB_X12_Y22_N0
\RAM_controller|Add52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~0_combout\ = \VGA_controller|Vcount\(1) $ (VCC)
-- \RAM_controller|Add52~1\ = CARRY(\VGA_controller|Vcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datad => VCC,
	combout => \RAM_controller|Add52~0_combout\,
	cout => \RAM_controller|Add52~1\);

-- Location: LCCOMB_X12_Y22_N2
\RAM_controller|Add52~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~2_combout\ = (\VGA_controller|Vcount\(2) & (\RAM_controller|Add52~1\ & VCC)) # (!\VGA_controller|Vcount\(2) & (!\RAM_controller|Add52~1\))
-- \RAM_controller|Add52~3\ = CARRY((!\VGA_controller|Vcount\(2) & !\RAM_controller|Add52~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add52~1\,
	combout => \RAM_controller|Add52~2_combout\,
	cout => \RAM_controller|Add52~3\);

-- Location: LCCOMB_X12_Y22_N4
\RAM_controller|Add52~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~4_combout\ = (\VGA_controller|Vcount\(3) & ((GND) # (!\RAM_controller|Add52~3\))) # (!\VGA_controller|Vcount\(3) & (\RAM_controller|Add52~3\ $ (GND)))
-- \RAM_controller|Add52~5\ = CARRY((\VGA_controller|Vcount\(3)) # (!\RAM_controller|Add52~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add52~3\,
	combout => \RAM_controller|Add52~4_combout\,
	cout => \RAM_controller|Add52~5\);

-- Location: LCCOMB_X12_Y22_N6
\RAM_controller|Add52~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~6_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add52~5\ & VCC)) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add52~5\))
-- \RAM_controller|Add52~7\ = CARRY((!\VGA_controller|Vcount\(4) & !\RAM_controller|Add52~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add52~5\,
	combout => \RAM_controller|Add52~6_combout\,
	cout => \RAM_controller|Add52~7\);

-- Location: LCCOMB_X12_Y22_N8
\RAM_controller|Add52~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~8_combout\ = (\VGA_controller|Vcount\(5) & ((GND) # (!\RAM_controller|Add52~7\))) # (!\VGA_controller|Vcount\(5) & (\RAM_controller|Add52~7\ $ (GND)))
-- \RAM_controller|Add52~9\ = CARRY((\VGA_controller|Vcount\(5)) # (!\RAM_controller|Add52~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add52~7\,
	combout => \RAM_controller|Add52~8_combout\,
	cout => \RAM_controller|Add52~9\);

-- Location: LCCOMB_X12_Y22_N10
\RAM_controller|Add52~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~10_combout\ = (\VGA_controller|Vcount\(6) & (\RAM_controller|Add52~9\ & VCC)) # (!\VGA_controller|Vcount\(6) & (!\RAM_controller|Add52~9\))
-- \RAM_controller|Add52~11\ = CARRY((!\VGA_controller|Vcount\(6) & !\RAM_controller|Add52~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add52~9\,
	combout => \RAM_controller|Add52~10_combout\,
	cout => \RAM_controller|Add52~11\);

-- Location: LCCOMB_X12_Y22_N12
\RAM_controller|Add52~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~12_combout\ = (\VGA_controller|Vcount\(7) & ((GND) # (!\RAM_controller|Add52~11\))) # (!\VGA_controller|Vcount\(7) & (\RAM_controller|Add52~11\ $ (GND)))
-- \RAM_controller|Add52~13\ = CARRY((\VGA_controller|Vcount\(7)) # (!\RAM_controller|Add52~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add52~11\,
	combout => \RAM_controller|Add52~12_combout\,
	cout => \RAM_controller|Add52~13\);

-- Location: LCCOMB_X12_Y22_N14
\RAM_controller|Add52~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~14_combout\ = (\VGA_controller|Vcount\(8) & (\RAM_controller|Add52~13\ & VCC)) # (!\VGA_controller|Vcount\(8) & (!\RAM_controller|Add52~13\))
-- \RAM_controller|Add52~15\ = CARRY((!\VGA_controller|Vcount\(8) & !\RAM_controller|Add52~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add52~13\,
	combout => \RAM_controller|Add52~14_combout\,
	cout => \RAM_controller|Add52~15\);

-- Location: LCCOMB_X11_Y21_N0
\RAM_controller|Add29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add29~1_cout\);

-- Location: LCCOMB_X11_Y21_N2
\RAM_controller|Add29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~2_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Add29~1_cout\) # (GND))) # (!\RAM_controller|Add52~0_combout\ & (!\RAM_controller|Add29~1_cout\))
-- \RAM_controller|Add29~3\ = CARRY((\RAM_controller|Add52~0_combout\) # (!\RAM_controller|Add29~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add52~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~1_cout\,
	combout => \RAM_controller|Add29~2_combout\,
	cout => \RAM_controller|Add29~3\);

-- Location: LCCOMB_X11_Y21_N4
\RAM_controller|Add29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~4_combout\ = (\RAM_controller|Add52~2_combout\ & (!\RAM_controller|Add29~3\ & VCC)) # (!\RAM_controller|Add52~2_combout\ & (\RAM_controller|Add29~3\ $ (GND)))
-- \RAM_controller|Add29~5\ = CARRY((!\RAM_controller|Add52~2_combout\ & !\RAM_controller|Add29~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~3\,
	combout => \RAM_controller|Add29~4_combout\,
	cout => \RAM_controller|Add29~5\);

-- Location: LCCOMB_X11_Y21_N6
\RAM_controller|Add29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~6_combout\ = (\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Add29~5\) # (GND))) # (!\RAM_controller|Add52~4_combout\ & (!\RAM_controller|Add29~5\))
-- \RAM_controller|Add29~7\ = CARRY((\RAM_controller|Add52~4_combout\) # (!\RAM_controller|Add29~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add52~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~5\,
	combout => \RAM_controller|Add29~6_combout\,
	cout => \RAM_controller|Add29~7\);

-- Location: LCCOMB_X11_Y21_N8
\RAM_controller|Add29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~8_combout\ = (\RAM_controller|Add52~6_combout\ & (!\RAM_controller|Add29~7\ & VCC)) # (!\RAM_controller|Add52~6_combout\ & (\RAM_controller|Add29~7\ $ (GND)))
-- \RAM_controller|Add29~9\ = CARRY((!\RAM_controller|Add52~6_combout\ & !\RAM_controller|Add29~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add52~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~7\,
	combout => \RAM_controller|Add29~8_combout\,
	cout => \RAM_controller|Add29~9\);

-- Location: LCCOMB_X11_Y21_N10
\RAM_controller|Add29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~10_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Add29~9\) # (GND))) # (!\RAM_controller|Add52~8_combout\ & (!\RAM_controller|Add29~9\))
-- \RAM_controller|Add29~11\ = CARRY((\RAM_controller|Add52~8_combout\) # (!\RAM_controller|Add29~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~9\,
	combout => \RAM_controller|Add29~10_combout\,
	cout => \RAM_controller|Add29~11\);

-- Location: LCCOMB_X11_Y21_N12
\RAM_controller|Add29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~12_combout\ = (\RAM_controller|Add52~10_combout\ & (!\RAM_controller|Add29~11\ & VCC)) # (!\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add29~11\ $ (GND)))
-- \RAM_controller|Add29~13\ = CARRY((!\RAM_controller|Add52~10_combout\ & !\RAM_controller|Add29~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add52~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~11\,
	combout => \RAM_controller|Add29~12_combout\,
	cout => \RAM_controller|Add29~13\);

-- Location: LCCOMB_X11_Y21_N14
\RAM_controller|Add29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~14_combout\ = (\RAM_controller|Add52~12_combout\ & ((\RAM_controller|Add29~13\) # (GND))) # (!\RAM_controller|Add52~12_combout\ & (!\RAM_controller|Add29~13\))
-- \RAM_controller|Add29~15\ = CARRY((\RAM_controller|Add52~12_combout\) # (!\RAM_controller|Add29~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add52~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~13\,
	combout => \RAM_controller|Add29~14_combout\,
	cout => \RAM_controller|Add29~15\);

-- Location: LCCOMB_X11_Y21_N16
\RAM_controller|Add29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~16_combout\ = (\RAM_controller|Add52~14_combout\ & (!\RAM_controller|Add29~15\ & VCC)) # (!\RAM_controller|Add52~14_combout\ & (\RAM_controller|Add29~15\ $ (GND)))
-- \RAM_controller|Add29~17\ = CARRY((!\RAM_controller|Add52~14_combout\ & !\RAM_controller|Add29~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add52~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~15\,
	combout => \RAM_controller|Add29~16_combout\,
	cout => \RAM_controller|Add29~17\);

-- Location: LCCOMB_X10_Y21_N0
\RAM_controller|Add30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~0_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add29~8_combout\ $ (VCC))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Add29~8_combout\ & VCC))
-- \RAM_controller|Add30~1\ = CARRY((\VGA_controller|Vcount\(0) & \RAM_controller|Add29~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add29~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add30~0_combout\,
	cout => \RAM_controller|Add30~1\);

-- Location: LCCOMB_X10_Y21_N2
\RAM_controller|Add30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~2_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Add29~10_combout\ & (\RAM_controller|Add30~1\ & VCC)) # (!\RAM_controller|Add29~10_combout\ & (!\RAM_controller|Add30~1\)))) # (!\RAM_controller|Add52~0_combout\ & 
-- ((\RAM_controller|Add29~10_combout\ & (!\RAM_controller|Add30~1\)) # (!\RAM_controller|Add29~10_combout\ & ((\RAM_controller|Add30~1\) # (GND)))))
-- \RAM_controller|Add30~3\ = CARRY((\RAM_controller|Add52~0_combout\ & (!\RAM_controller|Add29~10_combout\ & !\RAM_controller|Add30~1\)) # (!\RAM_controller|Add52~0_combout\ & ((!\RAM_controller|Add30~1\) # (!\RAM_controller|Add29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~0_combout\,
	datab => \RAM_controller|Add29~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~1\,
	combout => \RAM_controller|Add30~2_combout\,
	cout => \RAM_controller|Add30~3\);

-- Location: LCCOMB_X10_Y21_N4
\RAM_controller|Add30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~4_combout\ = ((\RAM_controller|Add52~2_combout\ $ (\RAM_controller|Add29~12_combout\ $ (!\RAM_controller|Add30~3\)))) # (GND)
-- \RAM_controller|Add30~5\ = CARRY((\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add29~12_combout\) # (!\RAM_controller|Add30~3\))) # (!\RAM_controller|Add52~2_combout\ & (\RAM_controller|Add29~12_combout\ & !\RAM_controller|Add30~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add29~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~3\,
	combout => \RAM_controller|Add30~4_combout\,
	cout => \RAM_controller|Add30~5\);

-- Location: LCCOMB_X10_Y21_N6
\RAM_controller|Add30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~6_combout\ = (\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Add29~14_combout\ & (\RAM_controller|Add30~5\ & VCC)) # (!\RAM_controller|Add29~14_combout\ & (!\RAM_controller|Add30~5\)))) # (!\RAM_controller|Add52~4_combout\ & 
-- ((\RAM_controller|Add29~14_combout\ & (!\RAM_controller|Add30~5\)) # (!\RAM_controller|Add29~14_combout\ & ((\RAM_controller|Add30~5\) # (GND)))))
-- \RAM_controller|Add30~7\ = CARRY((\RAM_controller|Add52~4_combout\ & (!\RAM_controller|Add29~14_combout\ & !\RAM_controller|Add30~5\)) # (!\RAM_controller|Add52~4_combout\ & ((!\RAM_controller|Add30~5\) # (!\RAM_controller|Add29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Add29~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~5\,
	combout => \RAM_controller|Add30~6_combout\,
	cout => \RAM_controller|Add30~7\);

-- Location: LCCOMB_X10_Y21_N8
\RAM_controller|Add30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~8_combout\ = ((\RAM_controller|Add29~16_combout\ $ (\RAM_controller|Add52~6_combout\ $ (!\RAM_controller|Add30~7\)))) # (GND)
-- \RAM_controller|Add30~9\ = CARRY((\RAM_controller|Add29~16_combout\ & ((\RAM_controller|Add52~6_combout\) # (!\RAM_controller|Add30~7\))) # (!\RAM_controller|Add29~16_combout\ & (\RAM_controller|Add52~6_combout\ & !\RAM_controller|Add30~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add29~16_combout\,
	datab => \RAM_controller|Add52~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~7\,
	combout => \RAM_controller|Add30~8_combout\,
	cout => \RAM_controller|Add30~9\);

-- Location: LCCOMB_X10_Y21_N16
\RAM_controller|Add41~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~13_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add30~8_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add41~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add41~8_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|Add30~8_combout\,
	combout => \RAM_controller|Add41~13_combout\);

-- Location: LCCOMB_X10_Y21_N22
\RAM_controller|Add41~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~14_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~6_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add41~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add30~6_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|Add41~6_combout\,
	combout => \RAM_controller|Add41~14_combout\);

-- Location: LCCOMB_X10_Y21_N28
\RAM_controller|Add41~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~15_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~4_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add41~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add30~4_combout\,
	datad => \RAM_controller|Add41~4_combout\,
	combout => \RAM_controller|Add41~15_combout\);

-- Location: LCCOMB_X10_Y21_N18
\RAM_controller|Add41~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~16_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add30~2_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add41~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add41~2_combout\,
	datad => \RAM_controller|Add30~2_combout\,
	combout => \RAM_controller|Add41~16_combout\);

-- Location: LCCOMB_X15_Y21_N2
\RAM_controller|Add43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~0_combout\ = \VGA_controller|Hcount\(9) $ (((\VGA_controller|Hcount\(7)) # ((\VGA_controller|Hcount\(8)) # (!\RAM_controller|LessThan13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(7),
	datab => \VGA_controller|Hcount\(9),
	datac => \VGA_controller|Hcount\(8),
	datad => \RAM_controller|LessThan13~0_combout\,
	combout => \RAM_controller|Add43~0_combout\);

-- Location: LCCOMB_X10_Y21_N20
\RAM_controller|Add41~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~17_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~0_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add30~0_combout\,
	datab => \RAM_controller|Add41~0_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add41~17_combout\);

-- Location: LCCOMB_X11_Y21_N22
\RAM_controller|Add31~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~20_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add29~6_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add40~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~6_combout\,
	datac => \RAM_controller|Add29~6_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add31~20_combout\);

-- Location: LCCOMB_X14_Y20_N24
\RAM_controller|Add43~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~1_combout\ = \VGA_controller|Hcount\(8) $ (((\VGA_controller|Hcount\(7)) # (!\RAM_controller|LessThan13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(8),
	datac => \RAM_controller|LessThan13~0_combout\,
	datad => \VGA_controller|Hcount\(7),
	combout => \RAM_controller|Add43~1_combout\);

-- Location: LCCOMB_X10_Y21_N14
\RAM_controller|Add31~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~21_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add29~4_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add40~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add40~4_combout\,
	datac => \RAM_controller|Add29~4_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add31~21_combout\);

-- Location: LCCOMB_X15_Y21_N24
\RAM_controller|Add43~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~2_combout\ = \VGA_controller|Hcount\(7) $ (((\VGA_controller|Hcount\(6) & ((\VGA_controller|Hcount\(5)) # (\VGA_controller|Hcount\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(5),
	datab => \VGA_controller|Hcount\(6),
	datac => \VGA_controller|Hcount\(4),
	datad => \VGA_controller|Hcount\(7),
	combout => \RAM_controller|Add43~2_combout\);

-- Location: LCCOMB_X10_Y21_N24
\RAM_controller|Add31~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~22_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add29~2_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add40~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add29~2_combout\,
	datac => \RAM_controller|Add40~2_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add31~22_combout\);

-- Location: LCCOMB_X14_Y21_N28
\RAM_controller|Add43~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~3_combout\ = \VGA_controller|Hcount\(6) $ (((\VGA_controller|Hcount\(5)) # (\VGA_controller|Hcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Hcount\(5),
	datac => \VGA_controller|Hcount\(6),
	datad => \VGA_controller|Hcount\(4),
	combout => \RAM_controller|Add43~3_combout\);

-- Location: LCCOMB_X14_Y21_N2
\RAM_controller|Add43~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~4_combout\ = \VGA_controller|Hcount\(5) $ (\VGA_controller|Hcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Hcount\(5),
	datad => \VGA_controller|Hcount\(4),
	combout => \RAM_controller|Add43~4_combout\);

-- Location: LCCOMB_X9_Y21_N0
\RAM_controller|Add31~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~23_combout\ = (\RAM_controller|Add43~4_combout\ & (\VGA_controller|Vcount\(0) & VCC)) # (!\RAM_controller|Add43~4_combout\ & (\VGA_controller|Vcount\(0) $ (VCC)))
-- \RAM_controller|Add31~24\ = CARRY((!\RAM_controller|Add43~4_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~4_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add31~23_combout\,
	cout => \RAM_controller|Add31~24\);

-- Location: LCCOMB_X9_Y21_N2
\RAM_controller|Add31~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~25_combout\ = (\RAM_controller|Add31~22_combout\ & ((\RAM_controller|Add43~3_combout\ & (\RAM_controller|Add31~24\ & VCC)) # (!\RAM_controller|Add43~3_combout\ & (!\RAM_controller|Add31~24\)))) # (!\RAM_controller|Add31~22_combout\ & 
-- ((\RAM_controller|Add43~3_combout\ & (!\RAM_controller|Add31~24\)) # (!\RAM_controller|Add43~3_combout\ & ((\RAM_controller|Add31~24\) # (GND)))))
-- \RAM_controller|Add31~26\ = CARRY((\RAM_controller|Add31~22_combout\ & (!\RAM_controller|Add43~3_combout\ & !\RAM_controller|Add31~24\)) # (!\RAM_controller|Add31~22_combout\ & ((!\RAM_controller|Add31~24\) # (!\RAM_controller|Add43~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~22_combout\,
	datab => \RAM_controller|Add43~3_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~24\,
	combout => \RAM_controller|Add31~25_combout\,
	cout => \RAM_controller|Add31~26\);

-- Location: LCCOMB_X9_Y21_N4
\RAM_controller|Add31~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~27_combout\ = ((\RAM_controller|Add31~21_combout\ $ (\RAM_controller|Add43~2_combout\ $ (\RAM_controller|Add31~26\)))) # (GND)
-- \RAM_controller|Add31~28\ = CARRY((\RAM_controller|Add31~21_combout\ & ((!\RAM_controller|Add31~26\) # (!\RAM_controller|Add43~2_combout\))) # (!\RAM_controller|Add31~21_combout\ & (!\RAM_controller|Add43~2_combout\ & !\RAM_controller|Add31~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~21_combout\,
	datab => \RAM_controller|Add43~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~26\,
	combout => \RAM_controller|Add31~27_combout\,
	cout => \RAM_controller|Add31~28\);

-- Location: LCCOMB_X9_Y21_N6
\RAM_controller|Add31~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~29_combout\ = (\RAM_controller|Add31~20_combout\ & ((\RAM_controller|Add43~1_combout\ & (!\RAM_controller|Add31~28\)) # (!\RAM_controller|Add43~1_combout\ & (\RAM_controller|Add31~28\ & VCC)))) # (!\RAM_controller|Add31~20_combout\ & 
-- ((\RAM_controller|Add43~1_combout\ & ((\RAM_controller|Add31~28\) # (GND))) # (!\RAM_controller|Add43~1_combout\ & (!\RAM_controller|Add31~28\))))
-- \RAM_controller|Add31~30\ = CARRY((\RAM_controller|Add31~20_combout\ & (\RAM_controller|Add43~1_combout\ & !\RAM_controller|Add31~28\)) # (!\RAM_controller|Add31~20_combout\ & ((\RAM_controller|Add43~1_combout\) # (!\RAM_controller|Add31~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~20_combout\,
	datab => \RAM_controller|Add43~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~28\,
	combout => \RAM_controller|Add31~29_combout\,
	cout => \RAM_controller|Add31~30\);

-- Location: LCCOMB_X9_Y21_N8
\RAM_controller|Add31~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~31_combout\ = ((\RAM_controller|Add43~0_combout\ $ (\RAM_controller|Add41~17_combout\ $ (\RAM_controller|Add31~30\)))) # (GND)
-- \RAM_controller|Add31~32\ = CARRY((\RAM_controller|Add43~0_combout\ & (\RAM_controller|Add41~17_combout\ & !\RAM_controller|Add31~30\)) # (!\RAM_controller|Add43~0_combout\ & ((\RAM_controller|Add41~17_combout\) # (!\RAM_controller|Add31~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~0_combout\,
	datab => \RAM_controller|Add41~17_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~30\,
	combout => \RAM_controller|Add31~31_combout\,
	cout => \RAM_controller|Add31~32\);

-- Location: LCCOMB_X9_Y21_N10
\RAM_controller|Add31~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~33_combout\ = (\RAM_controller|Add41~16_combout\ & (!\RAM_controller|Add31~32\)) # (!\RAM_controller|Add41~16_combout\ & ((\RAM_controller|Add31~32\) # (GND)))
-- \RAM_controller|Add31~34\ = CARRY((!\RAM_controller|Add31~32\) # (!\RAM_controller|Add41~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add41~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~32\,
	combout => \RAM_controller|Add31~33_combout\,
	cout => \RAM_controller|Add31~34\);

-- Location: LCCOMB_X9_Y21_N12
\RAM_controller|Add31~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~35_combout\ = (\RAM_controller|Add41~15_combout\ & (\RAM_controller|Add31~34\ $ (GND))) # (!\RAM_controller|Add41~15_combout\ & (!\RAM_controller|Add31~34\ & VCC))
-- \RAM_controller|Add31~36\ = CARRY((\RAM_controller|Add41~15_combout\ & !\RAM_controller|Add31~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add41~15_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~34\,
	combout => \RAM_controller|Add31~35_combout\,
	cout => \RAM_controller|Add31~36\);

-- Location: LCCOMB_X9_Y21_N14
\RAM_controller|Add31~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~37_combout\ = (\RAM_controller|Add41~14_combout\ & (!\RAM_controller|Add31~36\)) # (!\RAM_controller|Add41~14_combout\ & ((\RAM_controller|Add31~36\) # (GND)))
-- \RAM_controller|Add31~38\ = CARRY((!\RAM_controller|Add31~36\) # (!\RAM_controller|Add41~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add41~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~36\,
	combout => \RAM_controller|Add31~37_combout\,
	cout => \RAM_controller|Add31~38\);

-- Location: LCCOMB_X9_Y21_N16
\RAM_controller|Add31~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~39_combout\ = (\RAM_controller|Add41~13_combout\ & (\RAM_controller|Add31~38\ $ (GND))) # (!\RAM_controller|Add41~13_combout\ & (!\RAM_controller|Add31~38\ & VCC))
-- \RAM_controller|Add31~40\ = CARRY((\RAM_controller|Add41~13_combout\ & !\RAM_controller|Add31~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add41~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~38\,
	combout => \RAM_controller|Add31~39_combout\,
	cout => \RAM_controller|Add31~40\);

-- Location: LCCOMB_X15_Y22_N8
\RAM_controller|LessThan22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan22~0_combout\ = (\VGA_controller|Vcount\(8) & ((\VGA_controller|Vcount\(7)) # ((\VGA_controller|Vcount\(3) & \RAM_controller|Add53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \VGA_controller|Vcount\(3),
	datac => \VGA_controller|Vcount\(8),
	datad => \RAM_controller|Add53~0_combout\,
	combout => \RAM_controller|LessThan22~0_combout\);

-- Location: LCCOMB_X9_Y21_N30
\RAM_controller|Add31~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~48_combout\ = (\RAM_controller|Add31~39_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|LessThan22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|Add31~39_combout\,
	datac => \RAM_controller|LessThan22~0_combout\,
	datad => \RAM_controller|LessThan24~2_combout\,
	combout => \RAM_controller|Add31~48_combout\);

-- Location: LCCOMB_X11_Y22_N0
\RAM_controller|LessThan21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan21~0_combout\ = (\VGA_controller|Vcount\(6)) # ((\VGA_controller|Vcount\(3) & (\RAM_controller|Add53~4_combout\ & \VGA_controller|Vcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Add53~4_combout\,
	datac => \VGA_controller|Vcount\(2),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|LessThan21~0_combout\);

-- Location: LCCOMB_X11_Y22_N6
\RAM_controller|LessThan21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan21~1_combout\ = (\VGA_controller|Vcount\(7) & (\RAM_controller|LessThan21~0_combout\ & \VGA_controller|Vcount\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \RAM_controller|LessThan21~0_combout\,
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|LessThan21~1_combout\);

-- Location: LCCOMB_X11_Y22_N28
\RAM_controller|readDir_16[14]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[14]~2_combout\ = (\RAM_controller|LessThan23~1_combout\) # ((!\RAM_controller|LessThan21~1_combout\ & ((\VGA_controller|Vcount\(8)) # (\RAM_controller|LessThan16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(8),
	datab => \RAM_controller|LessThan16~0_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|LessThan21~1_combout\,
	combout => \RAM_controller|readDir_16[14]~2_combout\);

-- Location: LCCOMB_X15_Y22_N18
\RAM_controller|readDir_32[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[0]~0_combout\ = (\RAM_controller|ReadEna~3_combout\ & ((\RAM_controller|LessThan24~2_combout\) # (\RAM_controller|readDir_16[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|LessThan24~2_combout\,
	datac => \RAM_controller|readDir_16[14]~2_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|readDir_32[0]~0_combout\);

-- Location: CLKCTRL_G14
\RAM_controller|readDir_32[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|readDir_32[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|readDir_32[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X16_Y21_N26
\RAM_controller|readDir_32[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(13) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|Add31~48_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(13),
	datac => \RAM_controller|Add31~48_combout\,
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(13));

-- Location: LCCOMB_X12_Y22_N16
\RAM_controller|Add52~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add52~16_combout\ = \VGA_controller|Vcount\(9) $ (\RAM_controller|Add52~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	cin => \RAM_controller|Add52~15\,
	combout => \RAM_controller|Add52~16_combout\);

-- Location: LCCOMB_X11_Y21_N18
\RAM_controller|Add29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~18_combout\ = (\RAM_controller|Add52~16_combout\ & ((\RAM_controller|Add29~17\) # (GND))) # (!\RAM_controller|Add52~16_combout\ & (!\RAM_controller|Add29~17\))
-- \RAM_controller|Add29~19\ = CARRY((\RAM_controller|Add52~16_combout\) # (!\RAM_controller|Add29~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~17\,
	combout => \RAM_controller|Add29~18_combout\,
	cout => \RAM_controller|Add29~19\);

-- Location: LCCOMB_X10_Y21_N10
\RAM_controller|Add30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~10_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Add29~18_combout\ & (\RAM_controller|Add30~9\ & VCC)) # (!\RAM_controller|Add29~18_combout\ & (!\RAM_controller|Add30~9\)))) # (!\RAM_controller|Add52~8_combout\ & 
-- ((\RAM_controller|Add29~18_combout\ & (!\RAM_controller|Add30~9\)) # (!\RAM_controller|Add29~18_combout\ & ((\RAM_controller|Add30~9\) # (GND)))))
-- \RAM_controller|Add30~11\ = CARRY((\RAM_controller|Add52~8_combout\ & (!\RAM_controller|Add29~18_combout\ & !\RAM_controller|Add30~9\)) # (!\RAM_controller|Add52~8_combout\ & ((!\RAM_controller|Add30~9\) # (!\RAM_controller|Add29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Add29~18_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~9\,
	combout => \RAM_controller|Add30~10_combout\,
	cout => \RAM_controller|Add30~11\);

-- Location: LCCOMB_X10_Y22_N2
\RAM_controller|Add53~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add53~2_combout\ = \VGA_controller|Vcount\(4) $ (\VGA_controller|Vcount\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datad => \VGA_controller|Vcount\(5),
	combout => \RAM_controller|Add53~2_combout\);

-- Location: LCCOMB_X11_Y22_N2
\RAM_controller|LessThan16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan16~1_combout\ = (\VGA_controller|Vcount\(8)) # ((\VGA_controller|Vcount\(7) & \RAM_controller|Add53~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \RAM_controller|Add53~0_combout\,
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|LessThan16~1_combout\);

-- Location: LCCOMB_X10_Y22_N24
\RAM_controller|Add40~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~18_combout\ = (\RAM_controller|Add40~17\ & (\VGA_controller|Vcount\(9) $ ((!\RAM_controller|LessThan16~1_combout\)))) # (!\RAM_controller|Add40~17\ & ((\VGA_controller|Vcount\(9) $ (\RAM_controller|LessThan16~1_combout\)) # (GND)))
-- \RAM_controller|Add40~19\ = CARRY((\VGA_controller|Vcount\(9) $ (!\RAM_controller|LessThan16~1_combout\)) # (!\RAM_controller|Add40~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|LessThan16~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~17\,
	combout => \RAM_controller|Add40~18_combout\,
	cout => \RAM_controller|Add40~19\);

-- Location: LCCOMB_X9_Y22_N10
\RAM_controller|Add41~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~10_combout\ = (\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Add40~18_combout\ & (\RAM_controller|Add41~9\ & VCC)) # (!\RAM_controller|Add40~18_combout\ & (!\RAM_controller|Add41~9\)))) # (!\RAM_controller|Add53~2_combout\ & 
-- ((\RAM_controller|Add40~18_combout\ & (!\RAM_controller|Add41~9\)) # (!\RAM_controller|Add40~18_combout\ & ((\RAM_controller|Add41~9\) # (GND)))))
-- \RAM_controller|Add41~11\ = CARRY((\RAM_controller|Add53~2_combout\ & (!\RAM_controller|Add40~18_combout\ & !\RAM_controller|Add41~9\)) # (!\RAM_controller|Add53~2_combout\ & ((!\RAM_controller|Add41~9\) # (!\RAM_controller|Add40~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Add40~18_combout\,
	datad => VCC,
	cin => \RAM_controller|Add41~9\,
	combout => \RAM_controller|Add41~10_combout\,
	cout => \RAM_controller|Add41~11\);

-- Location: LCCOMB_X10_Y21_N26
\RAM_controller|Add41~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~12_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~10_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add41~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add30~10_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|Add41~10_combout\,
	combout => \RAM_controller|Add41~12_combout\);

-- Location: LCCOMB_X9_Y21_N18
\RAM_controller|Add31~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~41_combout\ = (\RAM_controller|Add41~12_combout\ & (!\RAM_controller|Add31~40\)) # (!\RAM_controller|Add41~12_combout\ & ((\RAM_controller|Add31~40\) # (GND)))
-- \RAM_controller|Add31~42\ = CARRY((!\RAM_controller|Add31~40\) # (!\RAM_controller|Add41~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add41~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~40\,
	combout => \RAM_controller|Add31~41_combout\,
	cout => \RAM_controller|Add31~42\);

-- Location: LCCOMB_X9_Y21_N26
\RAM_controller|Add31~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~46_combout\ = (\RAM_controller|Add31~41_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|LessThan22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~2_combout\,
	datab => \RAM_controller|LessThan23~1_combout\,
	datac => \RAM_controller|LessThan22~0_combout\,
	datad => \RAM_controller|Add31~41_combout\,
	combout => \RAM_controller|Add31~46_combout\);

-- Location: LCCOMB_X16_Y21_N16
\RAM_controller|readDir_32[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(14) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|Add31~46_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(14),
	datac => \RAM_controller|Add31~46_combout\,
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(14));

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X11_Y21_N20
\RAM_controller|Add29~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~20_combout\ = \RAM_controller|Add29~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RAM_controller|Add29~19\,
	combout => \RAM_controller|Add29~20_combout\);

-- Location: LCCOMB_X10_Y21_N12
\RAM_controller|Add30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~12_combout\ = \RAM_controller|Add29~20_combout\ $ (\RAM_controller|Add30~11\ $ (!\RAM_controller|Add52~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add29~20_combout\,
	datad => \RAM_controller|Add52~10_combout\,
	cin => \RAM_controller|Add30~11\,
	combout => \RAM_controller|Add30~12_combout\);

-- Location: LCCOMB_X10_Y22_N26
\RAM_controller|Add40~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~20_combout\ = \RAM_controller|Add40~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RAM_controller|Add40~19\,
	combout => \RAM_controller|Add40~20_combout\);

-- Location: LCCOMB_X10_Y22_N4
\RAM_controller|Add53~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add53~1_combout\ = \VGA_controller|Vcount\(6) $ (((\VGA_controller|Vcount\(5) & \VGA_controller|Vcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datab => \VGA_controller|Vcount\(5),
	datad => \VGA_controller|Vcount\(4),
	combout => \RAM_controller|Add53~1_combout\);

-- Location: LCCOMB_X9_Y22_N12
\RAM_controller|Add41~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~18_combout\ = \RAM_controller|Add40~20_combout\ $ (\RAM_controller|Add41~11\ $ (!\RAM_controller|Add53~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~20_combout\,
	datad => \RAM_controller|Add53~1_combout\,
	cin => \RAM_controller|Add41~11\,
	combout => \RAM_controller|Add41~18_combout\);

-- Location: LCCOMB_X10_Y21_N30
\RAM_controller|Add41~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~20_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~12_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add41~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add30~12_combout\,
	datab => \RAM_controller|Add41~18_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add41~20_combout\);

-- Location: LCCOMB_X9_Y21_N20
\RAM_controller|Add31~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~43_combout\ = \RAM_controller|Add41~20_combout\ $ (!\RAM_controller|Add31~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add41~20_combout\,
	cin => \RAM_controller|Add31~42\,
	combout => \RAM_controller|Add31~43_combout\);

-- Location: LCCOMB_X9_Y21_N24
\RAM_controller|Add31~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~47_combout\ = (\RAM_controller|Add31~43_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan22~0_combout\ & !\RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~2_combout\,
	datab => \RAM_controller|LessThan22~0_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|Add31~43_combout\,
	combout => \RAM_controller|Add31~47_combout\);

-- Location: LCCOMB_X16_Y21_N6
\RAM_controller|readDir_32[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(15) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|Add31~47_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(15),
	datac => \RAM_controller|Add31~47_combout\,
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(15));

-- Location: LCCOMB_X16_Y21_N30
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_32\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_32\(15),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\);

-- Location: FF_X16_Y21_N15
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|readEna_32~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X16_Y21_N24
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~q\) # ((\RAM_controller|readEna_32~1_combout\ & \RAM_controller|ReadEna~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_32~1_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~q\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\);

-- Location: LCCOMB_X16_Y21_N20
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\ = (\RAM_controller|readDir_32\(13) & (\RAM_controller|readDir_32\(14) & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(13),
	datab => \RAM_controller|readDir_32\(14),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\);

-- Location: IOIBUF_X0_Y23_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X20_Y16_N30
\RAM_controller|writeDir_32[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[0]~2_combout\ = (\RAM_controller|writeDir_32[5]~0_combout\ & \RAM_controller|h_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_32[5]~0_combout\,
	datad => \RAM_controller|h_count_write\(0),
	combout => \RAM_controller|writeDir_32[0]~2_combout\);

-- Location: LCCOMB_X21_Y16_N8
\RAM_controller|writeDir_32[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(0) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32[0]~2_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32[0]~2_combout\,
	datac => \RAM_controller|writeDir_32\(0),
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(0));

-- Location: LCCOMB_X21_Y16_N2
\RAM_controller|writeDir_32[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[1]~3_combout\ = (\RAM_controller|h_count_write\(1) & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(1),
	datac => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|writeDir_32[1]~3_combout\);

-- Location: LCCOMB_X21_Y16_N30
\RAM_controller|writeDir_32[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(1) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32[1]~3_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32[1]~3_combout\,
	datac => \RAM_controller|writeDir_32\(1),
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(1));

-- Location: LCCOMB_X22_Y16_N6
\RAM_controller|writeDir_32[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[2]~4_combout\ = (\RAM_controller|writeDir_32[5]~0_combout\ & \RAM_controller|h_count_write\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_32[5]~0_combout\,
	datad => \RAM_controller|h_count_write\(2),
	combout => \RAM_controller|writeDir_32[2]~4_combout\);

-- Location: LCCOMB_X22_Y16_N16
\RAM_controller|writeDir_32[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(2) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32[2]~4_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(2),
	datac => \RAM_controller|writeDir_32[2]~4_combout\,
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(2));

-- Location: LCCOMB_X17_Y14_N16
\RAM_controller|writeDir_32[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[3]~5_combout\ = (\RAM_controller|h_count_write\(3) & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|h_count_write\(3),
	datad => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|writeDir_32[3]~5_combout\);

-- Location: LCCOMB_X17_Y14_N14
\RAM_controller|writeDir_32[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(3) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32[3]~5_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(3),
	datac => \RAM_controller|writeDir_32[3]~5_combout\,
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(3));

-- Location: LCCOMB_X17_Y14_N2
\RAM_controller|writeDir_32[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[4]~6_combout\ = (\RAM_controller|h_count_write\(4)) # (!\RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|h_count_write\(4),
	datad => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|writeDir_32[4]~6_combout\);

-- Location: LCCOMB_X17_Y14_N24
\RAM_controller|writeDir_32[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(4) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((!\RAM_controller|writeDir_32[4]~6_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(4),
	datac => \RAM_controller|writeDir_32[4]~6_combout\,
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(4));

-- Location: LCCOMB_X17_Y14_N4
\RAM_controller|Add5~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~28_combout\ = (\RAM_controller|writeDir_32[5]~0_combout\ & \RAM_controller|Add5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_32[5]~0_combout\,
	datad => \RAM_controller|Add5~3_combout\,
	combout => \RAM_controller|Add5~28_combout\);

-- Location: LCCOMB_X17_Y14_N22
\RAM_controller|writeDir_32[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(5) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|Add5~28_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add5~28_combout\,
	datac => \RAM_controller|writeDir_32\(5),
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(5));

-- Location: LCCOMB_X17_Y14_N10
\RAM_controller|Add5~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~29_combout\ = (\RAM_controller|Add5~5_combout\ & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~5_combout\,
	datad => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|Add5~29_combout\);

-- Location: LCCOMB_X17_Y14_N8
\RAM_controller|writeDir_32[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(6) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|Add5~29_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add5~29_combout\,
	datac => \RAM_controller|writeDir_32\(6),
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(6));

-- Location: LCCOMB_X17_Y14_N12
\RAM_controller|Add5~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~30_combout\ = (\RAM_controller|Add5~7_combout\ & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~7_combout\,
	datad => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|Add5~30_combout\);

-- Location: LCCOMB_X17_Y14_N30
\RAM_controller|writeDir_32[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(7) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|Add5~30_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(7),
	datac => \RAM_controller|Add5~30_combout\,
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(7));

-- Location: LCCOMB_X16_Y12_N22
\RAM_controller|Add5~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~31_combout\ = (\RAM_controller|Add5~9_combout\ & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~9_combout\,
	datad => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|Add5~31_combout\);

-- Location: LCCOMB_X16_Y12_N26
\RAM_controller|writeDir_32[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(8) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|Add5~31_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(8),
	datac => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~31_combout\,
	combout => \RAM_controller|writeDir_32\(8));

-- Location: LCCOMB_X17_Y14_N6
\RAM_controller|Add5~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~32_combout\ = (\RAM_controller|Add5~11_combout\ & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add5~11_combout\,
	datad => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|Add5~32_combout\);

-- Location: LCCOMB_X17_Y14_N20
\RAM_controller|writeDir_32[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(9) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|Add5~32_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~32_combout\,
	datab => \RAM_controller|writeDir_32\(9),
	datad => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(9));

-- Location: LCCOMB_X17_Y14_N28
\RAM_controller|Add5~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~33_combout\ = (\RAM_controller|Add5~13_combout\ & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~13_combout\,
	datac => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|Add5~33_combout\);

-- Location: LCCOMB_X17_Y14_N26
\RAM_controller|writeDir_32[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(10) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|Add5~33_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(10),
	datac => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~33_combout\,
	combout => \RAM_controller|writeDir_32\(10));

-- Location: LCCOMB_X21_Y16_N16
\RAM_controller|Add5~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~34_combout\ = (\RAM_controller|Add5~15_combout\ & \RAM_controller|writeDir_32[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add5~15_combout\,
	datad => \RAM_controller|writeDir_32[5]~0_combout\,
	combout => \RAM_controller|Add5~34_combout\);

-- Location: LCCOMB_X21_Y16_N22
\RAM_controller|writeDir_32[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(11) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|Add5~34_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(11),
	datac => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~34_combout\,
	combout => \RAM_controller|writeDir_32\(11));

-- Location: LCCOMB_X21_Y16_N10
\RAM_controller|Add5~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~35_combout\ = (\RAM_controller|writeDir_32[5]~0_combout\ & \RAM_controller|Add5~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_32[5]~0_combout\,
	datad => \RAM_controller|Add5~17_combout\,
	combout => \RAM_controller|Add5~35_combout\);

-- Location: LCCOMB_X21_Y16_N14
\RAM_controller|writeDir_32[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(12) = (GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & ((\RAM_controller|Add5~35_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[0]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(12),
	datac => \RAM_controller|writeDir_32[0]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~35_combout\,
	combout => \RAM_controller|writeDir_32\(12));

-- Location: LCCOMB_X14_Y21_N6
\RAM_controller|D_out~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out~28_combout\ = (\RAM_controller|LessThan24~2_combout\ & !\VGA_controller|Vcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|LessThan24~2_combout\,
	datad => \VGA_controller|Vcount\(9),
	combout => \RAM_controller|D_out~28_combout\);

-- Location: LCCOMB_X15_Y23_N2
\RAM_controller|readDir_32[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[0]~1_combout\ = (\RAM_controller|ReadEna~3_combout\ & ((\RAM_controller|D_out~28_combout\) # ((!\RAM_controller|LessThan22~0_combout\ & !\RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|ReadEna~3_combout\,
	datab => \RAM_controller|D_out~28_combout\,
	datac => \RAM_controller|LessThan22~0_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|readDir_32[0]~1_combout\);

-- Location: FF_X15_Y23_N25
\VGA_controller|Hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(0),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(0));

-- Location: LCCOMB_X15_Y23_N16
\RAM_controller|readDir_32[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[0]~2_combout\ = (\RAM_controller|readDir_32[0]~1_combout\ & \VGA_controller|Hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32[0]~1_combout\,
	datad => \VGA_controller|Hcount\(0),
	combout => \RAM_controller|readDir_32[0]~2_combout\);

-- Location: LCCOMB_X15_Y23_N26
\RAM_controller|readDir_32[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(0) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32[0]~2_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32[0]~2_combout\,
	datac => \RAM_controller|readDir_32\(0),
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(0));

-- Location: FF_X4_Y23_N29
\VGA_controller|Hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(1),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(1));

-- Location: LCCOMB_X15_Y23_N18
\RAM_controller|readDir_32[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[1]~3_combout\ = (\RAM_controller|readDir_32[0]~1_combout\ & \VGA_controller|Hcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32[0]~1_combout\,
	datac => \VGA_controller|Hcount\(1),
	combout => \RAM_controller|readDir_32[1]~3_combout\);

-- Location: LCCOMB_X15_Y23_N24
\RAM_controller|readDir_32[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(1) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32[1]~3_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32[1]~3_combout\,
	datab => \RAM_controller|readDir_32\(1),
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(1));

-- Location: FF_X15_Y23_N29
\VGA_controller|Hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(2),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(2));

-- Location: LCCOMB_X15_Y23_N14
\RAM_controller|readDir_32[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[2]~4_combout\ = (\RAM_controller|readDir_32[0]~1_combout\ & \VGA_controller|Hcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32[0]~1_combout\,
	datad => \VGA_controller|Hcount\(2),
	combout => \RAM_controller|readDir_32[2]~4_combout\);

-- Location: LCCOMB_X15_Y23_N28
\RAM_controller|readDir_32[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(2) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32[2]~4_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32[2]~4_combout\,
	datab => \RAM_controller|readDir_32\(2),
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(2));

-- Location: FF_X4_Y23_N17
\VGA_controller|Hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(3),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(3));

-- Location: LCCOMB_X15_Y23_N12
\RAM_controller|readDir_32[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[3]~5_combout\ = (\RAM_controller|readDir_32[0]~1_combout\ & \VGA_controller|Hcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32[0]~1_combout\,
	datac => \VGA_controller|Hcount\(3),
	combout => \RAM_controller|readDir_32[3]~5_combout\);

-- Location: LCCOMB_X15_Y23_N8
\RAM_controller|readDir_32[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(3) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32[3]~5_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32[3]~5_combout\,
	datab => \RAM_controller|readDir_32\(3),
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(3));

-- Location: LCCOMB_X15_Y23_N6
\RAM_controller|readDir_32[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[4]~6_combout\ = (\VGA_controller|Hcount\(4)) # (!\RAM_controller|readDir_32[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32[0]~1_combout\,
	datad => \VGA_controller|Hcount\(4),
	combout => \RAM_controller|readDir_32[4]~6_combout\);

-- Location: LCCOMB_X15_Y23_N10
\RAM_controller|readDir_32[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(4) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((!\RAM_controller|readDir_32[4]~6_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(4),
	datac => \RAM_controller|readDir_32[4]~6_combout\,
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(4));

-- Location: LCCOMB_X8_Y21_N20
\RAM_controller|Add31~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~45_combout\ = (\RAM_controller|Add31~23_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan22~0_combout\ & !\RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~23_combout\,
	datab => \RAM_controller|LessThan22~0_combout\,
	datac => \RAM_controller|LessThan24~2_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|Add31~45_combout\);

-- Location: LCCOMB_X8_Y21_N14
\RAM_controller|readDir_32[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(5) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|Add31~45_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(5),
	datac => \RAM_controller|Add31~45_combout\,
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(5));

-- Location: LCCOMB_X8_Y21_N2
\RAM_controller|Add31~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~49_combout\ = (\RAM_controller|Add31~25_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|LessThan22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|Add31~25_combout\,
	datac => \RAM_controller|LessThan22~0_combout\,
	datad => \RAM_controller|LessThan24~2_combout\,
	combout => \RAM_controller|Add31~49_combout\);

-- Location: LCCOMB_X8_Y21_N28
\RAM_controller|readDir_32[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(6) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|Add31~49_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(6),
	datac => \RAM_controller|Add31~49_combout\,
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(6));

-- Location: LCCOMB_X8_Y21_N12
\RAM_controller|Add31~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~50_combout\ = (\RAM_controller|Add31~27_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|LessThan22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~27_combout\,
	datab => \RAM_controller|LessThan24~2_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|LessThan22~0_combout\,
	combout => \RAM_controller|Add31~50_combout\);

-- Location: LCCOMB_X8_Y21_N26
\RAM_controller|readDir_32[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(7) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|Add31~50_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~50_combout\,
	datac => \RAM_controller|readDir_32\(7),
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(7));

-- Location: LCCOMB_X8_Y21_N10
\RAM_controller|Add31~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~51_combout\ = (\RAM_controller|Add31~29_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|LessThan22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~29_combout\,
	datab => \RAM_controller|LessThan24~2_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|LessThan22~0_combout\,
	combout => \RAM_controller|Add31~51_combout\);

-- Location: LCCOMB_X8_Y21_N16
\RAM_controller|readDir_32[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(8) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|Add31~51_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~51_combout\,
	datab => \RAM_controller|readDir_32\(8),
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(8));

-- Location: LCCOMB_X8_Y21_N8
\RAM_controller|Add31~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~52_combout\ = (\RAM_controller|Add31~31_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|LessThan22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~2_combout\,
	datab => \RAM_controller|Add31~31_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|LessThan22~0_combout\,
	combout => \RAM_controller|Add31~52_combout\);

-- Location: LCCOMB_X8_Y21_N18
\RAM_controller|readDir_32[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(9) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|Add31~52_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(9),
	datac => \RAM_controller|Add31~52_combout\,
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(9));

-- Location: LCCOMB_X9_Y21_N28
\RAM_controller|Add31~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~53_combout\ = (\RAM_controller|Add31~33_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan22~0_combout\ & !\RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~33_combout\,
	datab => \RAM_controller|LessThan22~0_combout\,
	datac => \RAM_controller|LessThan24~2_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|Add31~53_combout\);

-- Location: LCCOMB_X9_Y21_N22
\RAM_controller|readDir_32[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(10) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|Add31~53_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add31~53_combout\,
	datac => \RAM_controller|readDir_32\(10),
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(10));

-- Location: LCCOMB_X8_Y21_N22
\RAM_controller|Add31~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~54_combout\ = (\RAM_controller|Add31~35_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan22~0_combout\ & !\RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~2_combout\,
	datab => \RAM_controller|LessThan22~0_combout\,
	datac => \RAM_controller|Add31~35_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|Add31~54_combout\);

-- Location: LCCOMB_X8_Y21_N4
\RAM_controller|readDir_32[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(11) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|Add31~54_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(11),
	datac => \RAM_controller|Add31~54_combout\,
	datad => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(11));

-- Location: LCCOMB_X8_Y21_N24
\RAM_controller|Add31~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~55_combout\ = (\RAM_controller|Add31~37_combout\ & ((\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan22~0_combout\ & !\RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~2_combout\,
	datab => \RAM_controller|LessThan22~0_combout\,
	datac => \RAM_controller|Add31~37_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|Add31~55_combout\);

-- Location: LCCOMB_X8_Y21_N30
\RAM_controller|readDir_32[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(12) = (GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & ((\RAM_controller|Add31~55_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(12),
	datac => \RAM_controller|readDir_32[0]~0clkctrl_outclk\,
	datad => \RAM_controller|Add31~55_combout\,
	combout => \RAM_controller|readDir_32\(12));

-- Location: M9K_X25_Y14_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N12
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\ = (!\RAM_controller|writeDir_32\(13) & ((\RAM_controller|Write_addressing~3_combout\) # ((!\RAM_controller|writeEna_32~1_combout\ & 
-- \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna_32~1_combout\,
	datab => \RAM_controller|writeDir_32\(13),
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\);

-- Location: LCCOMB_X21_Y16_N6
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3) = (\RAM_controller|writeDir_32\(14) & (\RAM_controller|writeDir_32\(15) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(15),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3));

-- Location: LCCOMB_X16_Y21_N22
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_32\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \RAM_controller|readDir_32\(13),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\);

-- Location: LCCOMB_X16_Y21_N10
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\ = (\RAM_controller|readDir_32\(14) & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(14),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\);

-- Location: M9K_X25_Y19_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y16_N24
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3) = (!\RAM_controller|writeDir_32\(14) & (\RAM_controller|writeDir_32\(15) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(15),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3));

-- Location: LCCOMB_X16_Y21_N8
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_32\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_32\(14),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\);

-- Location: LCCOMB_X16_Y21_N18
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\ = (\RAM_controller|readDir_32\(13) & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(13),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\);

-- Location: M9K_X25_Y20_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y21_N23
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	ena => \RAM_controller|readEna_32~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X20_Y16_N2
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3) = (!\RAM_controller|writeDir_32\(14) & (\RAM_controller|writeDir_32\(15) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(14),
	datac => \RAM_controller|writeDir_32\(15),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3));

-- Location: LCCOMB_X16_Y21_N2
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3) = (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3));

-- Location: M9K_X25_Y28_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y21_N9
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	ena => \RAM_controller|readEna_32~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X26_Y19_N8
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20~portbdataout\) # ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & 
-- !\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\);

-- Location: LCCOMB_X26_Y19_N10
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28~portbdataout\) # ((!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\ & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\);

-- Location: FF_X16_Y21_N31
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	ena => \RAM_controller|readEna_32~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X14_Y21_N12
\RAM_controller|parity_check~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~7_combout\ = (\VGA_controller|Vcount\(8) & (!\RAM_controller|LessThan19~1_combout\)) # (!\VGA_controller|Vcount\(8) & (((\VGA_controller|Vcount\(7) & \RAM_controller|Add53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan19~1_combout\,
	datab => \VGA_controller|Vcount\(7),
	datac => \RAM_controller|Add53~0_combout\,
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|parity_check~7_combout\);

-- Location: LCCOMB_X23_Y18_N2
\RAM_controller|Add53~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add53~3_combout\ = \VGA_controller|Vcount\(7) $ (((\VGA_controller|Vcount\(6) & (\VGA_controller|Vcount\(4) & \VGA_controller|Vcount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datab => \VGA_controller|Vcount\(4),
	datac => \VGA_controller|Vcount\(7),
	datad => \VGA_controller|Vcount\(5),
	combout => \RAM_controller|Add53~3_combout\);

-- Location: LCCOMB_X20_Y13_N10
\RAM_controller|Par_Reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~2_combout\ = ((!\RAM_controller|v_count_write\(5) & ((!\RAM_controller|write_couters~0_combout\) # (!\RAM_controller|v_count_write\(0))))) # (!\RAM_controller|write_couters~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~1_combout\,
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|write_couters~0_combout\,
	combout => \RAM_controller|Par_Reg~2_combout\);

-- Location: LCCOMB_X20_Y13_N20
\RAM_controller|Par_Reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~3_combout\ = (!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(2) & !\RAM_controller|v_count_write\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Par_Reg~3_combout\);

-- Location: LCCOMB_X20_Y13_N4
\RAM_controller|Par_Reg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~7_combout\ = ((\RAM_controller|Par_Reg~3_combout\) # ((!\RAM_controller|v_count_write\(6)) # (!\RAM_controller|v_count_write\(5)))) # (!\RAM_controller|v_count_write\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datab => \RAM_controller|Par_Reg~3_combout\,
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(6),
	combout => \RAM_controller|Par_Reg~7_combout\);

-- Location: LCCOMB_X20_Y13_N2
\RAM_controller|Parity_register[0]~1724\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[0]~1724_combout\ = (\RAM_controller|v_count_write\(8) & (\RAM_controller|Par_Reg~2_combout\)) # (!\RAM_controller|v_count_write\(8) & (((!\RAM_controller|Par_Reg~7_combout\ & \RAM_controller|v_count_write\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~2_combout\,
	datab => \RAM_controller|v_count_write\(8),
	datac => \RAM_controller|Par_Reg~7_combout\,
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[0]~1724_combout\);

-- Location: LCCOMB_X15_Y13_N10
\RAM_controller|LessThan2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan2~2_combout\ = (!\RAM_controller|v_count_write\(5) & (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(2) & !\RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datab => \RAM_controller|v_count_write\(6),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|LessThan2~2_combout\);

-- Location: LCCOMB_X15_Y13_N14
\RAM_controller|Par_Reg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~5_combout\ = ((\RAM_controller|v_count_write\(3)) # ((\RAM_controller|v_count_write\(0) & \RAM_controller|v_count_write\(1)))) # (!\RAM_controller|LessThan2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan2~2_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Par_Reg~5_combout\);

-- Location: LCCOMB_X20_Y13_N16
\RAM_controller|Par_Reg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~4_combout\ = (!\RAM_controller|v_count_write\(9) & (!\SW[0]~input_o\ & !\RAM_controller|v_count_write\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(8),
	combout => \RAM_controller|Par_Reg~4_combout\);

-- Location: LCCOMB_X20_Y13_N0
\RAM_controller|Par_Reg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~6_combout\ = (\RAM_controller|Par_Reg~4_combout\ & ((\RAM_controller|v_count_write\(7) & ((\RAM_controller|Par_Reg~7_combout\))) # (!\RAM_controller|v_count_write\(7) & (\RAM_controller|Par_Reg~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~5_combout\,
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Par_Reg~7_combout\,
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Par_Reg~6_combout\);

-- Location: LCCOMB_X20_Y13_N26
\RAM_controller|Parity_register[0]~1725\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[0]~1725_combout\ = (!\SW[0]~input_o\ & (\RAM_controller|Parity_register[0]~1724_combout\ & (!\RAM_controller|v_count_write\(9) & !\RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[0]~1724_combout\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[0]~1725_combout\);

-- Location: LCCOMB_X22_Y15_N24
\RAM_controller|Decoder1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~13_combout\ = (!\RAM_controller|v_count_write\(6) & (\RAM_controller|v_count_write\(7) & (!\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~13_combout\);

-- Location: LCCOMB_X24_Y15_N0
\RAM_controller|Parity_register[169]~2026\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[169]~2026_combout\ = (\RAM_controller|Decoder1~13_combout\ & (!\SW[0]~input_o\ & (!\RAM_controller|v_count_write\(9) & \RAM_controller|Parity_register[0]~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~13_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|Parity_register[0]~1724_combout\,
	combout => \RAM_controller|Parity_register[169]~2026_combout\);

-- Location: LCCOMB_X22_Y12_N26
\RAM_controller|Decoder1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~28_combout\ = (\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(1) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(1),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Decoder1~28_combout\);

-- Location: LCCOMB_X26_Y13_N20
\RAM_controller|Parity_register[173]~1795\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[173]~1795_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[169]~2026_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[169]~2026_combout\,
	datab => \RAM_controller|Decoder1~28_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[173]~1795_combout\);

-- Location: LCCOMB_X22_Y15_N0
\RAM_controller|Decoder1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~0_combout\ = (!\RAM_controller|v_count_write\(6) & (\RAM_controller|v_count_write\(7) & (\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~0_combout\);

-- Location: LCCOMB_X21_Y13_N0
\RAM_controller|Decoder1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~9_combout\ = (!\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(1) & !\RAM_controller|v_count_write\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|v_count_write\(1),
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|Decoder1~9_combout\);

-- Location: LCCOMB_X24_Y13_N20
\RAM_controller|Parity_register[173]~1796\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[173]~1796_combout\ = (\RAM_controller|Parity_register[173]~1795_combout\) # ((\RAM_controller|Decoder1~0_combout\ & (\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[173]~1795_combout\,
	datab => \RAM_controller|Decoder1~0_combout\,
	datac => \RAM_controller|Decoder1~9_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[173]~1796_combout\);

-- Location: LCCOMB_X24_Y13_N30
\RAM_controller|Parity_register[173]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(173) = (\RAM_controller|Parity_register[173]~1796_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[173]~1796_combout\ & (\RAM_controller|Parity_register\(173)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(173),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[173]~1796_combout\,
	combout => \RAM_controller|Parity_register\(173));

-- Location: LCCOMB_X20_Y12_N30
\RAM_controller|Parity_register[223]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[223]~82_combout\ = (\RAM_controller|v_count_write\(1) & (!\RAM_controller|v_count_write\(8) & (\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(4)))) # (!\RAM_controller|v_count_write\(1) & 
-- (\RAM_controller|v_count_write\(8) & (!\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(1),
	datab => \RAM_controller|v_count_write\(8),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Parity_register[223]~82_combout\);

-- Location: LCCOMB_X20_Y11_N30
\RAM_controller|Parity_register[223]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[223]~80_combout\ = (\RAM_controller|Parity_register[223]~82_combout\ & !\RAM_controller|v_count_write\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Parity_register[223]~82_combout\,
	datad => \RAM_controller|v_count_write\(9),
	combout => \RAM_controller|Parity_register[223]~80_combout\);

-- Location: LCCOMB_X20_Y11_N14
\RAM_controller|Parity_register[171]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[171]~242_combout\ = (\RAM_controller|Parity_register[223]~80_combout\ & (\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(6) & \RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~80_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[171]~242_combout\);

-- Location: LCCOMB_X20_Y11_N10
\RAM_controller|Parity_register[172]~2052\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[172]~2052_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[171]~242_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[171]~242_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[172]~2052_combout\);

-- Location: LCCOMB_X24_Y13_N22
\RAM_controller|Parity_register[172]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(172) = (\RAM_controller|Parity_register[172]~2052_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[172]~2052_combout\ & ((\RAM_controller|Parity_register\(172))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(172),
	datad => \RAM_controller|Parity_register[172]~2052_combout\,
	combout => \RAM_controller|Parity_register\(172));

-- Location: LCCOMB_X24_Y13_N26
\RAM_controller|Mux0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~28_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(173))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(172))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(173),
	datad => \RAM_controller|Parity_register\(172),
	combout => \RAM_controller|Mux0~28_combout\);

-- Location: LCCOMB_X20_Y11_N4
\RAM_controller|Parity_register[163]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[163]~208_combout\ = (\RAM_controller|Parity_register[223]~80_combout\ & (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(6) & \RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~80_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[163]~208_combout\);

-- Location: LCCOMB_X24_Y13_N10
\RAM_controller|Parity_register[164]~2053\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[164]~2053_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[163]~208_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[163]~208_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[164]~2053_combout\);

-- Location: LCCOMB_X24_Y13_N28
\RAM_controller|Parity_register[164]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(164) = (\RAM_controller|Parity_register[164]~2053_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[164]~2053_combout\ & ((\RAM_controller|Parity_register\(164))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(164),
	datad => \RAM_controller|Parity_register[164]~2053_combout\,
	combout => \RAM_controller|Parity_register\(164));

-- Location: LCCOMB_X22_Y15_N18
\RAM_controller|Decoder1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~14_combout\ = (!\RAM_controller|v_count_write\(6) & (\RAM_controller|v_count_write\(7) & (\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~14_combout\);

-- Location: LCCOMB_X23_Y15_N24
\RAM_controller|Decoder1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~3_combout\ = (!\RAM_controller|v_count_write\(1) & (\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(1),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Decoder1~3_combout\);

-- Location: LCCOMB_X21_Y15_N30
\RAM_controller|Decoder1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~1_combout\ = (!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(1) & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|v_count_write\(1),
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Decoder1~1_combout\);

-- Location: LCCOMB_X24_Y15_N4
\RAM_controller|Parity_register[165]~1801\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[165]~1801_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[169]~2026_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[169]~2026_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[165]~1801_combout\);

-- Location: LCCOMB_X24_Y15_N16
\RAM_controller|Parity_register[165]~1802\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[165]~1802_combout\ = (\RAM_controller|Parity_register[165]~1801_combout\) # ((\RAM_controller|Decoder1~14_combout\ & (\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~14_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Parity_register[165]~1801_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[165]~1802_combout\);

-- Location: LCCOMB_X24_Y13_N18
\RAM_controller|Parity_register[165]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(165) = (\RAM_controller|Parity_register[165]~1802_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[165]~1802_combout\ & ((\RAM_controller|Parity_register\(165))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[165]~1802_combout\,
	datad => \RAM_controller|Parity_register\(165),
	combout => \RAM_controller|Parity_register\(165));

-- Location: LCCOMB_X24_Y13_N12
\RAM_controller|Mux0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~30_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(165)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(164)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(164),
	datad => \RAM_controller|Parity_register\(165),
	combout => \RAM_controller|Mux0~30_combout\);

-- Location: LCCOMB_X23_Y12_N16
\RAM_controller|Decoder1~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~27_combout\ = (!\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(1) & \RAM_controller|v_count_write\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|v_count_write\(1),
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|Decoder1~27_combout\);

-- Location: LCCOMB_X24_Y15_N10
\RAM_controller|Parity_register[167]~1797\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[167]~1797_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Parity_register[169]~2026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[169]~2026_combout\,
	combout => \RAM_controller|Parity_register[167]~1797_combout\);

-- Location: LCCOMB_X24_Y15_N20
\RAM_controller|Parity_register[167]~1798\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[167]~1798_combout\ = (\RAM_controller|Parity_register[167]~1797_combout\) # ((\RAM_controller|Decoder1~27_combout\ & (\RAM_controller|Decoder1~14_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~27_combout\,
	datab => \RAM_controller|Decoder1~14_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[167]~1797_combout\,
	combout => \RAM_controller|Parity_register[167]~1798_combout\);

-- Location: LCCOMB_X24_Y13_N8
\RAM_controller|Parity_register[167]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(167) = (\RAM_controller|Parity_register[167]~1798_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[167]~1798_combout\ & ((\RAM_controller|Parity_register\(167))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[167]~1798_combout\,
	datad => \RAM_controller|Parity_register\(167),
	combout => \RAM_controller|Parity_register\(167));

-- Location: LCCOMB_X23_Y13_N0
\RAM_controller|Decoder1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~8_combout\ = (\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(2) & !\RAM_controller|v_count_write\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Decoder1~8_combout\);

-- Location: LCCOMB_X21_Y15_N0
\RAM_controller|Decoder1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~4_combout\ = (!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(1) & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|v_count_write\(1),
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Decoder1~4_combout\);

-- Location: LCCOMB_X26_Y13_N12
\RAM_controller|Parity_register[166]~1799\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[166]~1799_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~4_combout\ & \RAM_controller|Parity_register[169]~2026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~4_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[169]~2026_combout\,
	combout => \RAM_controller|Parity_register[166]~1799_combout\);

-- Location: LCCOMB_X26_Y13_N4
\RAM_controller|Parity_register[166]~1800\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[166]~1800_combout\ = (\RAM_controller|Parity_register[166]~1799_combout\) # ((\RAM_controller|Decoder1~14_combout\ & (\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~14_combout\,
	datab => \RAM_controller|Decoder1~8_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[166]~1799_combout\,
	combout => \RAM_controller|Parity_register[166]~1800_combout\);

-- Location: LCCOMB_X24_Y13_N24
\RAM_controller|Parity_register[166]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(166) = (\RAM_controller|Parity_register[166]~1800_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[166]~1800_combout\ & (\RAM_controller|Parity_register\(166)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(166),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[166]~1800_combout\,
	combout => \RAM_controller|Parity_register\(166));

-- Location: LCCOMB_X24_Y13_N0
\RAM_controller|Mux0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~29_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(167))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(166))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(167),
	datad => \RAM_controller|Parity_register\(166),
	combout => \RAM_controller|Mux0~29_combout\);

-- Location: LCCOMB_X24_Y13_N14
\RAM_controller|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~17_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(3)) # (\RAM_controller|Mux0~29_combout\)))) # (!\VGA_controller|Vcount\(1) & (\RAM_controller|Mux0~30_combout\ & (!\VGA_controller|Vcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~30_combout\,
	datab => \VGA_controller|Vcount\(1),
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Mux0~29_combout\,
	combout => \RAM_controller|Mux1~17_combout\);

-- Location: LCCOMB_X22_Y12_N12
\RAM_controller|Decoder1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~7_combout\ = (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(1) & (\RAM_controller|v_count_write\(0) & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(1),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Decoder1~7_combout\);

-- Location: LCCOMB_X22_Y12_N0
\RAM_controller|Decoder1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~11_combout\ = (\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(1) & (\RAM_controller|v_count_write\(0) & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(1),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Decoder1~11_combout\);

-- Location: LCCOMB_X24_Y15_N22
\RAM_controller|Parity_register[174]~1803\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[174]~1803_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Parity_register[169]~2026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~11_combout\,
	datab => \RAM_controller|Parity_register[169]~2026_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[174]~1803_combout\);

-- Location: LCCOMB_X23_Y15_N20
\RAM_controller|Parity_register[174]~1804\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[174]~1804_combout\ = (\RAM_controller|Parity_register[174]~1803_combout\) # ((\RAM_controller|Decoder1~0_combout\ & (\RAM_controller|Decoder1~7_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~0_combout\,
	datab => \RAM_controller|Decoder1~7_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[174]~1803_combout\,
	combout => \RAM_controller|Parity_register[174]~1804_combout\);

-- Location: LCCOMB_X24_Y13_N4
\RAM_controller|Parity_register[174]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(174) = (\RAM_controller|Parity_register[174]~1804_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[174]~1804_combout\ & (\RAM_controller|Parity_register\(174)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(174),
	datac => \RAM_controller|Parity_register[174]~1804_combout\,
	datad => \RAM_controller|Parity_register[0]~1725_combout\,
	combout => \RAM_controller|Parity_register\(174));

-- Location: LCCOMB_X16_Y10_N22
\RAM_controller|Parity_register[220]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[220]~9_combout\ = (\RAM_controller|v_count_write\(8) & (!\RAM_controller|v_count_write\(1) & !\RAM_controller|v_count_write\(4))) # (!\RAM_controller|v_count_write\(8) & (\RAM_controller|v_count_write\(1) & 
-- \RAM_controller|v_count_write\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(8),
	datac => \RAM_controller|v_count_write\(1),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Parity_register[220]~9_combout\);

-- Location: LCCOMB_X16_Y10_N30
\RAM_controller|Parity_register[188]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[188]~262_combout\ = (\RAM_controller|Parity_register[220]~9_combout\ & (!\RAM_controller|v_count_write\(9) & !\RAM_controller|v_count_write\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[220]~9_combout\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|v_count_write\(6),
	combout => \RAM_controller|Parity_register[188]~262_combout\);

-- Location: LCCOMB_X16_Y10_N24
\RAM_controller|Parity_register[180]~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[180]~279_combout\ = (\RAM_controller|v_count_write\(7) & (!\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[188]~262_combout\ & \RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|Parity_register[188]~262_combout\,
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[180]~279_combout\);

-- Location: LCCOMB_X17_Y13_N26
\RAM_controller|Parity_register[175]~2054\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[175]~2054_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[180]~279_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[180]~279_combout\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[175]~2054_combout\);

-- Location: LCCOMB_X24_Y13_N6
\RAM_controller|Parity_register[175]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(175) = (\RAM_controller|Parity_register[175]~2054_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[175]~2054_combout\ & (\RAM_controller|Parity_register\(175)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(175),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[175]~2054_combout\,
	combout => \RAM_controller|Parity_register\(175));

-- Location: LCCOMB_X24_Y13_N16
\RAM_controller|Mux0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~31_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(175)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(174)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(174),
	datad => \RAM_controller|Parity_register\(175),
	combout => \RAM_controller|Mux0~31_combout\);

-- Location: LCCOMB_X24_Y13_N2
\RAM_controller|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~18_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~17_combout\ & ((\RAM_controller|Mux0~31_combout\))) # (!\RAM_controller|Mux1~17_combout\ & (\RAM_controller|Mux0~28_combout\)))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~28_combout\,
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux1~17_combout\,
	datad => \RAM_controller|Mux0~31_combout\,
	combout => \RAM_controller|Mux1~18_combout\);

-- Location: LCCOMB_X23_Y13_N24
\RAM_controller|Decoder1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~30_combout\ = (\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(2) & !\RAM_controller|v_count_write\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Decoder1~30_combout\);

-- Location: LCCOMB_X23_Y13_N8
\RAM_controller|Decoder1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~12_combout\ = (\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(2) & \RAM_controller|v_count_write\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Decoder1~12_combout\);

-- Location: LCCOMB_X26_Y16_N0
\RAM_controller|Parity_register[170]~1778\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[170]~1778_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[169]~2026_combout\ & \RAM_controller|Decoder1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[169]~2026_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[170]~1778_combout\);

-- Location: LCCOMB_X26_Y16_N20
\RAM_controller|Parity_register[170]~1779\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[170]~1779_combout\ = (\RAM_controller|Parity_register[170]~1778_combout\) # ((\RAM_controller|Decoder1~14_combout\ & (\RAM_controller|Decoder1~30_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~14_combout\,
	datab => \RAM_controller|Decoder1~30_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[170]~1778_combout\,
	combout => \RAM_controller|Parity_register[170]~1779_combout\);

-- Location: LCCOMB_X26_Y16_N26
\RAM_controller|Parity_register[170]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(170) = (\RAM_controller|Parity_register[170]~1779_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[170]~1779_combout\ & (\RAM_controller|Parity_register\(170)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(170),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[170]~1779_combout\,
	combout => \RAM_controller|Parity_register\(170));

-- Location: LCCOMB_X20_Y11_N6
\RAM_controller|Parity_register[171]~2042\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[171]~2042_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[171]~242_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[171]~242_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[171]~2042_combout\);

-- Location: LCCOMB_X26_Y16_N16
\RAM_controller|Parity_register[171]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(171) = (\RAM_controller|Parity_register[171]~2042_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[171]~2042_combout\ & (\RAM_controller|Parity_register\(171)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(171),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[171]~2042_combout\,
	combout => \RAM_controller|Parity_register\(171));

-- Location: LCCOMB_X26_Y16_N30
\RAM_controller|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~19_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(171)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(170)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(170),
	datad => \RAM_controller|Parity_register\(171),
	combout => \RAM_controller|Mux0~19_combout\);

-- Location: LCCOMB_X17_Y17_N26
\RAM_controller|Parity_register[163]~2040\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[163]~2040_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[163]~208_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[163]~208_combout\,
	combout => \RAM_controller|Parity_register[163]~2040_combout\);

-- Location: LCCOMB_X17_Y17_N12
\RAM_controller|Parity_register[163]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(163) = (\RAM_controller|Parity_register[163]~2040_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[163]~2040_combout\ & (\RAM_controller|Parity_register\(163)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(163),
	datac => \RAM_controller|Parity_register[163]~2040_combout\,
	datad => \RAM_controller|Parity_register[0]~1725_combout\,
	combout => \RAM_controller|Parity_register\(163));

-- Location: LCCOMB_X21_Y17_N14
\RAM_controller|Decoder1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~26_combout\ = (\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(1) & !\RAM_controller|v_count_write\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|v_count_write\(1),
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|Decoder1~26_combout\);

-- Location: LCCOMB_X26_Y16_N28
\RAM_controller|Parity_register[162]~1774\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[162]~1774_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[169]~2026_combout\ & \RAM_controller|Decoder1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[169]~2026_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~26_combout\,
	combout => \RAM_controller|Parity_register[162]~1774_combout\);

-- Location: LCCOMB_X21_Y11_N22
\RAM_controller|Decoder1~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~25_combout\ = (!\RAM_controller|v_count_write\(1) & (\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(0) & !\RAM_controller|v_count_write\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(1),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|Decoder1~25_combout\);

-- Location: LCCOMB_X26_Y16_N24
\RAM_controller|Parity_register[162]~1775\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[162]~1775_combout\ = (\RAM_controller|Parity_register[162]~1774_combout\) # ((\RAM_controller|Decoder1~14_combout\ & (\RAM_controller|Decoder1~25_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~14_combout\,
	datab => \RAM_controller|Parity_register[162]~1774_combout\,
	datac => \RAM_controller|Decoder1~25_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[162]~1775_combout\);

-- Location: LCCOMB_X26_Y16_N18
\RAM_controller|Parity_register[162]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(162) = (\RAM_controller|Parity_register[162]~1775_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[162]~1775_combout\ & ((\RAM_controller|Parity_register\(162))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(162),
	datad => \RAM_controller|Parity_register[162]~1775_combout\,
	combout => \RAM_controller|Parity_register\(162));

-- Location: LCCOMB_X26_Y16_N14
\RAM_controller|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~17_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(163))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(162))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(163),
	datad => \RAM_controller|Parity_register\(162),
	combout => \RAM_controller|Mux0~17_combout\);

-- Location: LCCOMB_X20_Y14_N14
\RAM_controller|Decoder1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~6_combout\ = (!\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|v_count_write\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Decoder1~6_combout\);

-- Location: LCCOMB_X26_Y15_N22
\RAM_controller|Parity_register[161]~1776\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[161]~1776_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[169]~2026_combout\ & \RAM_controller|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[169]~2026_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~6_combout\,
	combout => \RAM_controller|Parity_register[161]~1776_combout\);

-- Location: LCCOMB_X20_Y14_N8
\RAM_controller|Decoder1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~5_combout\ = (\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & !\RAM_controller|v_count_write\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Decoder1~5_combout\);

-- Location: LCCOMB_X26_Y15_N0
\RAM_controller|Parity_register[161]~1777\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[161]~1777_combout\ = (\RAM_controller|Parity_register[161]~1776_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~14_combout\ & \RAM_controller|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~14_combout\,
	datac => \RAM_controller|Parity_register[161]~1776_combout\,
	datad => \RAM_controller|Decoder1~5_combout\,
	combout => \RAM_controller|Parity_register[161]~1777_combout\);

-- Location: LCCOMB_X26_Y16_N22
\RAM_controller|Parity_register[161]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(161) = (\RAM_controller|Parity_register[161]~1777_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[161]~1777_combout\ & ((\RAM_controller|Parity_register\(161))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(161),
	datad => \RAM_controller|Parity_register[161]~1777_combout\,
	combout => \RAM_controller|Parity_register\(161));

-- Location: LCCOMB_X20_Y17_N16
\RAM_controller|Parity_register[160]~2041\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[160]~2041_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[163]~208_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[163]~208_combout\,
	combout => \RAM_controller|Parity_register[160]~2041_combout\);

-- Location: LCCOMB_X20_Y17_N26
\RAM_controller|Parity_register[160]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(160) = (\RAM_controller|Parity_register[160]~2041_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[160]~2041_combout\ & ((\RAM_controller|Parity_register\(160))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(160),
	datad => \RAM_controller|Parity_register[160]~2041_combout\,
	combout => \RAM_controller|Parity_register\(160));

-- Location: LCCOMB_X26_Y16_N6
\RAM_controller|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~18_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(161))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(160))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(161),
	datad => \RAM_controller|Parity_register\(160),
	combout => \RAM_controller|Mux0~18_combout\);

-- Location: LCCOMB_X26_Y16_N4
\RAM_controller|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~10_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(3)) # ((\RAM_controller|Mux0~17_combout\)))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~17_combout\,
	datad => \RAM_controller|Mux0~18_combout\,
	combout => \RAM_controller|Mux1~10_combout\);

-- Location: LCCOMB_X23_Y12_N26
\RAM_controller|Parity_register[169]~1770\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[169]~1770_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[169]~2026_combout\ & \RAM_controller|Decoder1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[169]~2026_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~27_combout\,
	combout => \RAM_controller|Parity_register[169]~1770_combout\);

-- Location: LCCOMB_X23_Y12_N0
\RAM_controller|Decoder1~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~31_combout\ = (\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(1) & \RAM_controller|v_count_write\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|v_count_write\(1),
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|Decoder1~31_combout\);

-- Location: LCCOMB_X23_Y12_N14
\RAM_controller|Parity_register[169]~1771\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[169]~1771_combout\ = (\RAM_controller|Parity_register[169]~1770_combout\) # ((\RAM_controller|Decoder1~14_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[169]~1770_combout\,
	datab => \RAM_controller|Decoder1~14_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~31_combout\,
	combout => \RAM_controller|Parity_register[169]~1771_combout\);

-- Location: LCCOMB_X26_Y16_N8
\RAM_controller|Parity_register[169]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(169) = (\RAM_controller|Parity_register[169]~1771_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[169]~1771_combout\ & ((\RAM_controller|Parity_register\(169))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(169),
	datad => \RAM_controller|Parity_register[169]~1771_combout\,
	combout => \RAM_controller|Parity_register\(169));

-- Location: LCCOMB_X26_Y13_N2
\RAM_controller|Parity_register[168]~1772\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[168]~1772_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Parity_register[169]~2026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~8_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[169]~2026_combout\,
	combout => \RAM_controller|Parity_register[168]~1772_combout\);

-- Location: LCCOMB_X26_Y13_N22
\RAM_controller|Parity_register[168]~1773\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[168]~1773_combout\ = (\RAM_controller|Parity_register[168]~1772_combout\) # ((\RAM_controller|Decoder1~14_combout\ & (\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~14_combout\,
	datab => \RAM_controller|Decoder1~12_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[168]~1772_combout\,
	combout => \RAM_controller|Parity_register[168]~1773_combout\);

-- Location: LCCOMB_X26_Y13_N14
\RAM_controller|Parity_register[168]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(168) = (\RAM_controller|Parity_register[168]~1773_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[168]~1773_combout\ & ((\RAM_controller|Parity_register\(168))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(168),
	datad => \RAM_controller|Parity_register[168]~1773_combout\,
	combout => \RAM_controller|Parity_register\(168));

-- Location: LCCOMB_X26_Y16_N12
\RAM_controller|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~16_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(169))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(168))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(169),
	datad => \RAM_controller|Parity_register\(168),
	combout => \RAM_controller|Mux0~16_combout\);

-- Location: LCCOMB_X26_Y16_N2
\RAM_controller|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~11_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~10_combout\ & (\RAM_controller|Mux0~19_combout\)) # (!\RAM_controller|Mux1~10_combout\ & ((\RAM_controller|Mux0~16_combout\))))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~19_combout\,
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux1~10_combout\,
	datad => \RAM_controller|Mux0~16_combout\,
	combout => \RAM_controller|Mux1~11_combout\);

-- Location: LCCOMB_X19_Y12_N2
\RAM_controller|Parity_register[185]~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[185]~304_combout\ = (\RAM_controller|v_count_write\(1) & (!\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(4) & \RAM_controller|v_count_write\(8)))) # (!\RAM_controller|v_count_write\(1) & 
-- (\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(4) & !\RAM_controller|v_count_write\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(1),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|v_count_write\(4),
	datad => \RAM_controller|v_count_write\(8),
	combout => \RAM_controller|Parity_register[185]~304_combout\);

-- Location: LCCOMB_X19_Y12_N0
\RAM_controller|Parity_register[185]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[185]~302_combout\ = (!\RAM_controller|v_count_write\(9) & \RAM_controller|Parity_register[185]~304_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|Parity_register[185]~304_combout\,
	combout => \RAM_controller|Parity_register[185]~302_combout\);

-- Location: LCCOMB_X19_Y10_N18
\RAM_controller|Parity_register[185]~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[185]~299_combout\ = (\RAM_controller|Parity_register[185]~302_combout\ & (!\RAM_controller|v_count_write\(6) & (\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[185]~302_combout\,
	datab => \RAM_controller|v_count_write\(6),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[185]~299_combout\);

-- Location: LCCOMB_X19_Y10_N28
\RAM_controller|Parity_register[186]~2051\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[186]~2051_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(3) & \RAM_controller|Parity_register[185]~299_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[185]~299_combout\,
	combout => \RAM_controller|Parity_register[186]~2051_combout\);

-- Location: LCCOMB_X19_Y10_N14
\RAM_controller|Parity_register[186]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(186) = (\RAM_controller|Parity_register[186]~2051_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[186]~2051_combout\ & ((\RAM_controller|Parity_register\(186))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(186),
	datad => \RAM_controller|Parity_register[186]~2051_combout\,
	combout => \RAM_controller|Parity_register\(186));

-- Location: LCCOMB_X16_Y10_N14
\RAM_controller|Parity_register[187]~390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[187]~390_combout\ = (\RAM_controller|Parity_register[188]~262_combout\ & (\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(7) & \RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[188]~262_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[187]~390_combout\);

-- Location: LCCOMB_X16_Y10_N10
\RAM_controller|Parity_register[187]~2050\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[187]~2050_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[187]~390_combout\ & (\RAM_controller|v_count_write\(2) & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[187]~390_combout\,
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[187]~2050_combout\);

-- Location: LCCOMB_X19_Y10_N10
\RAM_controller|Parity_register[187]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(187) = (\RAM_controller|Parity_register[187]~2050_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[187]~2050_combout\ & ((\RAM_controller|Parity_register\(187))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[187]~2050_combout\,
	datad => \RAM_controller|Parity_register\(187),
	combout => \RAM_controller|Parity_register\(187));

-- Location: LCCOMB_X19_Y10_N26
\RAM_controller|Mux0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~27_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(187)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(186)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(186),
	datad => \RAM_controller|Parity_register\(187),
	combout => \RAM_controller|Mux0~27_combout\);

-- Location: LCCOMB_X19_Y10_N12
\RAM_controller|Parity_register[178]~2047\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[178]~2047_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[185]~299_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[185]~299_combout\,
	combout => \RAM_controller|Parity_register[178]~2047_combout\);

-- Location: LCCOMB_X19_Y10_N30
\RAM_controller|Parity_register[178]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(178) = (\RAM_controller|Parity_register[178]~2047_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[178]~2047_combout\ & (\RAM_controller|Parity_register\(178)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(178),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[178]~2047_combout\,
	combout => \RAM_controller|Parity_register\(178));

-- Location: LCCOMB_X16_Y10_N2
\RAM_controller|Parity_register[179]~2046\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[179]~2046_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[180]~279_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|Parity_register[180]~279_combout\,
	combout => \RAM_controller|Parity_register[179]~2046_combout\);

-- Location: LCCOMB_X19_Y10_N0
\RAM_controller|Parity_register[179]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(179) = (\RAM_controller|Parity_register[179]~2046_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[179]~2046_combout\ & ((\RAM_controller|Parity_register\(179))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[179]~2046_combout\,
	datad => \RAM_controller|Parity_register\(179),
	combout => \RAM_controller|Parity_register\(179));

-- Location: LCCOMB_X19_Y10_N24
\RAM_controller|Mux0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~25_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(179)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(178)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(178),
	datad => \RAM_controller|Parity_register\(179),
	combout => \RAM_controller|Mux0~25_combout\);

-- Location: LCCOMB_X19_Y10_N2
\RAM_controller|Parity_register[177]~2048\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[177]~2048_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[185]~299_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[185]~299_combout\,
	combout => \RAM_controller|Parity_register[177]~2048_combout\);

-- Location: LCCOMB_X19_Y10_N8
\RAM_controller|Parity_register[177]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(177) = (\RAM_controller|Parity_register[177]~2048_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[177]~2048_combout\ & ((\RAM_controller|Parity_register\(177))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(177),
	datad => \RAM_controller|Parity_register[177]~2048_combout\,
	combout => \RAM_controller|Parity_register\(177));

-- Location: LCCOMB_X19_Y10_N20
\RAM_controller|Parity_register[176]~2049\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[176]~2049_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[180]~279_combout\ & (\RAM_controller|v_count_write\(0) & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[180]~279_combout\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|v_count_write\(2),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[176]~2049_combout\);

-- Location: LCCOMB_X19_Y10_N4
\RAM_controller|Parity_register[176]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(176) = (\RAM_controller|Parity_register[176]~2049_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[176]~2049_combout\ & ((\RAM_controller|Parity_register\(176))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(176),
	datad => \RAM_controller|Parity_register[176]~2049_combout\,
	combout => \RAM_controller|Parity_register\(176));

-- Location: LCCOMB_X19_Y10_N22
\RAM_controller|Mux0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~26_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(177))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(176))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(177),
	datac => \RAM_controller|Parity_register\(176),
	combout => \RAM_controller|Mux0~26_combout\);

-- Location: LCCOMB_X22_Y19_N14
\RAM_controller|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~14_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Mux0~25_combout\)) # (!\VGA_controller|Vcount\(1) & 
-- ((\RAM_controller|Mux0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~25_combout\,
	datad => \RAM_controller|Mux0~26_combout\,
	combout => \RAM_controller|Mux1~14_combout\);

-- Location: LCCOMB_X19_Y10_N6
\RAM_controller|Parity_register[185]~2045\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[185]~2045_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[185]~299_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[185]~299_combout\,
	combout => \RAM_controller|Parity_register[185]~2045_combout\);

-- Location: LCCOMB_X19_Y10_N16
\RAM_controller|Parity_register[185]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(185) = (\RAM_controller|Parity_register[185]~2045_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[185]~2045_combout\ & ((\RAM_controller|Parity_register\(185))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(185),
	datad => \RAM_controller|Parity_register[185]~2045_combout\,
	combout => \RAM_controller|Parity_register\(185));

-- Location: LCCOMB_X22_Y14_N12
\RAM_controller|Parity_register[189]~1780\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[189]~1780_combout\ = (!\RAM_controller|v_count_write\(9) & (!\SW[0]~input_o\ & (\RAM_controller|Decoder1~14_combout\ & \RAM_controller|Parity_register[0]~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~14_combout\,
	datad => \RAM_controller|Parity_register[0]~1724_combout\,
	combout => \RAM_controller|Parity_register[189]~1780_combout\);

-- Location: LCCOMB_X22_Y14_N18
\RAM_controller|Parity_register[184]~1793\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[184]~1793_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Parity_register[189]~1780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[189]~1780_combout\,
	combout => \RAM_controller|Parity_register[184]~1793_combout\);

-- Location: LCCOMB_X22_Y14_N22
\RAM_controller|Parity_register[184]~1794\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[184]~1794_combout\ = (\RAM_controller|Parity_register[184]~1793_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~12_combout\,
	datac => \RAM_controller|Decoder1~0_combout\,
	datad => \RAM_controller|Parity_register[184]~1793_combout\,
	combout => \RAM_controller|Parity_register[184]~1794_combout\);

-- Location: LCCOMB_X22_Y19_N18
\RAM_controller|Parity_register[184]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(184) = (\RAM_controller|Parity_register[184]~1794_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[184]~1794_combout\ & ((\RAM_controller|Parity_register\(184))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[184]~1794_combout\,
	datad => \RAM_controller|Parity_register\(184),
	combout => \RAM_controller|Parity_register\(184));

-- Location: LCCOMB_X22_Y19_N0
\RAM_controller|Mux0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~24_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(185))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(184))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(185),
	datad => \RAM_controller|Parity_register\(184),
	combout => \RAM_controller|Mux0~24_combout\);

-- Location: LCCOMB_X22_Y19_N12
\RAM_controller|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~15_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~14_combout\ & (\RAM_controller|Mux0~27_combout\)) # (!\RAM_controller|Mux1~14_combout\ & ((\RAM_controller|Mux0~24_combout\))))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Mux0~27_combout\,
	datac => \RAM_controller|Mux1~14_combout\,
	datad => \RAM_controller|Mux0~24_combout\,
	combout => \RAM_controller|Mux1~15_combout\);

-- Location: LCCOMB_X22_Y12_N24
\RAM_controller|Parity_register[190]~1791\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[190]~1791_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[189]~1780_combout\ & \RAM_controller|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[189]~1780_combout\,
	datab => \RAM_controller|Decoder1~11_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[190]~1791_combout\);

-- Location: LCCOMB_X22_Y14_N16
\RAM_controller|Decoder1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~2_combout\ = (!\RAM_controller|v_count_write\(4) & (!\RAM_controller|v_count_write\(5) & (\RAM_controller|v_count_write\(7) & \RAM_controller|v_count_write\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(6),
	combout => \RAM_controller|Decoder1~2_combout\);

-- Location: LCCOMB_X22_Y12_N18
\RAM_controller|Parity_register[190]~1792\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[190]~1792_combout\ = (\RAM_controller|Parity_register[190]~1791_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Decoder1~2_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~7_combout\,
	datab => \RAM_controller|Parity_register[190]~1791_combout\,
	datac => \RAM_controller|Decoder1~2_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[190]~1792_combout\);

-- Location: LCCOMB_X21_Y12_N30
\RAM_controller|Parity_register[190]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(190) = (\RAM_controller|Parity_register[190]~1792_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[190]~1792_combout\ & ((\RAM_controller|Parity_register\(190))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(190),
	datad => \RAM_controller|Parity_register[190]~1792_combout\,
	combout => \RAM_controller|Parity_register\(190));

-- Location: LCCOMB_X22_Y16_N28
\RAM_controller|Parity_register[197]~1726\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[197]~1726_combout\ = (!\RAM_controller|v_count_write\(9) & (\RAM_controller|Decoder1~0_combout\ & (!\SW[0]~input_o\ & \RAM_controller|Parity_register[0]~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datab => \RAM_controller|Decoder1~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[0]~1724_combout\,
	combout => \RAM_controller|Parity_register[197]~1726_combout\);

-- Location: LCCOMB_X21_Y12_N4
\RAM_controller|Parity_register[191]~1789\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[191]~1789_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[197]~1726_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~9_combout\,
	combout => \RAM_controller|Parity_register[191]~1789_combout\);

-- Location: LCCOMB_X21_Y12_N12
\RAM_controller|Parity_register[191]~1790\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[191]~1790_combout\ = (\RAM_controller|Parity_register[191]~1789_combout\) # ((\RAM_controller|Decoder1~6_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~6_combout\,
	datab => \RAM_controller|Parity_register[191]~1789_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~2_combout\,
	combout => \RAM_controller|Parity_register[191]~1790_combout\);

-- Location: LCCOMB_X21_Y12_N20
\RAM_controller|Parity_register[191]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(191) = (\RAM_controller|Parity_register[191]~1790_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[191]~1790_combout\ & ((\RAM_controller|Parity_register\(191))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(191),
	datad => \RAM_controller|Parity_register[191]~1790_combout\,
	combout => \RAM_controller|Parity_register\(191));

-- Location: LCCOMB_X21_Y12_N16
\RAM_controller|Mux0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~23_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(191)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(190)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(190),
	datad => \RAM_controller|Parity_register\(191),
	combout => \RAM_controller|Mux0~23_combout\);

-- Location: LCCOMB_X20_Y10_N16
\RAM_controller|Parity_register[188]~2043\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[188]~2043_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[187]~390_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[187]~390_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[188]~2043_combout\);

-- Location: LCCOMB_X20_Y10_N8
\RAM_controller|Parity_register[188]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(188) = (\RAM_controller|Parity_register[188]~2043_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[188]~2043_combout\ & ((\RAM_controller|Parity_register\(188))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(188),
	datad => \RAM_controller|Parity_register[188]~2043_combout\,
	combout => \RAM_controller|Parity_register\(188));

-- Location: LCCOMB_X21_Y12_N14
\RAM_controller|Parity_register[189]~1781\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[189]~1781_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[189]~1780_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[189]~1780_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~28_combout\,
	combout => \RAM_controller|Parity_register[189]~1781_combout\);

-- Location: LCCOMB_X21_Y12_N18
\RAM_controller|Parity_register[189]~1782\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[189]~1782_combout\ = (\RAM_controller|Parity_register[189]~1781_combout\) # ((\RAM_controller|Decoder1~9_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[189]~1781_combout\,
	datab => \RAM_controller|Decoder1~9_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~2_combout\,
	combout => \RAM_controller|Parity_register[189]~1782_combout\);

-- Location: LCCOMB_X22_Y19_N2
\RAM_controller|Parity_register[189]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(189) = (\RAM_controller|Parity_register[189]~1782_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[189]~1782_combout\ & ((\RAM_controller|Parity_register\(189))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[189]~1782_combout\,
	datad => \RAM_controller|Parity_register\(189),
	combout => \RAM_controller|Parity_register\(189));

-- Location: LCCOMB_X22_Y19_N24
\RAM_controller|Mux0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~20_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(189)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(188)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(188),
	datad => \RAM_controller|Parity_register\(189),
	combout => \RAM_controller|Mux0~20_combout\);

-- Location: LCCOMB_X20_Y10_N24
\RAM_controller|Parity_register[180]~2044\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[180]~2044_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[180]~279_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[180]~279_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[180]~2044_combout\);

-- Location: LCCOMB_X20_Y10_N14
\RAM_controller|Parity_register[180]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(180) = (\RAM_controller|Parity_register[180]~2044_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[180]~2044_combout\ & ((\RAM_controller|Parity_register\(180))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(180),
	datad => \RAM_controller|Parity_register[180]~2044_combout\,
	combout => \RAM_controller|Parity_register\(180));

-- Location: LCCOMB_X22_Y14_N10
\RAM_controller|Parity_register[181]~1787\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[181]~1787_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[189]~1780_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[189]~1780_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[181]~1787_combout\);

-- Location: LCCOMB_X22_Y15_N10
\RAM_controller|Parity_register[181]~1788\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[181]~1788_combout\ = (\RAM_controller|Parity_register[181]~1787_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[181]~1787_combout\,
	datac => \RAM_controller|Decoder1~3_combout\,
	datad => \RAM_controller|Decoder1~0_combout\,
	combout => \RAM_controller|Parity_register[181]~1788_combout\);

-- Location: LCCOMB_X22_Y19_N16
\RAM_controller|Parity_register[181]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(181) = (\RAM_controller|Parity_register[181]~1788_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[181]~1788_combout\ & ((\RAM_controller|Parity_register\(181))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[181]~1788_combout\,
	datad => \RAM_controller|Parity_register\(181),
	combout => \RAM_controller|Parity_register\(181));

-- Location: LCCOMB_X22_Y19_N4
\RAM_controller|Mux0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~22_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(181)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(180)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(180),
	datad => \RAM_controller|Parity_register\(181),
	combout => \RAM_controller|Mux0~22_combout\);

-- Location: LCCOMB_X22_Y14_N8
\RAM_controller|Parity_register[182]~1785\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[182]~1785_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~4_combout\ & \RAM_controller|Parity_register[189]~1780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~4_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[189]~1780_combout\,
	combout => \RAM_controller|Parity_register[182]~1785_combout\);

-- Location: LCCOMB_X22_Y14_N6
\RAM_controller|Parity_register[182]~1786\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[182]~1786_combout\ = (\RAM_controller|Parity_register[182]~1785_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~0_combout\ & \RAM_controller|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[182]~1785_combout\,
	datac => \RAM_controller|Decoder1~0_combout\,
	datad => \RAM_controller|Decoder1~8_combout\,
	combout => \RAM_controller|Parity_register[182]~1786_combout\);

-- Location: LCCOMB_X22_Y19_N22
\RAM_controller|Parity_register[182]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(182) = (\RAM_controller|Parity_register[182]~1786_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[182]~1786_combout\ & ((\RAM_controller|Parity_register\(182))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(182),
	datad => \RAM_controller|Parity_register[182]~1786_combout\,
	combout => \RAM_controller|Parity_register\(182));

-- Location: LCCOMB_X22_Y14_N0
\RAM_controller|Parity_register[183]~1783\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[183]~1783_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Parity_register[189]~1780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[189]~1780_combout\,
	combout => \RAM_controller|Parity_register[183]~1783_combout\);

-- Location: LCCOMB_X22_Y14_N4
\RAM_controller|Parity_register[183]~1784\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[183]~1784_combout\ = (\RAM_controller|Parity_register[183]~1783_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~27_combout\,
	datac => \RAM_controller|Decoder1~0_combout\,
	datad => \RAM_controller|Parity_register[183]~1783_combout\,
	combout => \RAM_controller|Parity_register[183]~1784_combout\);

-- Location: LCCOMB_X22_Y19_N20
\RAM_controller|Parity_register[183]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(183) = (\RAM_controller|Parity_register[183]~1784_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[183]~1784_combout\ & ((\RAM_controller|Parity_register\(183))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(183),
	datad => \RAM_controller|Parity_register[183]~1784_combout\,
	combout => \RAM_controller|Parity_register\(183));

-- Location: LCCOMB_X22_Y19_N10
\RAM_controller|Mux0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~21_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(183)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(182)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(182),
	datad => \RAM_controller|Parity_register\(183),
	combout => \RAM_controller|Mux0~21_combout\);

-- Location: LCCOMB_X22_Y19_N30
\RAM_controller|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~12_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~21_combout\))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~22_combout\,
	datad => \RAM_controller|Mux0~21_combout\,
	combout => \RAM_controller|Mux1~12_combout\);

-- Location: LCCOMB_X24_Y18_N18
\RAM_controller|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~13_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~12_combout\ & (\RAM_controller|Mux0~23_combout\)) # (!\RAM_controller|Mux1~12_combout\ & ((\RAM_controller|Mux0~20_combout\))))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~23_combout\,
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~20_combout\,
	datad => \RAM_controller|Mux1~12_combout\,
	combout => \RAM_controller|Mux1~13_combout\);

-- Location: LCCOMB_X24_Y18_N0
\RAM_controller|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~16_combout\ = (\VGA_controller|Vcount\(4) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(4) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux1~13_combout\))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux1~15_combout\,
	datad => \RAM_controller|Mux1~13_combout\,
	combout => \RAM_controller|Mux1~16_combout\);

-- Location: LCCOMB_X24_Y18_N30
\RAM_controller|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~19_combout\ = (\VGA_controller|Vcount\(4) & ((\RAM_controller|Mux1~16_combout\ & (\RAM_controller|Mux1~18_combout\)) # (!\RAM_controller|Mux1~16_combout\ & ((\RAM_controller|Mux1~11_combout\))))) # (!\VGA_controller|Vcount\(4) & 
-- (((\RAM_controller|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \RAM_controller|Mux1~18_combout\,
	datac => \RAM_controller|Mux1~11_combout\,
	datad => \RAM_controller|Mux1~16_combout\,
	combout => \RAM_controller|Mux1~19_combout\);

-- Location: LCCOMB_X20_Y9_N20
\RAM_controller|Parity_register[154]~501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[154]~501_combout\ = (\RAM_controller|Parity_register[185]~302_combout\ & (\RAM_controller|v_count_write\(7) & (!\RAM_controller|v_count_write\(6) & !\RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[185]~302_combout\,
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[154]~501_combout\);

-- Location: LCCOMB_X16_Y11_N30
\RAM_controller|Parity_register[146]~2061\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[146]~2061_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(3) & \RAM_controller|Parity_register[154]~501_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[154]~501_combout\,
	combout => \RAM_controller|Parity_register[146]~2061_combout\);

-- Location: LCCOMB_X20_Y9_N4
\RAM_controller|Parity_register[146]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(146) = (\RAM_controller|Parity_register[146]~2061_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[146]~2061_combout\ & ((\RAM_controller|Parity_register\(146))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(146),
	datad => \RAM_controller|Parity_register[146]~2061_combout\,
	combout => \RAM_controller|Parity_register\(146));

-- Location: LCCOMB_X20_Y10_N26
\RAM_controller|Parity_register[147]~572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[147]~572_combout\ = (!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(7) & (\RAM_controller|Parity_register[188]~262_combout\ & !\RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|Parity_register[188]~262_combout\,
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[147]~572_combout\);

-- Location: LCCOMB_X20_Y10_N30
\RAM_controller|Parity_register[147]~2060\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[147]~2060_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[147]~572_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[147]~572_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[147]~2060_combout\);

-- Location: LCCOMB_X20_Y9_N16
\RAM_controller|Parity_register[147]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(147) = (\RAM_controller|Parity_register[147]~2060_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[147]~2060_combout\ & ((\RAM_controller|Parity_register\(147))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[147]~2060_combout\,
	datad => \RAM_controller|Parity_register\(147),
	combout => \RAM_controller|Parity_register\(147));

-- Location: LCCOMB_X20_Y9_N2
\RAM_controller|Mux0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~40_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(147)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(146)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(146),
	datad => \RAM_controller|Parity_register\(147),
	combout => \RAM_controller|Mux0~40_combout\);

-- Location: LCCOMB_X22_Y15_N20
\RAM_controller|Decoder1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~16_combout\ = (!\RAM_controller|v_count_write\(6) & (\RAM_controller|v_count_write\(7) & (!\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~16_combout\);

-- Location: LCCOMB_X23_Y17_N30
\RAM_controller|Parity_register[155]~1822\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[155]~1822_combout\ = (!\SW[0]~input_o\ & (!\RAM_controller|v_count_write\(9) & (\RAM_controller|Decoder1~16_combout\ & \RAM_controller|Parity_register[0]~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(9),
	datac => \RAM_controller|Decoder1~16_combout\,
	datad => \RAM_controller|Parity_register[0]~1724_combout\,
	combout => \RAM_controller|Parity_register[155]~1822_combout\);

-- Location: LCCOMB_X23_Y15_N0
\RAM_controller|Parity_register[151]~1831\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[151]~1831_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[155]~1822_combout\ & \RAM_controller|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[155]~1822_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[151]~1831_combout\);

-- Location: LCCOMB_X22_Y15_N22
\RAM_controller|Parity_register[151]~1832\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[151]~1832_combout\ = (\RAM_controller|Parity_register[151]~1831_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Decoder1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~27_combout\,
	datac => \RAM_controller|Parity_register[151]~1831_combout\,
	datad => \RAM_controller|Decoder1~13_combout\,
	combout => \RAM_controller|Parity_register[151]~1832_combout\);

-- Location: LCCOMB_X23_Y19_N26
\RAM_controller|Parity_register[151]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(151) = (\RAM_controller|Parity_register[151]~1832_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[151]~1832_combout\ & ((\RAM_controller|Parity_register\(151))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(151),
	datad => \RAM_controller|Parity_register[151]~1832_combout\,
	combout => \RAM_controller|Parity_register\(151));

-- Location: LCCOMB_X24_Y15_N8
\RAM_controller|Parity_register[150]~1833\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[150]~1833_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[155]~1822_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[155]~1822_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~4_combout\,
	combout => \RAM_controller|Parity_register[150]~1833_combout\);

-- Location: LCCOMB_X23_Y15_N2
\RAM_controller|Parity_register[150]~1834\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[150]~1834_combout\ = (\RAM_controller|Parity_register[150]~1833_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~13_combout\ & \RAM_controller|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~13_combout\,
	datac => \RAM_controller|Parity_register[150]~1833_combout\,
	datad => \RAM_controller|Decoder1~8_combout\,
	combout => \RAM_controller|Parity_register[150]~1834_combout\);

-- Location: LCCOMB_X23_Y19_N20
\RAM_controller|Parity_register[150]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(150) = (\RAM_controller|Parity_register[150]~1834_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[150]~1834_combout\ & ((\RAM_controller|Parity_register\(150))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[150]~1834_combout\,
	datad => \RAM_controller|Parity_register\(150),
	combout => \RAM_controller|Parity_register\(150));

-- Location: LCCOMB_X23_Y19_N4
\RAM_controller|Mux0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~43_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(151))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(150))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(151),
	datad => \RAM_controller|Parity_register\(150),
	combout => \RAM_controller|Mux0~43_combout\);

-- Location: LCCOMB_X20_Y10_N18
\RAM_controller|Parity_register[144]~2064\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[144]~2064_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[147]~572_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[147]~572_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[144]~2064_combout\);

-- Location: LCCOMB_X23_Y19_N8
\RAM_controller|Parity_register[144]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(144) = (\RAM_controller|Parity_register[144]~2064_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[144]~2064_combout\ & ((\RAM_controller|Parity_register\(144))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(144),
	datad => \RAM_controller|Parity_register[144]~2064_combout\,
	combout => \RAM_controller|Parity_register\(144));

-- Location: LCCOMB_X20_Y9_N28
\RAM_controller|Parity_register[145]~2063\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[145]~2063_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[154]~501_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|Parity_register[154]~501_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[145]~2063_combout\);

-- Location: LCCOMB_X23_Y19_N6
\RAM_controller|Parity_register[145]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(145) = (\RAM_controller|Parity_register[145]~2063_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[145]~2063_combout\ & ((\RAM_controller|Parity_register\(145))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(145),
	datad => \RAM_controller|Parity_register[145]~2063_combout\,
	combout => \RAM_controller|Parity_register\(145));

-- Location: LCCOMB_X23_Y19_N24
\RAM_controller|Mux0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~42_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(145)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(144)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(144),
	datad => \RAM_controller|Parity_register\(145),
	combout => \RAM_controller|Mux0~42_combout\);

-- Location: LCCOMB_X23_Y15_N10
\RAM_controller|Parity_register[149]~1829\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[149]~1829_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[155]~1822_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[155]~1822_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[149]~1829_combout\);

-- Location: LCCOMB_X23_Y15_N14
\RAM_controller|Parity_register[149]~1830\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[149]~1830_combout\ = (\RAM_controller|Parity_register[149]~1829_combout\) # ((\RAM_controller|Decoder1~13_combout\ & (\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~13_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[149]~1829_combout\,
	combout => \RAM_controller|Parity_register[149]~1830_combout\);

-- Location: LCCOMB_X23_Y19_N22
\RAM_controller|Parity_register[149]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(149) = (\RAM_controller|Parity_register[149]~1830_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[149]~1830_combout\ & ((\RAM_controller|Parity_register\(149))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(149),
	datad => \RAM_controller|Parity_register[149]~1830_combout\,
	combout => \RAM_controller|Parity_register\(149));

-- Location: LCCOMB_X20_Y10_N0
\RAM_controller|Parity_register[148]~2062\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[148]~2062_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[147]~572_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[147]~572_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[148]~2062_combout\);

-- Location: LCCOMB_X23_Y19_N0
\RAM_controller|Parity_register[148]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(148) = (\RAM_controller|Parity_register[148]~2062_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[148]~2062_combout\ & ((\RAM_controller|Parity_register\(148))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[148]~2062_combout\,
	datad => \RAM_controller|Parity_register\(148),
	combout => \RAM_controller|Parity_register\(148));

-- Location: LCCOMB_X23_Y19_N18
\RAM_controller|Mux0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~41_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(149))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(148))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(149),
	datad => \RAM_controller|Parity_register\(148),
	combout => \RAM_controller|Mux0~41_combout\);

-- Location: LCCOMB_X23_Y19_N2
\RAM_controller|Mux1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~24_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(2))))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~41_combout\))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Mux0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~42_combout\,
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Mux0~41_combout\,
	combout => \RAM_controller|Mux1~24_combout\);

-- Location: LCCOMB_X23_Y19_N10
\RAM_controller|Mux1~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~25_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux1~24_combout\ & ((\RAM_controller|Mux0~43_combout\))) # (!\RAM_controller|Mux1~24_combout\ & (\RAM_controller|Mux0~40_combout\)))) # (!\VGA_controller|Vcount\(1) & 
-- (((\RAM_controller|Mux1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~40_combout\,
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~43_combout\,
	datad => \RAM_controller|Mux1~24_combout\,
	combout => \RAM_controller|Mux1~25_combout\);

-- Location: LCCOMB_X20_Y9_N12
\RAM_controller|Parity_register[154]~2056\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[154]~2056_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[154]~501_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|Parity_register[154]~501_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[154]~2056_combout\);

-- Location: LCCOMB_X20_Y9_N26
\RAM_controller|Parity_register[154]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(154) = (\RAM_controller|Parity_register[154]~2056_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[154]~2056_combout\ & ((\RAM_controller|Parity_register\(154))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(154),
	datad => \RAM_controller|Parity_register[154]~2056_combout\,
	combout => \RAM_controller|Parity_register\(154));

-- Location: LCCOMB_X20_Y9_N18
\RAM_controller|Parity_register[155]~481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[155]~481_combout\ = (\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(7) & (\RAM_controller|Parity_register[188]~262_combout\ & !\RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|Parity_register[188]~262_combout\,
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[155]~481_combout\);

-- Location: LCCOMB_X20_Y9_N6
\RAM_controller|Parity_register[155]~2055\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[155]~2055_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[155]~481_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[155]~481_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[155]~2055_combout\);

-- Location: LCCOMB_X20_Y9_N10
\RAM_controller|Parity_register[155]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(155) = (\RAM_controller|Parity_register[155]~2055_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[155]~2055_combout\ & (\RAM_controller|Parity_register\(155)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(155),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[155]~2055_combout\,
	combout => \RAM_controller|Parity_register\(155));

-- Location: LCCOMB_X20_Y9_N24
\RAM_controller|Mux0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~36_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(155)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(154)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(154),
	datad => \RAM_controller|Parity_register\(155),
	combout => \RAM_controller|Mux0~36_combout\);

-- Location: LCCOMB_X23_Y17_N4
\RAM_controller|Parity_register[152]~1825\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[152]~1825_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[155]~1822_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[155]~1822_combout\,
	datab => \RAM_controller|Decoder1~8_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[152]~1825_combout\);

-- Location: LCCOMB_X23_Y17_N28
\RAM_controller|Parity_register[152]~1826\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[152]~1826_combout\ = (\RAM_controller|Parity_register[152]~1825_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Decoder1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[152]~1825_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \RAM_controller|Decoder1~13_combout\,
	combout => \RAM_controller|Parity_register[152]~1826_combout\);

-- Location: LCCOMB_X23_Y17_N8
\RAM_controller|Parity_register[152]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(152) = (\RAM_controller|Parity_register[152]~1826_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[152]~1826_combout\ & (\RAM_controller|Parity_register\(152)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(152),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[152]~1826_combout\,
	combout => \RAM_controller|Parity_register\(152));

-- Location: LCCOMB_X20_Y9_N22
\RAM_controller|Parity_register[153]~2058\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[153]~2058_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[154]~501_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|Parity_register[154]~501_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[153]~2058_combout\);

-- Location: LCCOMB_X23_Y17_N18
\RAM_controller|Parity_register[153]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(153) = (\RAM_controller|Parity_register[153]~2058_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[153]~2058_combout\ & (\RAM_controller|Parity_register\(153)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(153),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[153]~2058_combout\,
	combout => \RAM_controller|Parity_register\(153));

-- Location: LCCOMB_X23_Y17_N2
\RAM_controller|Mux0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~38_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(153)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(152)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(152),
	datad => \RAM_controller|Parity_register\(153),
	combout => \RAM_controller|Mux0~38_combout\);

-- Location: LCCOMB_X20_Y9_N0
\RAM_controller|Parity_register[156]~2057\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[156]~2057_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[155]~481_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[155]~481_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[156]~2057_combout\);

-- Location: LCCOMB_X20_Y9_N30
\RAM_controller|Parity_register[156]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(156) = (\RAM_controller|Parity_register[156]~2057_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[156]~2057_combout\ & ((\RAM_controller|Parity_register\(156))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(156),
	datad => \RAM_controller|Parity_register[156]~2057_combout\,
	combout => \RAM_controller|Parity_register\(156));

-- Location: LCCOMB_X23_Y17_N22
\RAM_controller|Parity_register[157]~1823\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[157]~1823_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[155]~1822_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[155]~1822_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~28_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[157]~1823_combout\);

-- Location: LCCOMB_X23_Y17_N14
\RAM_controller|Parity_register[157]~1824\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[157]~1824_combout\ = (\RAM_controller|Parity_register[157]~1823_combout\) # ((\RAM_controller|Decoder1~9_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~9_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Parity_register[157]~1823_combout\,
	datad => \RAM_controller|Decoder1~14_combout\,
	combout => \RAM_controller|Parity_register[157]~1824_combout\);

-- Location: LCCOMB_X23_Y17_N6
\RAM_controller|Parity_register[157]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(157) = (\RAM_controller|Parity_register[157]~1824_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[157]~1824_combout\ & (\RAM_controller|Parity_register\(157)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(157),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[157]~1824_combout\,
	combout => \RAM_controller|Parity_register\(157));

-- Location: LCCOMB_X23_Y17_N16
\RAM_controller|Mux0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~37_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(157)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(156)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(156),
	datad => \RAM_controller|Parity_register\(157),
	combout => \RAM_controller|Mux0~37_combout\);

-- Location: LCCOMB_X23_Y17_N10
\RAM_controller|Mux1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~22_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(2))))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~37_combout\))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Mux0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~38_combout\,
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Mux0~37_combout\,
	combout => \RAM_controller|Mux1~22_combout\);

-- Location: LCCOMB_X22_Y12_N4
\RAM_controller|Parity_register[158]~1827\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[158]~1827_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Parity_register[155]~1822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~11_combout\,
	datac => \RAM_controller|Parity_register[155]~1822_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[158]~1827_combout\);

-- Location: LCCOMB_X22_Y12_N20
\RAM_controller|Parity_register[158]~1828\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[158]~1828_combout\ = (\RAM_controller|Parity_register[158]~1827_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Decoder1~14_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~7_combout\,
	datab => \RAM_controller|Decoder1~14_combout\,
	datac => \RAM_controller|Parity_register[158]~1827_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[158]~1828_combout\);

-- Location: LCCOMB_X22_Y12_N30
\RAM_controller|Parity_register[158]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(158) = (\RAM_controller|Parity_register[158]~1828_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[158]~1828_combout\ & (\RAM_controller|Parity_register\(158)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(158),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[158]~1828_combout\,
	combout => \RAM_controller|Parity_register\(158));

-- Location: LCCOMB_X20_Y11_N2
\RAM_controller|Parity_register[159]~2059\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[159]~2059_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[163]~208_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[163]~208_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[159]~2059_combout\);

-- Location: LCCOMB_X20_Y11_N26
\RAM_controller|Parity_register[159]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(159) = (\RAM_controller|Parity_register[159]~2059_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[159]~2059_combout\ & (\RAM_controller|Parity_register\(159)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(159),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[159]~2059_combout\,
	combout => \RAM_controller|Parity_register\(159));

-- Location: LCCOMB_X22_Y12_N10
\RAM_controller|Mux0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~39_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(159)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(158)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(158),
	datab => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(159),
	combout => \RAM_controller|Mux0~39_combout\);

-- Location: LCCOMB_X24_Y18_N20
\RAM_controller|Mux1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~23_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux1~22_combout\ & ((\RAM_controller|Mux0~39_combout\))) # (!\RAM_controller|Mux1~22_combout\ & (\RAM_controller|Mux0~36_combout\)))) # (!\VGA_controller|Vcount\(1) & 
-- (((\RAM_controller|Mux1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~36_combout\,
	datac => \RAM_controller|Mux1~22_combout\,
	datad => \RAM_controller|Mux0~39_combout\,
	combout => \RAM_controller|Mux1~23_combout\);

-- Location: LCCOMB_X24_Y18_N6
\RAM_controller|Mux1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~26_combout\ = (\VGA_controller|Vcount\(4) & (\VGA_controller|Vcount\(3))) # (!\VGA_controller|Vcount\(4) & ((\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~23_combout\))) # (!\VGA_controller|Vcount\(3) & 
-- (\RAM_controller|Mux1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux1~25_combout\,
	datad => \RAM_controller|Mux1~23_combout\,
	combout => \RAM_controller|Mux1~26_combout\);

-- Location: LCCOMB_X22_Y15_N2
\RAM_controller|Decoder1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~15_combout\ = (\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(7) & (\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~15_combout\);

-- Location: LCCOMB_X22_Y17_N26
\RAM_controller|Parity_register[131]~1805\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[131]~1805_combout\ = (\RAM_controller|Parity_register[0]~1724_combout\ & (\RAM_controller|Decoder1~15_combout\ & (!\SW[0]~input_o\ & !\RAM_controller|v_count_write\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1724_combout\,
	datab => \RAM_controller|Decoder1~15_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(9),
	combout => \RAM_controller|Parity_register[131]~1805_combout\);

-- Location: LCCOMB_X23_Y13_N22
\RAM_controller|Parity_register[138]~1837\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[138]~1837_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[138]~1837_combout\);

-- Location: LCCOMB_X23_Y13_N2
\RAM_controller|Parity_register[138]~1838\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[138]~1838_combout\ = (\RAM_controller|Parity_register[138]~1837_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~16_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Parity_register[138]~1837_combout\,
	datad => \RAM_controller|Decoder1~30_combout\,
	combout => \RAM_controller|Parity_register[138]~1838_combout\);

-- Location: LCCOMB_X24_Y17_N4
\RAM_controller|Parity_register[138]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(138) = (\RAM_controller|Parity_register[138]~1838_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[138]~1838_combout\ & ((\RAM_controller|Parity_register\(138))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(138),
	datad => \RAM_controller|Parity_register[138]~1838_combout\,
	combout => \RAM_controller|Parity_register\(138));

-- Location: LCCOMB_X23_Y12_N20
\RAM_controller|Parity_register[139]~1835\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[139]~1835_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~31_combout\,
	combout => \RAM_controller|Parity_register[139]~1835_combout\);

-- Location: LCCOMB_X23_Y12_N18
\RAM_controller|Parity_register[139]~1836\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[139]~1836_combout\ = (\RAM_controller|Parity_register[139]~1835_combout\) # ((\RAM_controller|Decoder1~28_combout\ & (\RAM_controller|Decoder1~16_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~28_combout\,
	datab => \RAM_controller|Decoder1~16_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[139]~1835_combout\,
	combout => \RAM_controller|Parity_register[139]~1836_combout\);

-- Location: LCCOMB_X24_Y17_N14
\RAM_controller|Parity_register[139]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(139) = (\RAM_controller|Parity_register[139]~1836_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[139]~1836_combout\ & ((\RAM_controller|Parity_register\(139))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(139),
	datad => \RAM_controller|Parity_register[139]~1836_combout\,
	combout => \RAM_controller|Parity_register\(139));

-- Location: LCCOMB_X24_Y17_N26
\RAM_controller|Mux0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~44_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(139)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(138)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(138),
	datac => \RAM_controller|Parity_register\(139),
	combout => \RAM_controller|Mux0~44_combout\);

-- Location: LCCOMB_X20_Y10_N2
\RAM_controller|Parity_register[143]~2065\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[143]~2065_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[147]~572_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[147]~572_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[143]~2065_combout\);

-- Location: LCCOMB_X20_Y10_N10
\RAM_controller|Parity_register[143]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(143) = (\RAM_controller|Parity_register[143]~2065_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[143]~2065_combout\ & ((\RAM_controller|Parity_register\(143))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(143),
	datad => \RAM_controller|Parity_register[143]~2065_combout\,
	combout => \RAM_controller|Parity_register\(143));

-- Location: LCCOMB_X21_Y17_N8
\RAM_controller|Parity_register[142]~1847\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[142]~1847_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[131]~1805_combout\,
	datac => \RAM_controller|Decoder1~11_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[142]~1847_combout\);

-- Location: LCCOMB_X21_Y13_N16
\RAM_controller|Parity_register[142]~1848\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[142]~1848_combout\ = (\RAM_controller|Parity_register[142]~1847_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[142]~1847_combout\,
	datab => \RAM_controller|Decoder1~7_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~13_combout\,
	combout => \RAM_controller|Parity_register[142]~1848_combout\);

-- Location: LCCOMB_X24_Y17_N18
\RAM_controller|Parity_register[142]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(142) = (\RAM_controller|Parity_register[142]~1848_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[142]~1848_combout\ & ((\RAM_controller|Parity_register\(142))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[142]~1848_combout\,
	datad => \RAM_controller|Parity_register\(142),
	combout => \RAM_controller|Parity_register\(142));

-- Location: LCCOMB_X24_Y17_N2
\RAM_controller|Mux0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~47_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(143))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(142))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(143),
	datad => \RAM_controller|Parity_register\(142),
	combout => \RAM_controller|Mux0~47_combout\);

-- Location: LCCOMB_X23_Y12_N10
\RAM_controller|Parity_register[137]~1843\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[137]~1843_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~27_combout\,
	combout => \RAM_controller|Parity_register[137]~1843_combout\);

-- Location: LCCOMB_X23_Y12_N4
\RAM_controller|Parity_register[137]~1844\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[137]~1844_combout\ = (\RAM_controller|Parity_register[137]~1843_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Decoder1~31_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~16_combout\,
	datab => \RAM_controller|Decoder1~31_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[137]~1843_combout\,
	combout => \RAM_controller|Parity_register[137]~1844_combout\);

-- Location: LCCOMB_X24_Y17_N22
\RAM_controller|Parity_register[137]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(137) = (\RAM_controller|Parity_register[137]~1844_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[137]~1844_combout\ & ((\RAM_controller|Parity_register\(137))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(137),
	datad => \RAM_controller|Parity_register[137]~1844_combout\,
	combout => \RAM_controller|Parity_register\(137));

-- Location: LCCOMB_X23_Y13_N6
\RAM_controller|Parity_register[136]~1845\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[136]~1845_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[131]~1805_combout\,
	datad => \RAM_controller|Decoder1~8_combout\,
	combout => \RAM_controller|Parity_register[136]~1845_combout\);

-- Location: LCCOMB_X23_Y13_N18
\RAM_controller|Parity_register[136]~1846\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[136]~1846_combout\ = (\RAM_controller|Parity_register[136]~1845_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~16_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \RAM_controller|Parity_register[136]~1845_combout\,
	combout => \RAM_controller|Parity_register[136]~1846_combout\);

-- Location: LCCOMB_X24_Y17_N28
\RAM_controller|Parity_register[136]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(136) = (\RAM_controller|Parity_register[136]~1846_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[136]~1846_combout\ & ((\RAM_controller|Parity_register\(136))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(136),
	datad => \RAM_controller|Parity_register[136]~1846_combout\,
	combout => \RAM_controller|Parity_register\(136));

-- Location: LCCOMB_X24_Y17_N30
\RAM_controller|Mux0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~46_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(137))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(136))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(137),
	datad => \RAM_controller|Parity_register\(136),
	combout => \RAM_controller|Mux0~46_combout\);

-- Location: LCCOMB_X23_Y13_N4
\RAM_controller|Parity_register[140]~1841\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[140]~1841_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~30_combout\ & \RAM_controller|Parity_register[131]~1805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~30_combout\,
	datac => \RAM_controller|Parity_register[131]~1805_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[140]~1841_combout\);

-- Location: LCCOMB_X23_Y13_N12
\RAM_controller|Parity_register[140]~1842\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[140]~1842_combout\ = (\RAM_controller|Parity_register[140]~1841_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Decoder1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[140]~1841_combout\,
	datac => \RAM_controller|Decoder1~11_combout\,
	datad => \RAM_controller|Decoder1~16_combout\,
	combout => \RAM_controller|Parity_register[140]~1842_combout\);

-- Location: LCCOMB_X24_Y17_N16
\RAM_controller|Parity_register[140]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(140) = (\RAM_controller|Parity_register[140]~1842_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[140]~1842_combout\ & ((\RAM_controller|Parity_register\(140))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[140]~1842_combout\,
	datad => \RAM_controller|Parity_register\(140),
	combout => \RAM_controller|Parity_register\(140));

-- Location: LCCOMB_X26_Y15_N2
\RAM_controller|Parity_register[141]~1839\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[141]~1839_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[131]~1805_combout\,
	datad => \RAM_controller|Decoder1~28_combout\,
	combout => \RAM_controller|Parity_register[141]~1839_combout\);

-- Location: LCCOMB_X26_Y15_N26
\RAM_controller|Parity_register[141]~1840\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[141]~1840_combout\ = (\RAM_controller|Parity_register[141]~1839_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Decoder1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~9_combout\,
	datac => \RAM_controller|Decoder1~13_combout\,
	datad => \RAM_controller|Parity_register[141]~1839_combout\,
	combout => \RAM_controller|Parity_register[141]~1840_combout\);

-- Location: LCCOMB_X24_Y17_N6
\RAM_controller|Parity_register[141]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(141) = (\RAM_controller|Parity_register[141]~1840_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[141]~1840_combout\ & ((\RAM_controller|Parity_register\(141))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[141]~1840_combout\,
	datad => \RAM_controller|Parity_register\(141),
	combout => \RAM_controller|Parity_register\(141));

-- Location: LCCOMB_X24_Y17_N20
\RAM_controller|Mux0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~45_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(141)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(140)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(140),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(141),
	combout => \RAM_controller|Mux0~45_combout\);

-- Location: LCCOMB_X24_Y17_N24
\RAM_controller|Mux1~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~27_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~45_combout\))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Mux0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~46_combout\,
	datad => \RAM_controller|Mux0~45_combout\,
	combout => \RAM_controller|Mux1~27_combout\);

-- Location: LCCOMB_X24_Y17_N0
\RAM_controller|Mux1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~28_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux1~27_combout\ & ((\RAM_controller|Mux0~47_combout\))) # (!\RAM_controller|Mux1~27_combout\ & (\RAM_controller|Mux0~44_combout\)))) # (!\VGA_controller|Vcount\(1) & 
-- (((\RAM_controller|Mux1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~44_combout\,
	datac => \RAM_controller|Mux0~47_combout\,
	datad => \RAM_controller|Mux1~27_combout\,
	combout => \RAM_controller|Mux1~28_combout\);

-- Location: LCCOMB_X22_Y17_N14
\RAM_controller|Parity_register[132]~1812\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[132]~1812_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \RAM_controller|Decoder1~25_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[132]~1812_combout\);

-- Location: LCCOMB_X22_Y17_N2
\RAM_controller|Parity_register[132]~1813\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[132]~1813_combout\ = (\RAM_controller|Parity_register[132]~1812_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Decoder1~4_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~16_combout\,
	datab => \RAM_controller|Parity_register[132]~1812_combout\,
	datac => \RAM_controller|Decoder1~4_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[132]~1813_combout\);

-- Location: LCCOMB_X23_Y18_N8
\RAM_controller|Parity_register[132]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(132) = (\RAM_controller|Parity_register[132]~1813_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[132]~1813_combout\ & (\RAM_controller|Parity_register\(132)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(132),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[132]~1813_combout\,
	combout => \RAM_controller|Parity_register\(132));

-- Location: LCCOMB_X22_Y17_N12
\RAM_controller|Parity_register[133]~1810\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[133]~1810_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[133]~1810_combout\);

-- Location: LCCOMB_X22_Y17_N20
\RAM_controller|Parity_register[133]~1811\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[133]~1811_combout\ = (\RAM_controller|Parity_register[133]~1810_combout\) # ((\RAM_controller|Decoder1~3_combout\ & (\RAM_controller|Decoder1~16_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[133]~1810_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Decoder1~16_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[133]~1811_combout\);

-- Location: LCCOMB_X23_Y18_N18
\RAM_controller|Parity_register[133]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(133) = (\RAM_controller|Parity_register[133]~1811_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[133]~1811_combout\ & (\RAM_controller|Parity_register\(133)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(133),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[133]~1811_combout\,
	combout => \RAM_controller|Parity_register\(133));

-- Location: LCCOMB_X23_Y18_N4
\RAM_controller|Mux0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~33_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(133)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(132)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(132),
	datad => \RAM_controller|Parity_register\(133),
	combout => \RAM_controller|Mux0~33_combout\);

-- Location: LCCOMB_X21_Y17_N6
\RAM_controller|Parity_register[128]~1816\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[128]~1816_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[131]~1805_combout\,
	datac => \RAM_controller|Decoder1~7_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[128]~1816_combout\);

-- Location: LCCOMB_X21_Y17_N24
\RAM_controller|Parity_register[128]~1817\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[128]~1817_combout\ = (\RAM_controller|Parity_register[128]~1816_combout\) # ((\RAM_controller|Decoder1~26_combout\ & (\RAM_controller|Decoder1~16_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[128]~1816_combout\,
	datab => \RAM_controller|Decoder1~26_combout\,
	datac => \RAM_controller|Decoder1~16_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[128]~1817_combout\);

-- Location: LCCOMB_X24_Y17_N12
\RAM_controller|Parity_register[128]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(128) = (\RAM_controller|Parity_register[128]~1817_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[128]~1817_combout\ & (\RAM_controller|Parity_register\(128)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(128),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[128]~1817_combout\,
	combout => \RAM_controller|Parity_register\(128));

-- Location: LCCOMB_X27_Y15_N14
\RAM_controller|Parity_register[129]~1814\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[129]~1814_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~6_combout\,
	combout => \RAM_controller|Parity_register[129]~1814_combout\);

-- Location: LCCOMB_X27_Y15_N28
\RAM_controller|Parity_register[129]~1815\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[129]~1815_combout\ = (\RAM_controller|Parity_register[129]~1814_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~16_combout\,
	datab => \RAM_controller|Parity_register[129]~1814_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~5_combout\,
	combout => \RAM_controller|Parity_register[129]~1815_combout\);

-- Location: LCCOMB_X24_Y17_N10
\RAM_controller|Parity_register[129]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(129) = (\RAM_controller|Parity_register[129]~1815_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[129]~1815_combout\ & ((\RAM_controller|Parity_register\(129))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[129]~1815_combout\,
	datad => \RAM_controller|Parity_register\(129),
	combout => \RAM_controller|Parity_register\(129));

-- Location: LCCOMB_X24_Y17_N8
\RAM_controller|Mux0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~34_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(129)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(128)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(128),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(129),
	combout => \RAM_controller|Mux0~34_combout\);

-- Location: LCCOMB_X24_Y18_N16
\RAM_controller|Mux1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~20_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Mux0~33_combout\)) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Mux0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~33_combout\,
	datad => \RAM_controller|Mux0~34_combout\,
	combout => \RAM_controller|Mux1~20_combout\);

-- Location: LCCOMB_X22_Y17_N30
\RAM_controller|Parity_register[130]~1808\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[130]~1808_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~26_combout\,
	combout => \RAM_controller|Parity_register[130]~1808_combout\);

-- Location: LCCOMB_X22_Y17_N6
\RAM_controller|Parity_register[130]~1809\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[130]~1809_combout\ = (\RAM_controller|Parity_register[130]~1808_combout\) # ((\RAM_controller|Decoder1~25_combout\ & (\RAM_controller|Decoder1~16_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[130]~1808_combout\,
	datab => \RAM_controller|Decoder1~25_combout\,
	datac => \RAM_controller|Decoder1~16_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[130]~1809_combout\);

-- Location: LCCOMB_X22_Y17_N8
\RAM_controller|Parity_register[130]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(130) = (\RAM_controller|Parity_register[130]~1809_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[130]~1809_combout\ & ((\RAM_controller|Parity_register\(130))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(130),
	datad => \RAM_controller|Parity_register[130]~1809_combout\,
	combout => \RAM_controller|Parity_register\(130));

-- Location: LCCOMB_X22_Y17_N18
\RAM_controller|Parity_register[131]~1806\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[131]~1806_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~5_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[131]~1806_combout\);

-- Location: LCCOMB_X22_Y17_N0
\RAM_controller|Parity_register[131]~1807\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[131]~1807_combout\ = (\RAM_controller|Parity_register[131]~1806_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~16_combout\,
	datab => \RAM_controller|Parity_register[131]~1806_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[131]~1807_combout\);

-- Location: LCCOMB_X22_Y17_N16
\RAM_controller|Parity_register[131]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(131) = (\RAM_controller|Parity_register[131]~1807_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[131]~1807_combout\ & ((\RAM_controller|Parity_register\(131))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(131),
	datad => \RAM_controller|Parity_register[131]~1807_combout\,
	combout => \RAM_controller|Parity_register\(131));

-- Location: LCCOMB_X22_Y17_N28
\RAM_controller|Mux0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~32_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(131)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(130)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(130),
	datad => \RAM_controller|Parity_register\(131),
	combout => \RAM_controller|Mux0~32_combout\);

-- Location: LCCOMB_X27_Y15_N10
\RAM_controller|Parity_register[135]~1818\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[135]~1818_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[135]~1818_combout\);

-- Location: LCCOMB_X27_Y15_N20
\RAM_controller|Parity_register[135]~1819\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[135]~1819_combout\ = (\RAM_controller|Parity_register[135]~1818_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~16_combout\,
	datab => \RAM_controller|Decoder1~27_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[135]~1818_combout\,
	combout => \RAM_controller|Parity_register[135]~1819_combout\);

-- Location: LCCOMB_X23_Y19_N14
\RAM_controller|Parity_register[135]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(135) = (\RAM_controller|Parity_register[135]~1819_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[135]~1819_combout\ & ((\RAM_controller|Parity_register\(135))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(135),
	datad => \RAM_controller|Parity_register[135]~1819_combout\,
	combout => \RAM_controller|Parity_register\(135));

-- Location: LCCOMB_X22_Y17_N4
\RAM_controller|Parity_register[134]~1820\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[134]~1820_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[131]~1805_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[131]~1805_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~4_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[134]~1820_combout\);

-- Location: LCCOMB_X23_Y13_N14
\RAM_controller|Parity_register[134]~1821\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[134]~1821_combout\ = (\RAM_controller|Parity_register[134]~1820_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Decoder1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~8_combout\,
	datac => \RAM_controller|Parity_register[134]~1820_combout\,
	datad => \RAM_controller|Decoder1~16_combout\,
	combout => \RAM_controller|Parity_register[134]~1821_combout\);

-- Location: LCCOMB_X23_Y19_N28
\RAM_controller|Parity_register[134]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(134) = (\RAM_controller|Parity_register[134]~1821_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[134]~1821_combout\ & (\RAM_controller|Parity_register\(134)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(134),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[134]~1821_combout\,
	combout => \RAM_controller|Parity_register\(134));

-- Location: LCCOMB_X23_Y19_N12
\RAM_controller|Mux0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~35_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(135))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(134))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(135),
	datad => \RAM_controller|Parity_register\(134),
	combout => \RAM_controller|Mux0~35_combout\);

-- Location: LCCOMB_X24_Y18_N2
\RAM_controller|Mux1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~21_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux1~20_combout\ & ((\RAM_controller|Mux0~35_combout\))) # (!\RAM_controller|Mux1~20_combout\ & (\RAM_controller|Mux0~32_combout\)))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Mux1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux1~20_combout\,
	datac => \RAM_controller|Mux0~32_combout\,
	datad => \RAM_controller|Mux0~35_combout\,
	combout => \RAM_controller|Mux1~21_combout\);

-- Location: LCCOMB_X24_Y18_N28
\RAM_controller|Mux1~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~29_combout\ = (\RAM_controller|Mux1~26_combout\ & ((\RAM_controller|Mux1~28_combout\) # ((!\VGA_controller|Vcount\(4))))) # (!\RAM_controller|Mux1~26_combout\ & (((\VGA_controller|Vcount\(4) & \RAM_controller|Mux1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~26_combout\,
	datab => \RAM_controller|Mux1~28_combout\,
	datac => \VGA_controller|Vcount\(4),
	datad => \RAM_controller|Mux1~21_combout\,
	combout => \RAM_controller|Mux1~29_combout\);

-- Location: LCCOMB_X24_Y18_N26
\RAM_controller|Mux1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~30_combout\ = (\RAM_controller|Add53~1_combout\ & (\RAM_controller|Add53~2_combout\)) # (!\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\ & (\RAM_controller|Mux1~19_combout\)) # (!\RAM_controller|Add53~2_combout\ 
-- & ((\RAM_controller|Mux1~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux1~19_combout\,
	datad => \RAM_controller|Mux1~29_combout\,
	combout => \RAM_controller|Mux1~30_combout\);

-- Location: LCCOMB_X21_Y14_N12
\RAM_controller|Parity_register[221]~1743\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[221]~1743_combout\ = (!\SW[0]~input_o\ & (\RAM_controller|Decoder1~2_combout\ & (!\RAM_controller|v_count_write\(9) & \RAM_controller|Parity_register[0]~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~2_combout\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|Parity_register[0]~1724_combout\,
	combout => \RAM_controller|Parity_register[221]~1743_combout\);

-- Location: LCCOMB_X21_Y14_N10
\RAM_controller|Parity_register[214]~1754\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[214]~1754_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[221]~1743_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[221]~1743_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~4_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[214]~1754_combout\);

-- Location: LCCOMB_X22_Y14_N28
\RAM_controller|Decoder1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~10_combout\ = (\RAM_controller|v_count_write\(4) & (!\RAM_controller|v_count_write\(5) & (\RAM_controller|v_count_write\(7) & \RAM_controller|v_count_write\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(6),
	combout => \RAM_controller|Decoder1~10_combout\);

-- Location: LCCOMB_X21_Y14_N18
\RAM_controller|Parity_register[214]~1755\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[214]~1755_combout\ = (\RAM_controller|Parity_register[214]~1754_combout\) # ((\RAM_controller|Decoder1~10_combout\ & (\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[214]~1754_combout\,
	datab => \RAM_controller|Decoder1~10_combout\,
	datac => \RAM_controller|Decoder1~8_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[214]~1755_combout\);

-- Location: LCCOMB_X26_Y18_N4
\RAM_controller|Parity_register[214]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(214) = (\RAM_controller|Parity_register[214]~1755_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[214]~1755_combout\ & ((\RAM_controller|Parity_register\(214))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(214),
	datad => \RAM_controller|Parity_register[214]~1755_combout\,
	combout => \RAM_controller|Parity_register\(214));

-- Location: LCCOMB_X22_Y14_N14
\RAM_controller|Parity_register[215]~1752\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[215]~1752_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Parity_register[221]~1743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[221]~1743_combout\,
	combout => \RAM_controller|Parity_register[215]~1752_combout\);

-- Location: LCCOMB_X22_Y14_N20
\RAM_controller|Parity_register[215]~1753\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[215]~1753_combout\ = (\RAM_controller|Parity_register[215]~1752_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Decoder1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[215]~1752_combout\,
	datac => \RAM_controller|Decoder1~27_combout\,
	datad => \RAM_controller|Decoder1~10_combout\,
	combout => \RAM_controller|Parity_register[215]~1753_combout\);

-- Location: LCCOMB_X26_Y18_N2
\RAM_controller|Parity_register[215]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(215) = (\RAM_controller|Parity_register[215]~1753_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[215]~1753_combout\ & ((\RAM_controller|Parity_register\(215))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[215]~1753_combout\,
	datad => \RAM_controller|Parity_register\(215),
	combout => \RAM_controller|Parity_register\(215));

-- Location: LCCOMB_X26_Y18_N20
\RAM_controller|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~11_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(215)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(214)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(214),
	datad => \RAM_controller|Parity_register\(215),
	combout => \RAM_controller|Mux0~11_combout\);

-- Location: LCCOMB_X17_Y13_N18
\RAM_controller|Parity_register[219]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[219]~29_combout\ = (\RAM_controller|v_count_write\(4) & (!\RAM_controller|v_count_write\(8) & \RAM_controller|v_count_write\(1))) # (!\RAM_controller|v_count_write\(4) & (\RAM_controller|v_count_write\(8) & 
-- !\RAM_controller|v_count_write\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datac => \RAM_controller|v_count_write\(8),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Parity_register[219]~29_combout\);

-- Location: LCCOMB_X17_Y13_N2
\RAM_controller|Parity_register[219]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[219]~26_combout\ = (!\RAM_controller|v_count_write\(9) & (\RAM_controller|v_count_write\(6) & \RAM_controller|Parity_register[219]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|Parity_register[219]~29_combout\,
	combout => \RAM_controller|Parity_register[219]~26_combout\);

-- Location: LCCOMB_X17_Y15_N26
\RAM_controller|Parity_register[212]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[212]~94_combout\ = (\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(5) & (\RAM_controller|v_count_write\(7) & \RAM_controller|Parity_register[219]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|Parity_register[219]~26_combout\,
	combout => \RAM_controller|Parity_register[212]~94_combout\);

-- Location: LCCOMB_X17_Y15_N28
\RAM_controller|Parity_register[208]~2038\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[208]~2038_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[212]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[212]~94_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[208]~2038_combout\);

-- Location: LCCOMB_X19_Y11_N26
\RAM_controller|Parity_register[208]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(208) = (\RAM_controller|Parity_register[208]~2038_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[208]~2038_combout\ & ((\RAM_controller|Parity_register\(208))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(208),
	datad => \RAM_controller|Parity_register[208]~2038_combout\,
	combout => \RAM_controller|Parity_register\(208));

-- Location: LCCOMB_X17_Y13_N16
\RAM_controller|Parity_register[218]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[218]~48_combout\ = (\RAM_controller|v_count_write\(4) & (\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(8) & !\RAM_controller|v_count_write\(1)))) # (!\RAM_controller|v_count_write\(4) & 
-- (!\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(8) & \RAM_controller|v_count_write\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|v_count_write\(8),
	datad => \RAM_controller|v_count_write\(1),
	combout => \RAM_controller|Parity_register[218]~48_combout\);

-- Location: LCCOMB_X17_Y13_N28
\RAM_controller|Parity_register[218]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[218]~46_combout\ = (!\RAM_controller|v_count_write\(9) & \RAM_controller|Parity_register[218]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|Parity_register[218]~48_combout\,
	combout => \RAM_controller|Parity_register[218]~46_combout\);

-- Location: LCCOMB_X17_Y13_N0
\RAM_controller|Parity_register[218]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[218]~43_combout\ = (\RAM_controller|v_count_write\(6) & (\RAM_controller|Parity_register[218]~46_combout\ & (!\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|Parity_register[218]~46_combout\,
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[218]~43_combout\);

-- Location: LCCOMB_X19_Y11_N28
\RAM_controller|Parity_register[209]~2037\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[209]~2037_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[218]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|Parity_register[218]~43_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[209]~2037_combout\);

-- Location: LCCOMB_X19_Y11_N10
\RAM_controller|Parity_register[209]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(209) = (\RAM_controller|Parity_register[209]~2037_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[209]~2037_combout\ & (\RAM_controller|Parity_register\(209)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(209),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[209]~2037_combout\,
	combout => \RAM_controller|Parity_register\(209));

-- Location: LCCOMB_X19_Y11_N12
\RAM_controller|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~10_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(209)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(208)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(208),
	datad => \RAM_controller|Parity_register\(209),
	combout => \RAM_controller|Mux0~10_combout\);

-- Location: LCCOMB_X20_Y11_N22
\RAM_controller|Parity_register[210]~2036\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[210]~2036_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[218]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|Parity_register[218]~43_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[210]~2036_combout\);

-- Location: LCCOMB_X19_Y11_N14
\RAM_controller|Parity_register[210]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(210) = (\RAM_controller|Parity_register[210]~2036_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[210]~2036_combout\ & (\RAM_controller|Parity_register\(210)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(210),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[210]~2036_combout\,
	combout => \RAM_controller|Parity_register\(210));

-- Location: LCCOMB_X17_Y15_N22
\RAM_controller|Parity_register[211]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[211]~114_combout\ = (!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(5) & (\RAM_controller|v_count_write\(7) & \RAM_controller|Parity_register[219]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|Parity_register[219]~26_combout\,
	combout => \RAM_controller|Parity_register[211]~114_combout\);

-- Location: LCCOMB_X17_Y15_N18
\RAM_controller|Parity_register[211]~2035\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[211]~2035_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[211]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[211]~114_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[211]~2035_combout\);

-- Location: LCCOMB_X17_Y15_N20
\RAM_controller|Parity_register[211]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(211) = (\RAM_controller|Parity_register[211]~2035_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[211]~2035_combout\ & (\RAM_controller|Parity_register\(211)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(211),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[211]~2035_combout\,
	combout => \RAM_controller|Parity_register\(211));

-- Location: LCCOMB_X19_Y11_N0
\RAM_controller|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~9_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(211)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(210)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(210),
	datad => \RAM_controller|Parity_register\(211),
	combout => \RAM_controller|Mux0~9_combout\);

-- Location: LCCOMB_X19_Y11_N16
\RAM_controller|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~4_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Mux0~9_combout\)))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(2) & (\RAM_controller|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~10_combout\,
	datad => \RAM_controller|Mux0~9_combout\,
	combout => \RAM_controller|Mux1~4_combout\);

-- Location: LCCOMB_X21_Y14_N20
\RAM_controller|Parity_register[213]~1750\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[213]~1750_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[221]~1743_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[221]~1743_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~1_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[213]~1750_combout\);

-- Location: LCCOMB_X22_Y14_N2
\RAM_controller|Parity_register[213]~1751\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[213]~1751_combout\ = (\RAM_controller|Parity_register[213]~1750_combout\) # ((\RAM_controller|Decoder1~3_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \RAM_controller|Parity_register[213]~1750_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~10_combout\,
	combout => \RAM_controller|Parity_register[213]~1751_combout\);

-- Location: LCCOMB_X22_Y14_N30
\RAM_controller|Parity_register[213]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(213) = (\RAM_controller|Parity_register[213]~1751_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[213]~1751_combout\ & ((\RAM_controller|Parity_register\(213))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(213),
	datad => \RAM_controller|Parity_register[213]~1751_combout\,
	combout => \RAM_controller|Parity_register\(213));

-- Location: LCCOMB_X17_Y15_N30
\RAM_controller|Parity_register[212]~2034\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[212]~2034_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[212]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[212]~94_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[212]~2034_combout\);

-- Location: LCCOMB_X20_Y13_N18
\RAM_controller|Parity_register[212]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(212) = (\RAM_controller|Parity_register[212]~2034_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[212]~2034_combout\ & ((\RAM_controller|Parity_register\(212))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(212),
	datad => \RAM_controller|Parity_register[212]~2034_combout\,
	combout => \RAM_controller|Parity_register\(212));

-- Location: LCCOMB_X22_Y14_N26
\RAM_controller|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~8_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(213))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(212))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(213),
	datad => \RAM_controller|Parity_register\(212),
	combout => \RAM_controller|Mux0~8_combout\);

-- Location: LCCOMB_X24_Y18_N8
\RAM_controller|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~5_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux1~4_combout\ & (\RAM_controller|Mux0~11_combout\)) # (!\RAM_controller|Mux1~4_combout\ & ((\RAM_controller|Mux0~8_combout\))))) # (!\VGA_controller|Vcount\(2) & 
-- (((\RAM_controller|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~11_combout\,
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux1~4_combout\,
	datad => \RAM_controller|Mux0~8_combout\,
	combout => \RAM_controller|Mux1~5_combout\);

-- Location: LCCOMB_X21_Y17_N20
\RAM_controller|Parity_register[221]~1744\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[221]~1744_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[221]~1743_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[221]~1743_combout\,
	datac => \RAM_controller|Decoder1~28_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[221]~1744_combout\);

-- Location: LCCOMB_X22_Y15_N6
\RAM_controller|Decoder1~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~29_combout\ = (\RAM_controller|v_count_write\(6) & (\RAM_controller|v_count_write\(7) & (\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~29_combout\);

-- Location: LCCOMB_X22_Y17_N24
\RAM_controller|Parity_register[221]~1745\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[221]~1745_combout\ = (\RAM_controller|Parity_register[221]~1744_combout\) # ((\RAM_controller|Decoder1~9_combout\ & (\RAM_controller|Decoder1~29_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~9_combout\,
	datab => \RAM_controller|Parity_register[221]~1744_combout\,
	datac => \RAM_controller|Decoder1~29_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[221]~1745_combout\);

-- Location: LCCOMB_X23_Y17_N26
\RAM_controller|Parity_register[221]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(221) = (\RAM_controller|Parity_register[221]~1745_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[221]~1745_combout\ & ((\RAM_controller|Parity_register\(221))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(221),
	datad => \RAM_controller|Parity_register[221]~1745_combout\,
	combout => \RAM_controller|Parity_register\(221));

-- Location: LCCOMB_X16_Y10_N0
\RAM_controller|Parity_register[220]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[220]~6_combout\ = (\RAM_controller|Parity_register[220]~9_combout\ & (!\RAM_controller|v_count_write\(9) & \RAM_controller|v_count_write\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[220]~9_combout\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|v_count_write\(6),
	combout => \RAM_controller|Parity_register[220]~6_combout\);

-- Location: LCCOMB_X16_Y10_N12
\RAM_controller|Parity_register[220]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[220]~3_combout\ = (\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(5) & (\RAM_controller|v_count_write\(7) & \RAM_controller|Parity_register[220]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|Parity_register[220]~6_combout\,
	combout => \RAM_controller|Parity_register[220]~3_combout\);

-- Location: LCCOMB_X15_Y10_N14
\RAM_controller|Parity_register[220]~2029\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[220]~2029_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[220]~3_combout\ & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|Parity_register[220]~3_combout\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[220]~2029_combout\);

-- Location: LCCOMB_X19_Y11_N30
\RAM_controller|Parity_register[220]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(220) = (\RAM_controller|Parity_register[220]~2029_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[220]~2029_combout\ & ((\RAM_controller|Parity_register\(220))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(220),
	datad => \RAM_controller|Parity_register[220]~2029_combout\,
	combout => \RAM_controller|Parity_register\(220));

-- Location: LCCOMB_X23_Y17_N12
\RAM_controller|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~4_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(221))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(220))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(221),
	datad => \RAM_controller|Parity_register\(220),
	combout => \RAM_controller|Mux0~4_combout\);

-- Location: LCCOMB_X20_Y11_N0
\RAM_controller|Parity_register[223]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[223]~77_combout\ = (\RAM_controller|Parity_register[223]~80_combout\ & (!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(6) & \RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~80_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[223]~77_combout\);

-- Location: LCCOMB_X20_Y12_N6
\RAM_controller|Parity_register[223]~2033\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[223]~2033_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[223]~77_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[223]~77_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[223]~2033_combout\);

-- Location: LCCOMB_X20_Y12_N4
\RAM_controller|Parity_register[223]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(223) = (\RAM_controller|Parity_register[223]~2033_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[223]~2033_combout\ & ((\RAM_controller|Parity_register\(223))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(223),
	datad => \RAM_controller|Parity_register[223]~2033_combout\,
	combout => \RAM_controller|Parity_register\(223));

-- Location: LCCOMB_X22_Y12_N28
\RAM_controller|Parity_register[222]~1748\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[222]~1748_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[221]~1743_combout\ & \RAM_controller|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[221]~1743_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~11_combout\,
	combout => \RAM_controller|Parity_register[222]~1748_combout\);

-- Location: LCCOMB_X22_Y12_N8
\RAM_controller|Parity_register[222]~1749\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[222]~1749_combout\ = (\RAM_controller|Parity_register[222]~1748_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Decoder1~29_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~7_combout\,
	datab => \RAM_controller|Parity_register[222]~1748_combout\,
	datac => \RAM_controller|Decoder1~29_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[222]~1749_combout\);

-- Location: LCCOMB_X24_Y16_N18
\RAM_controller|Parity_register[222]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(222) = (\RAM_controller|Parity_register[222]~1749_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[222]~1749_combout\ & ((\RAM_controller|Parity_register\(222))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[222]~1749_combout\,
	datad => \RAM_controller|Parity_register\(222),
	combout => \RAM_controller|Parity_register\(222));

-- Location: LCCOMB_X24_Y16_N2
\RAM_controller|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~7_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(223))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(222))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(223),
	datad => \RAM_controller|Parity_register\(222),
	combout => \RAM_controller|Mux0~7_combout\);

-- Location: LCCOMB_X26_Y13_N26
\RAM_controller|Parity_register[218]~2031\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[218]~2031_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[218]~43_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|Parity_register[218]~43_combout\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[218]~2031_combout\);

-- Location: LCCOMB_X26_Y13_N8
\RAM_controller|Parity_register[218]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(218) = (\RAM_controller|Parity_register[218]~2031_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[218]~2031_combout\ & ((\RAM_controller|Parity_register\(218))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(218),
	datad => \RAM_controller|Parity_register[218]~2031_combout\,
	combout => \RAM_controller|Parity_register\(218));

-- Location: LCCOMB_X17_Y15_N24
\RAM_controller|Parity_register[219]~2030\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[219]~2030_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[211]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[211]~114_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[219]~2030_combout\);

-- Location: LCCOMB_X20_Y13_N22
\RAM_controller|Parity_register[219]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(219) = (\RAM_controller|Parity_register[219]~2030_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[219]~2030_combout\ & ((\RAM_controller|Parity_register\(219))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(219),
	datad => \RAM_controller|Parity_register[219]~2030_combout\,
	combout => \RAM_controller|Parity_register\(219));

-- Location: LCCOMB_X26_Y13_N24
\RAM_controller|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~5_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(219)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(218)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(218),
	datad => \RAM_controller|Parity_register\(219),
	combout => \RAM_controller|Mux0~5_combout\);

-- Location: LCCOMB_X26_Y13_N6
\RAM_controller|Parity_register[217]~2032\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[217]~2032_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[218]~43_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|Parity_register[218]~43_combout\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[217]~2032_combout\);

-- Location: LCCOMB_X26_Y13_N30
\RAM_controller|Parity_register[217]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(217) = (\RAM_controller|Parity_register[217]~2032_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[217]~2032_combout\ & ((\RAM_controller|Parity_register\(217))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(217),
	datad => \RAM_controller|Parity_register[217]~2032_combout\,
	combout => \RAM_controller|Parity_register\(217));

-- Location: LCCOMB_X22_Y11_N16
\RAM_controller|Parity_register[216]~1746\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[216]~1746_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[221]~1743_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[221]~1743_combout\,
	datac => \RAM_controller|Decoder1~8_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[216]~1746_combout\);

-- Location: LCCOMB_X22_Y11_N10
\RAM_controller|Parity_register[216]~1747\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[216]~1747_combout\ = (\RAM_controller|Parity_register[216]~1746_combout\) # ((\RAM_controller|Decoder1~10_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~10_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \RAM_controller|Parity_register[216]~1746_combout\,
	combout => \RAM_controller|Parity_register[216]~1747_combout\);

-- Location: LCCOMB_X23_Y14_N20
\RAM_controller|Parity_register[216]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(216) = (\RAM_controller|Parity_register[216]~1747_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[216]~1747_combout\ & ((\RAM_controller|Parity_register\(216))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[216]~1747_combout\,
	datad => \RAM_controller|Parity_register\(216),
	combout => \RAM_controller|Parity_register\(216));

-- Location: LCCOMB_X23_Y14_N24
\RAM_controller|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~6_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(217))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(216))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(217),
	datad => \RAM_controller|Parity_register\(216),
	combout => \RAM_controller|Mux0~6_combout\);

-- Location: LCCOMB_X23_Y17_N24
\RAM_controller|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~2_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Mux0~5_combout\)))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~5_combout\,
	datad => \RAM_controller|Mux0~6_combout\,
	combout => \RAM_controller|Mux1~2_combout\);

-- Location: LCCOMB_X23_Y17_N20
\RAM_controller|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~3_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux1~2_combout\ & ((\RAM_controller|Mux0~7_combout\))) # (!\RAM_controller|Mux1~2_combout\ & (\RAM_controller|Mux0~4_combout\)))) # (!\VGA_controller|Vcount\(2) & 
-- (((\RAM_controller|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~4_combout\,
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~7_combout\,
	datad => \RAM_controller|Mux1~2_combout\,
	combout => \RAM_controller|Mux1~3_combout\);

-- Location: LCCOMB_X24_Y18_N10
\RAM_controller|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~6_combout\ = (\VGA_controller|Vcount\(4) & (\VGA_controller|Vcount\(3))) # (!\VGA_controller|Vcount\(4) & ((\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~3_combout\))) # (!\VGA_controller|Vcount\(3) & 
-- (\RAM_controller|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux1~5_combout\,
	datad => \RAM_controller|Mux1~3_combout\,
	combout => \RAM_controller|Mux1~6_combout\);

-- Location: LCCOMB_X22_Y12_N2
\RAM_controller|Parity_register[206]~1768\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[206]~1768_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Parity_register[197]~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~11_combout\,
	datac => \RAM_controller|Parity_register[197]~1726_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[206]~1768_combout\);

-- Location: LCCOMB_X22_Y12_N14
\RAM_controller|Parity_register[206]~1769\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[206]~1769_combout\ = (\RAM_controller|Parity_register[206]~1768_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Decoder1~10_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~7_combout\,
	datab => \RAM_controller|Parity_register[206]~1768_combout\,
	datac => \RAM_controller|Decoder1~10_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[206]~1769_combout\);

-- Location: LCCOMB_X24_Y16_N14
\RAM_controller|Parity_register[206]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(206) = (\RAM_controller|Parity_register[206]~1769_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[206]~1769_combout\ & ((\RAM_controller|Parity_register\(206))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(206),
	datad => \RAM_controller|Parity_register[206]~1769_combout\,
	combout => \RAM_controller|Parity_register\(206));

-- Location: LCCOMB_X16_Y10_N18
\RAM_controller|Parity_register[207]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[207]~188_combout\ = (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(5) & (\RAM_controller|v_count_write\(7) & \RAM_controller|Parity_register[220]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|Parity_register[220]~6_combout\,
	combout => \RAM_controller|Parity_register[207]~188_combout\);

-- Location: LCCOMB_X16_Y10_N20
\RAM_controller|Parity_register[207]~2039\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[207]~2039_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[207]~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|Parity_register[207]~188_combout\,
	combout => \RAM_controller|Parity_register[207]~2039_combout\);

-- Location: LCCOMB_X16_Y10_N6
\RAM_controller|Parity_register[207]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(207) = (\RAM_controller|Parity_register[207]~2039_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[207]~2039_combout\ & ((\RAM_controller|Parity_register\(207))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(207),
	datad => \RAM_controller|Parity_register[207]~2039_combout\,
	combout => \RAM_controller|Parity_register\(207));

-- Location: LCCOMB_X24_Y16_N26
\RAM_controller|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~15_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(207)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(206)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(206),
	datad => \RAM_controller|Parity_register\(207),
	combout => \RAM_controller|Mux0~15_combout\);

-- Location: LCCOMB_X23_Y12_N6
\RAM_controller|Parity_register[201]~1764\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[201]~1764_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[197]~1726_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~27_combout\,
	combout => \RAM_controller|Parity_register[201]~1764_combout\);

-- Location: LCCOMB_X23_Y12_N2
\RAM_controller|Parity_register[201]~1765\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[201]~1765_combout\ = (\RAM_controller|Parity_register[201]~1764_combout\) # ((\RAM_controller|Decoder1~2_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[201]~1764_combout\,
	datab => \RAM_controller|Decoder1~2_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~31_combout\,
	combout => \RAM_controller|Parity_register[201]~1765_combout\);

-- Location: LCCOMB_X23_Y12_N8
\RAM_controller|Parity_register[201]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(201) = (\RAM_controller|Parity_register[201]~1765_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[201]~1765_combout\ & ((\RAM_controller|Parity_register\(201))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(201),
	datad => \RAM_controller|Parity_register[201]~1765_combout\,
	combout => \RAM_controller|Parity_register\(201));

-- Location: LCCOMB_X22_Y16_N18
\RAM_controller|Parity_register[200]~1766\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[200]~1766_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Parity_register[197]~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \RAM_controller|Parity_register[197]~1726_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[200]~1766_combout\);

-- Location: LCCOMB_X22_Y16_N20
\RAM_controller|Parity_register[200]~1767\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[200]~1767_combout\ = (\RAM_controller|Parity_register[200]~1766_combout\) # ((\RAM_controller|Decoder1~2_combout\ & (\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~2_combout\,
	datab => \RAM_controller|Decoder1~12_combout\,
	datac => \RAM_controller|Parity_register[200]~1766_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[200]~1767_combout\);

-- Location: LCCOMB_X23_Y14_N6
\RAM_controller|Parity_register[200]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(200) = (\RAM_controller|Parity_register[200]~1767_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[200]~1767_combout\ & ((\RAM_controller|Parity_register\(200))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[200]~1767_combout\,
	datad => \RAM_controller|Parity_register\(200),
	combout => \RAM_controller|Parity_register\(200));

-- Location: LCCOMB_X23_Y14_N30
\RAM_controller|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~14_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(201))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(200))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(201),
	datab => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(200),
	combout => \RAM_controller|Mux0~14_combout\);

-- Location: LCCOMB_X21_Y12_N26
\RAM_controller|Parity_register[203]~1760\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[203]~1760_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[197]~1726_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~31_combout\,
	combout => \RAM_controller|Parity_register[203]~1760_combout\);

-- Location: LCCOMB_X21_Y12_N2
\RAM_controller|Parity_register[203]~1761\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[203]~1761_combout\ = (\RAM_controller|Parity_register[203]~1760_combout\) # ((\RAM_controller|Decoder1~28_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[203]~1760_combout\,
	datab => \RAM_controller|Decoder1~28_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~2_combout\,
	combout => \RAM_controller|Parity_register[203]~1761_combout\);

-- Location: LCCOMB_X21_Y12_N22
\RAM_controller|Parity_register[203]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(203) = (\RAM_controller|Parity_register[203]~1761_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[203]~1761_combout\ & ((\RAM_controller|Parity_register\(203))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(203),
	datad => \RAM_controller|Parity_register[203]~1761_combout\,
	combout => \RAM_controller|Parity_register\(203));

-- Location: LCCOMB_X22_Y16_N26
\RAM_controller|Parity_register[202]~1762\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[202]~1762_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Parity_register[197]~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~12_combout\,
	datab => \RAM_controller|Parity_register[197]~1726_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[202]~1762_combout\);

-- Location: LCCOMB_X22_Y16_N12
\RAM_controller|Parity_register[202]~1763\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[202]~1763_combout\ = (\RAM_controller|Parity_register[202]~1762_combout\) # ((\RAM_controller|Decoder1~30_combout\ & (\RAM_controller|Decoder1~2_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[202]~1762_combout\,
	datab => \RAM_controller|Decoder1~30_combout\,
	datac => \RAM_controller|Decoder1~2_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[202]~1763_combout\);

-- Location: LCCOMB_X24_Y16_N12
\RAM_controller|Parity_register[202]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(202) = (\RAM_controller|Parity_register[202]~1763_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[202]~1763_combout\ & ((\RAM_controller|Parity_register\(202))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[202]~1763_combout\,
	datad => \RAM_controller|Parity_register\(202),
	combout => \RAM_controller|Parity_register\(202));

-- Location: LCCOMB_X24_Y16_N24
\RAM_controller|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~13_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(203))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(202))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(203),
	datad => \RAM_controller|Parity_register\(202),
	combout => \RAM_controller|Mux0~13_combout\);

-- Location: LCCOMB_X23_Y14_N8
\RAM_controller|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~7_combout\ = (\VGA_controller|Vcount\(2) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~13_combout\))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~14_combout\,
	datad => \RAM_controller|Mux0~13_combout\,
	combout => \RAM_controller|Mux1~7_combout\);

-- Location: LCCOMB_X24_Y12_N6
\RAM_controller|Parity_register[204]~1758\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[204]~1758_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[197]~1726_combout\,
	datac => \RAM_controller|Decoder1~30_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[204]~1758_combout\);

-- Location: LCCOMB_X24_Y12_N28
\RAM_controller|Parity_register[204]~1759\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[204]~1759_combout\ = (\RAM_controller|Parity_register[204]~1758_combout\) # ((\RAM_controller|Decoder1~11_combout\ & (\RAM_controller|Decoder1~2_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[204]~1758_combout\,
	datab => \RAM_controller|Decoder1~11_combout\,
	datac => \RAM_controller|Decoder1~2_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[204]~1759_combout\);

-- Location: LCCOMB_X21_Y12_N8
\RAM_controller|Parity_register[204]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(204) = (\RAM_controller|Parity_register[204]~1759_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[204]~1759_combout\ & ((\RAM_controller|Parity_register\(204))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(204),
	datad => \RAM_controller|Parity_register[204]~1759_combout\,
	combout => \RAM_controller|Parity_register\(204));

-- Location: LCCOMB_X21_Y12_N28
\RAM_controller|Parity_register[205]~1756\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[205]~1756_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[197]~1726_combout\,
	datab => \RAM_controller|Decoder1~28_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[205]~1756_combout\);

-- Location: LCCOMB_X21_Y12_N24
\RAM_controller|Parity_register[205]~1757\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[205]~1757_combout\ = (\RAM_controller|Parity_register[205]~1756_combout\) # ((\RAM_controller|Decoder1~10_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~10_combout\,
	datab => \RAM_controller|Parity_register[205]~1756_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~9_combout\,
	combout => \RAM_controller|Parity_register[205]~1757_combout\);

-- Location: LCCOMB_X21_Y12_N0
\RAM_controller|Parity_register[205]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(205) = (\RAM_controller|Parity_register[205]~1757_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[205]~1757_combout\ & ((\RAM_controller|Parity_register\(205))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(205),
	datad => \RAM_controller|Parity_register[205]~1757_combout\,
	combout => \RAM_controller|Parity_register\(205));

-- Location: LCCOMB_X21_Y12_N10
\RAM_controller|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~12_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(205)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(204)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(204),
	datad => \RAM_controller|Parity_register\(205),
	combout => \RAM_controller|Mux0~12_combout\);

-- Location: LCCOMB_X23_Y14_N26
\RAM_controller|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~8_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux1~7_combout\ & (\RAM_controller|Mux0~15_combout\)) # (!\RAM_controller|Mux1~7_combout\ & ((\RAM_controller|Mux0~12_combout\))))) # (!\VGA_controller|Vcount\(2) & 
-- (((\RAM_controller|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~15_combout\,
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux1~7_combout\,
	datad => \RAM_controller|Mux0~12_combout\,
	combout => \RAM_controller|Mux1~8_combout\);

-- Location: LCCOMB_X22_Y16_N24
\RAM_controller|Parity_register[192]~1737\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[192]~1737_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[197]~1726_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~7_combout\,
	combout => \RAM_controller|Parity_register[192]~1737_combout\);

-- Location: LCCOMB_X22_Y16_N14
\RAM_controller|Parity_register[192]~1738\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[192]~1738_combout\ = (\RAM_controller|Parity_register[192]~1737_combout\) # ((\RAM_controller|Decoder1~26_combout\ & (\RAM_controller|Decoder1~2_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~26_combout\,
	datab => \RAM_controller|Parity_register[192]~1737_combout\,
	datac => \RAM_controller|Decoder1~2_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[192]~1738_combout\);

-- Location: LCCOMB_X23_Y14_N22
\RAM_controller|Parity_register[192]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(192) = (\RAM_controller|Parity_register[192]~1738_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[192]~1738_combout\ & ((\RAM_controller|Parity_register\(192))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(192),
	datad => \RAM_controller|Parity_register[192]~1738_combout\,
	combout => \RAM_controller|Parity_register\(192));

-- Location: LCCOMB_X20_Y14_N12
\RAM_controller|Parity_register[193]~1735\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[193]~1735_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~6_combout\ & \RAM_controller|Parity_register[197]~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~6_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Parity_register[197]~1726_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[193]~1735_combout\);

-- Location: LCCOMB_X20_Y14_N24
\RAM_controller|Parity_register[193]~1736\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[193]~1736_combout\ = (\RAM_controller|Parity_register[193]~1735_combout\) # ((\RAM_controller|Decoder1~2_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~2_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~5_combout\,
	datad => \RAM_controller|Parity_register[193]~1735_combout\,
	combout => \RAM_controller|Parity_register[193]~1736_combout\);

-- Location: LCCOMB_X23_Y14_N28
\RAM_controller|Parity_register[193]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(193) = (\RAM_controller|Parity_register[193]~1736_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[193]~1736_combout\ & ((\RAM_controller|Parity_register\(193))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[193]~1736_combout\,
	datad => \RAM_controller|Parity_register\(193),
	combout => \RAM_controller|Parity_register\(193));

-- Location: LCCOMB_X23_Y14_N2
\RAM_controller|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~2_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(193)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(192)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(192),
	datad => \RAM_controller|Parity_register\(193),
	combout => \RAM_controller|Mux0~2_combout\);

-- Location: LCCOMB_X22_Y16_N10
\RAM_controller|Parity_register[195]~1731\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[195]~1731_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~5_combout\ & \RAM_controller|Parity_register[197]~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~5_combout\,
	datad => \RAM_controller|Parity_register[197]~1726_combout\,
	combout => \RAM_controller|Parity_register[195]~1731_combout\);

-- Location: LCCOMB_X22_Y16_N0
\RAM_controller|Parity_register[195]~1732\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[195]~1732_combout\ = (\RAM_controller|Parity_register[195]~1731_combout\) # ((\RAM_controller|Decoder1~1_combout\ & (\RAM_controller|Decoder1~2_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~1_combout\,
	datab => \RAM_controller|Decoder1~2_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[195]~1731_combout\,
	combout => \RAM_controller|Parity_register[195]~1732_combout\);

-- Location: LCCOMB_X23_Y14_N4
\RAM_controller|Parity_register[195]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(195) = (\RAM_controller|Parity_register[195]~1732_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[195]~1732_combout\ & ((\RAM_controller|Parity_register\(195))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(195),
	datad => \RAM_controller|Parity_register[195]~1732_combout\,
	combout => \RAM_controller|Parity_register\(195));

-- Location: LCCOMB_X22_Y16_N30
\RAM_controller|Parity_register[194]~1733\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[194]~1733_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[197]~1726_combout\,
	datac => \RAM_controller|Decoder1~26_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[194]~1733_combout\);

-- Location: LCCOMB_X22_Y16_N8
\RAM_controller|Parity_register[194]~1734\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[194]~1734_combout\ = (\RAM_controller|Parity_register[194]~1733_combout\) # ((\RAM_controller|Decoder1~2_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[194]~1733_combout\,
	datab => \RAM_controller|Decoder1~2_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~25_combout\,
	combout => \RAM_controller|Parity_register[194]~1734_combout\);

-- Location: LCCOMB_X23_Y14_N10
\RAM_controller|Parity_register[194]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(194) = (\RAM_controller|Parity_register[194]~1734_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[194]~1734_combout\ & ((\RAM_controller|Parity_register\(194))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[194]~1734_combout\,
	datad => \RAM_controller|Parity_register\(194),
	combout => \RAM_controller|Parity_register\(194));

-- Location: LCCOMB_X23_Y14_N0
\RAM_controller|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~1_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(195))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(194))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(195),
	datad => \RAM_controller|Parity_register\(194),
	combout => \RAM_controller|Mux0~1_combout\);

-- Location: LCCOMB_X23_Y14_N12
\RAM_controller|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~0_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(2)) # (\RAM_controller|Mux0~1_combout\)))) # (!\VGA_controller|Vcount\(1) & (\RAM_controller|Mux0~2_combout\ & (!\VGA_controller|Vcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~2_combout\,
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Mux0~1_combout\,
	combout => \RAM_controller|Mux1~0_combout\);

-- Location: LCCOMB_X23_Y15_N26
\RAM_controller|Parity_register[197]~1727\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[197]~1727_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[197]~1726_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[197]~1727_combout\);

-- Location: LCCOMB_X23_Y15_N12
\RAM_controller|Parity_register[197]~1728\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[197]~1728_combout\ = (\RAM_controller|Parity_register[197]~1727_combout\) # ((\RAM_controller|Decoder1~3_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[197]~1727_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~2_combout\,
	combout => \RAM_controller|Parity_register[197]~1728_combout\);

-- Location: LCCOMB_X20_Y13_N14
\RAM_controller|Parity_register[197]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(197) = (\RAM_controller|Parity_register[197]~1728_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[197]~1728_combout\ & ((\RAM_controller|Parity_register\(197))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(197),
	datad => \RAM_controller|Parity_register[197]~1728_combout\,
	combout => \RAM_controller|Parity_register\(197));

-- Location: LCCOMB_X21_Y16_N28
\RAM_controller|Parity_register[196]~1729\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[196]~1729_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~25_combout\ & \RAM_controller|Parity_register[197]~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~25_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[197]~1726_combout\,
	combout => \RAM_controller|Parity_register[196]~1729_combout\);

-- Location: LCCOMB_X21_Y16_N18
\RAM_controller|Parity_register[196]~1730\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[196]~1730_combout\ = (\RAM_controller|Parity_register[196]~1729_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~4_combout\ & \RAM_controller|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~4_combout\,
	datac => \RAM_controller|Decoder1~2_combout\,
	datad => \RAM_controller|Parity_register[196]~1729_combout\,
	combout => \RAM_controller|Parity_register[196]~1730_combout\);

-- Location: LCCOMB_X20_Y13_N24
\RAM_controller|Parity_register[196]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(196) = (\RAM_controller|Parity_register[196]~1730_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[196]~1730_combout\ & (\RAM_controller|Parity_register\(196)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(196),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[196]~1730_combout\,
	combout => \RAM_controller|Parity_register\(196));

-- Location: LCCOMB_X20_Y13_N8
\RAM_controller|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~0_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(197))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(196))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(197),
	datad => \RAM_controller|Parity_register\(196),
	combout => \RAM_controller|Mux0~0_combout\);

-- Location: LCCOMB_X22_Y16_N22
\RAM_controller|Parity_register[198]~1741\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[198]~1741_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~4_combout\ & \RAM_controller|Parity_register[197]~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~4_combout\,
	datad => \RAM_controller|Parity_register[197]~1726_combout\,
	combout => \RAM_controller|Parity_register[198]~1741_combout\);

-- Location: LCCOMB_X22_Y16_N2
\RAM_controller|Parity_register[198]~1742\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[198]~1742_combout\ = (\RAM_controller|Parity_register[198]~1741_combout\) # ((\RAM_controller|Decoder1~8_combout\ & (\RAM_controller|Decoder1~2_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \RAM_controller|Parity_register[198]~1741_combout\,
	datac => \RAM_controller|Decoder1~2_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[198]~1742_combout\);

-- Location: LCCOMB_X22_Y16_N4
\RAM_controller|Parity_register[198]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(198) = (\RAM_controller|Parity_register[198]~1742_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[198]~1742_combout\ & ((\RAM_controller|Parity_register\(198))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(198),
	datad => \RAM_controller|Parity_register[198]~1742_combout\,
	combout => \RAM_controller|Parity_register\(198));

-- Location: LCCOMB_X23_Y12_N12
\RAM_controller|Parity_register[199]~1739\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[199]~1739_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[197]~1726_combout\ & \RAM_controller|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[197]~1726_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~3_combout\,
	combout => \RAM_controller|Parity_register[199]~1739_combout\);

-- Location: LCCOMB_X23_Y12_N28
\RAM_controller|Parity_register[199]~1740\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[199]~1740_combout\ = (\RAM_controller|Parity_register[199]~1739_combout\) # ((\RAM_controller|Decoder1~2_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[199]~1739_combout\,
	datab => \RAM_controller|Decoder1~2_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~27_combout\,
	combout => \RAM_controller|Parity_register[199]~1740_combout\);

-- Location: LCCOMB_X24_Y16_N20
\RAM_controller|Parity_register[199]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(199) = (\RAM_controller|Parity_register[199]~1740_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[199]~1740_combout\ & ((\RAM_controller|Parity_register\(199))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[199]~1740_combout\,
	datad => \RAM_controller|Parity_register\(199),
	combout => \RAM_controller|Parity_register\(199));

-- Location: LCCOMB_X24_Y16_N28
\RAM_controller|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~3_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(199)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(198)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(198),
	datab => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(199),
	combout => \RAM_controller|Mux0~3_combout\);

-- Location: LCCOMB_X23_Y14_N18
\RAM_controller|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~1_combout\ = (\RAM_controller|Mux1~0_combout\ & (((\RAM_controller|Mux0~3_combout\)) # (!\VGA_controller|Vcount\(2)))) # (!\RAM_controller|Mux1~0_combout\ & (\VGA_controller|Vcount\(2) & (\RAM_controller|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~0_combout\,
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~0_combout\,
	datad => \RAM_controller|Mux0~3_combout\,
	combout => \RAM_controller|Mux1~1_combout\);

-- Location: LCCOMB_X24_Y18_N4
\RAM_controller|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~9_combout\ = (\RAM_controller|Mux1~6_combout\ & (((\RAM_controller|Mux1~8_combout\)) # (!\VGA_controller|Vcount\(4)))) # (!\RAM_controller|Mux1~6_combout\ & (\VGA_controller|Vcount\(4) & ((\RAM_controller|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~6_combout\,
	datab => \VGA_controller|Vcount\(4),
	datac => \RAM_controller|Mux1~8_combout\,
	datad => \RAM_controller|Mux1~1_combout\,
	combout => \RAM_controller|Mux1~9_combout\);

-- Location: LCCOMB_X20_Y11_N20
\RAM_controller|Parity_register[236]~686\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[236]~686_combout\ = (\RAM_controller|Parity_register[223]~80_combout\ & (\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(6) & \RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~80_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[236]~686_combout\);

-- Location: LCCOMB_X19_Y11_N6
\RAM_controller|Parity_register[235]~2067\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[235]~2067_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[236]~686_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|Parity_register[236]~686_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[235]~2067_combout\);

-- Location: LCCOMB_X19_Y11_N22
\RAM_controller|Parity_register[235]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(235) = (\RAM_controller|Parity_register[235]~2067_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[235]~2067_combout\ & (\RAM_controller|Parity_register\(235)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(235),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[235]~2067_combout\,
	combout => \RAM_controller|Parity_register\(235));

-- Location: LCCOMB_X22_Y15_N4
\RAM_controller|Parity_register[223]~2025\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[223]~2025_combout\ = (!\RAM_controller|v_count_write\(9) & (!\SW[0]~input_o\ & (\RAM_controller|Parity_register[0]~1724_combout\ & \RAM_controller|Decoder1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[0]~1724_combout\,
	datad => \RAM_controller|Decoder1~10_combout\,
	combout => \RAM_controller|Parity_register[223]~2025_combout\);

-- Location: LCCOMB_X23_Y13_N20
\RAM_controller|Parity_register[234]~1855\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[234]~1855_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Parity_register[223]~2025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~12_combout\,
	datac => \RAM_controller|Parity_register[223]~2025_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[234]~1855_combout\);

-- Location: LCCOMB_X23_Y13_N30
\RAM_controller|Parity_register[234]~1856\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[234]~1856_combout\ = (\RAM_controller|Parity_register[234]~1855_combout\) # ((\RAM_controller|Decoder1~29_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~29_combout\,
	datab => \RAM_controller|Parity_register[234]~1855_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~30_combout\,
	combout => \RAM_controller|Parity_register[234]~1856_combout\);

-- Location: LCCOMB_X19_Y11_N18
\RAM_controller|Parity_register[234]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(234) = (\RAM_controller|Parity_register[234]~1856_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[234]~1856_combout\ & (\RAM_controller|Parity_register\(234)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(234),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[234]~1856_combout\,
	combout => \RAM_controller|Parity_register\(234));

-- Location: LCCOMB_X19_Y11_N2
\RAM_controller|Mux0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~50_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(235))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(234))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(235),
	datad => \RAM_controller|Parity_register\(234),
	combout => \RAM_controller|Mux0~50_combout\);

-- Location: LCCOMB_X23_Y12_N22
\RAM_controller|Parity_register[233]~1851\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[233]~1851_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[223]~2025_combout\ & \RAM_controller|Decoder1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~2025_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~27_combout\,
	combout => \RAM_controller|Parity_register[233]~1851_combout\);

-- Location: LCCOMB_X23_Y12_N30
\RAM_controller|Parity_register[233]~1852\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[233]~1852_combout\ = (\RAM_controller|Parity_register[233]~1851_combout\) # ((\RAM_controller|Decoder1~29_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[233]~1851_combout\,
	datab => \RAM_controller|Decoder1~29_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~31_combout\,
	combout => \RAM_controller|Parity_register[233]~1852_combout\);

-- Location: LCCOMB_X19_Y11_N8
\RAM_controller|Parity_register[233]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(233) = (\RAM_controller|Parity_register[233]~1852_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[233]~1852_combout\ & ((\RAM_controller|Parity_register\(233))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(233),
	datad => \RAM_controller|Parity_register[233]~1852_combout\,
	combout => \RAM_controller|Parity_register\(233));

-- Location: LCCOMB_X23_Y13_N16
\RAM_controller|Parity_register[232]~1853\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[232]~1853_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[223]~2025_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[223]~2025_combout\,
	datad => \RAM_controller|Decoder1~8_combout\,
	combout => \RAM_controller|Parity_register[232]~1853_combout\);

-- Location: LCCOMB_X23_Y13_N10
\RAM_controller|Parity_register[232]~1854\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[232]~1854_combout\ = (\RAM_controller|Parity_register[232]~1853_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Decoder1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[232]~1853_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \RAM_controller|Decoder1~29_combout\,
	combout => \RAM_controller|Parity_register[232]~1854_combout\);

-- Location: LCCOMB_X19_Y11_N20
\RAM_controller|Parity_register[232]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(232) = (\RAM_controller|Parity_register[232]~1854_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[232]~1854_combout\ & (\RAM_controller|Parity_register\(232)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(232),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[232]~1854_combout\,
	combout => \RAM_controller|Parity_register\(232));

-- Location: LCCOMB_X19_Y11_N4
\RAM_controller|Mux0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~49_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(233))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(232))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(233),
	datad => \RAM_controller|Parity_register\(232),
	combout => \RAM_controller|Mux0~49_combout\);

-- Location: LCCOMB_X19_Y13_N6
\RAM_controller|Decoder1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~17_combout\ = (\RAM_controller|v_count_write\(6) & (\RAM_controller|v_count_write\(4) & (\RAM_controller|v_count_write\(7) & \RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(4),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Decoder1~17_combout\);

-- Location: LCCOMB_X21_Y13_N20
\RAM_controller|Parity_register[237]~1849\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[237]~1849_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[223]~2025_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[223]~2025_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~28_combout\,
	combout => \RAM_controller|Parity_register[237]~1849_combout\);

-- Location: LCCOMB_X21_Y13_N2
\RAM_controller|Parity_register[237]~1850\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[237]~1850_combout\ = (\RAM_controller|Parity_register[237]~1849_combout\) # ((\RAM_controller|Decoder1~17_combout\ & (\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~17_combout\,
	datab => \RAM_controller|Decoder1~9_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[237]~1849_combout\,
	combout => \RAM_controller|Parity_register[237]~1850_combout\);

-- Location: LCCOMB_X21_Y13_N4
\RAM_controller|Parity_register[237]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(237) = (\RAM_controller|Parity_register[237]~1850_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[237]~1850_combout\ & (\RAM_controller|Parity_register\(237)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(237),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[237]~1850_combout\,
	combout => \RAM_controller|Parity_register\(237));

-- Location: LCCOMB_X21_Y13_N6
\RAM_controller|Parity_register[236]~2066\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[236]~2066_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[236]~686_combout\ & (\RAM_controller|v_count_write\(0) & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[236]~686_combout\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[236]~2066_combout\);

-- Location: LCCOMB_X21_Y13_N12
\RAM_controller|Parity_register[236]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(236) = (\RAM_controller|Parity_register[236]~2066_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[236]~2066_combout\ & (\RAM_controller|Parity_register\(236)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(236),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[236]~2066_combout\,
	combout => \RAM_controller|Parity_register\(236));

-- Location: LCCOMB_X21_Y13_N28
\RAM_controller|Mux0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~48_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(237))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(236))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(237),
	datad => \RAM_controller|Parity_register\(236),
	combout => \RAM_controller|Mux0~48_combout\);

-- Location: LCCOMB_X24_Y18_N24
\RAM_controller|Mux1~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~31_combout\ = (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~48_combout\))) # (!\VGA_controller|Vcount\(2) & (\RAM_controller|Mux0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~49_combout\,
	datad => \RAM_controller|Mux0~48_combout\,
	combout => \RAM_controller|Mux1~31_combout\);

-- Location: LCCOMB_X24_Y18_N22
\RAM_controller|Mux1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~32_combout\ = (\RAM_controller|Mux1~31_combout\) # ((\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(2) & \RAM_controller|Mux0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~50_combout\,
	datad => \RAM_controller|Mux1~31_combout\,
	combout => \RAM_controller|Mux1~32_combout\);

-- Location: LCCOMB_X21_Y11_N10
\RAM_controller|Parity_register[227]~2068\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[227]~2068_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[223]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|Parity_register[223]~77_combout\,
	combout => \RAM_controller|Parity_register[227]~2068_combout\);

-- Location: LCCOMB_X21_Y11_N30
\RAM_controller|Parity_register[227]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(227) = (\RAM_controller|Parity_register[227]~2068_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[227]~2068_combout\ & ((\RAM_controller|Parity_register\(227))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(227),
	datad => \RAM_controller|Parity_register[227]~2068_combout\,
	combout => \RAM_controller|Parity_register\(227));

-- Location: LCCOMB_X21_Y11_N14
\RAM_controller|Parity_register[226]~1857\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[226]~1857_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[223]~2025_combout\ & \RAM_controller|Decoder1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~2025_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~26_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[226]~1857_combout\);

-- Location: LCCOMB_X21_Y11_N0
\RAM_controller|Parity_register[226]~1858\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[226]~1858_combout\ = (\RAM_controller|Parity_register[226]~1857_combout\) # ((\RAM_controller|Decoder1~29_combout\ & (\RAM_controller|Decoder1~25_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~29_combout\,
	datab => \RAM_controller|Parity_register[226]~1857_combout\,
	datac => \RAM_controller|Decoder1~25_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[226]~1858_combout\);

-- Location: LCCOMB_X21_Y11_N4
\RAM_controller|Parity_register[226]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(226) = (\RAM_controller|Parity_register[226]~1858_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[226]~1858_combout\ & ((\RAM_controller|Parity_register\(226))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(226),
	datad => \RAM_controller|Parity_register[226]~1858_combout\,
	combout => \RAM_controller|Parity_register\(226));

-- Location: LCCOMB_X21_Y11_N28
\RAM_controller|Mux0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~51_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(227))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(226))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(227),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(226),
	combout => \RAM_controller|Mux0~51_combout\);

-- Location: LCCOMB_X23_Y15_N18
\RAM_controller|Parity_register[231]~1863\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[231]~1863_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Parity_register[223]~2025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \RAM_controller|Parity_register[223]~2025_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[231]~1863_combout\);

-- Location: LCCOMB_X23_Y15_N30
\RAM_controller|Parity_register[231]~1864\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[231]~1864_combout\ = (\RAM_controller|Parity_register[231]~1863_combout\) # ((\RAM_controller|Decoder1~27_combout\ & (\RAM_controller|Decoder1~29_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~27_combout\,
	datab => \RAM_controller|Decoder1~29_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[231]~1863_combout\,
	combout => \RAM_controller|Parity_register[231]~1864_combout\);

-- Location: LCCOMB_X24_Y11_N8
\RAM_controller|Parity_register[231]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(231) = (\RAM_controller|Parity_register[231]~1864_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[231]~1864_combout\ & ((\RAM_controller|Parity_register\(231))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(231),
	datad => \RAM_controller|Parity_register[231]~1864_combout\,
	combout => \RAM_controller|Parity_register\(231));

-- Location: LCCOMB_X23_Y15_N28
\RAM_controller|Parity_register[230]~1865\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[230]~1865_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~4_combout\ & \RAM_controller|Parity_register[223]~2025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~4_combout\,
	datab => \RAM_controller|Parity_register[223]~2025_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[230]~1865_combout\);

-- Location: LCCOMB_X23_Y15_N16
\RAM_controller|Parity_register[230]~1866\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[230]~1866_combout\ = (\RAM_controller|Parity_register[230]~1865_combout\) # ((\RAM_controller|Decoder1~8_combout\ & (\RAM_controller|Decoder1~29_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \RAM_controller|Decoder1~29_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[230]~1865_combout\,
	combout => \RAM_controller|Parity_register[230]~1866_combout\);

-- Location: LCCOMB_X24_Y11_N16
\RAM_controller|Parity_register[230]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(230) = (\RAM_controller|Parity_register[230]~1866_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[230]~1866_combout\ & (\RAM_controller|Parity_register\(230)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(230),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[230]~1866_combout\,
	combout => \RAM_controller|Parity_register\(230));

-- Location: LCCOMB_X24_Y11_N14
\RAM_controller|Mux0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~54_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(231))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(230))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(231),
	datad => \RAM_controller|Parity_register\(230),
	combout => \RAM_controller|Mux0~54_combout\);

-- Location: LCCOMB_X20_Y11_N24
\RAM_controller|Parity_register[228]~2069\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[228]~2069_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[223]~77_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[223]~77_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[228]~2069_combout\);

-- Location: LCCOMB_X20_Y11_N12
\RAM_controller|Parity_register[228]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(228) = (\RAM_controller|Parity_register[228]~2069_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[228]~2069_combout\ & (\RAM_controller|Parity_register\(228)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(228),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[228]~2069_combout\,
	combout => \RAM_controller|Parity_register\(228));

-- Location: LCCOMB_X23_Y15_N22
\RAM_controller|Parity_register[229]~1859\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[229]~1859_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[223]~2025_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[223]~2025_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[229]~1859_combout\);

-- Location: LCCOMB_X23_Y15_N6
\RAM_controller|Parity_register[229]~1860\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[229]~1860_combout\ = (\RAM_controller|Parity_register[229]~1859_combout\) # ((\RAM_controller|Decoder1~3_combout\ & (\RAM_controller|Decoder1~29_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[229]~1859_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Decoder1~29_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[229]~1860_combout\);

-- Location: LCCOMB_X24_Y11_N20
\RAM_controller|Parity_register[229]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(229) = (\RAM_controller|Parity_register[229]~1860_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[229]~1860_combout\ & ((\RAM_controller|Parity_register\(229))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[229]~1860_combout\,
	datad => \RAM_controller|Parity_register\(229),
	combout => \RAM_controller|Parity_register\(229));

-- Location: LCCOMB_X24_Y11_N22
\RAM_controller|Mux0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~52_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(229)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(228)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(228),
	datad => \RAM_controller|Parity_register\(229),
	combout => \RAM_controller|Mux0~52_combout\);

-- Location: LCCOMB_X24_Y11_N0
\RAM_controller|Parity_register[224]~2070\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[224]~2070_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[223]~77_combout\ & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Parity_register[223]~77_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[224]~2070_combout\);

-- Location: LCCOMB_X24_Y11_N26
\RAM_controller|Parity_register[224]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(224) = (\RAM_controller|Parity_register[224]~2070_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[224]~2070_combout\ & (\RAM_controller|Parity_register\(224)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(224),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[224]~2070_combout\,
	combout => \RAM_controller|Parity_register\(224));

-- Location: LCCOMB_X20_Y17_N20
\RAM_controller|Parity_register[225]~1861\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[225]~1861_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[223]~2025_combout\ & \RAM_controller|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[223]~2025_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~6_combout\,
	combout => \RAM_controller|Parity_register[225]~1861_combout\);

-- Location: LCCOMB_X20_Y17_N14
\RAM_controller|Parity_register[225]~1862\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[225]~1862_combout\ = (\RAM_controller|Parity_register[225]~1861_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~5_combout\ & \RAM_controller|Decoder1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~5_combout\,
	datac => \RAM_controller|Decoder1~29_combout\,
	datad => \RAM_controller|Parity_register[225]~1861_combout\,
	combout => \RAM_controller|Parity_register[225]~1862_combout\);

-- Location: LCCOMB_X24_Y11_N10
\RAM_controller|Parity_register[225]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(225) = (\RAM_controller|Parity_register[225]~1862_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[225]~1862_combout\ & (\RAM_controller|Parity_register\(225)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(225),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[225]~1862_combout\,
	combout => \RAM_controller|Parity_register\(225));

-- Location: LCCOMB_X24_Y11_N12
\RAM_controller|Mux0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~53_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(225)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(224)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(224),
	datad => \RAM_controller|Parity_register\(225),
	combout => \RAM_controller|Mux0~53_combout\);

-- Location: LCCOMB_X24_Y11_N18
\RAM_controller|Mux1~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~33_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(2))))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Mux0~52_combout\)) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Mux0~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~52_combout\,
	datab => \VGA_controller|Vcount\(1),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Mux0~53_combout\,
	combout => \RAM_controller|Mux1~33_combout\);

-- Location: LCCOMB_X24_Y11_N4
\RAM_controller|Mux1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~34_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux1~33_combout\ & ((\RAM_controller|Mux0~54_combout\))) # (!\RAM_controller|Mux1~33_combout\ & (\RAM_controller|Mux0~51_combout\)))) # (!\VGA_controller|Vcount\(1) & 
-- (((\RAM_controller|Mux1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~51_combout\,
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~54_combout\,
	datad => \RAM_controller|Mux1~33_combout\,
	combout => \RAM_controller|Mux1~34_combout\);

-- Location: LCCOMB_X24_Y18_N12
\RAM_controller|Mux1~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~35_combout\ = (\VGA_controller|Vcount\(4) & ((\VGA_controller|Vcount\(3) & (\RAM_controller|Mux1~32_combout\)) # (!\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux1~32_combout\,
	datad => \RAM_controller|Mux1~34_combout\,
	combout => \RAM_controller|Mux1~35_combout\);

-- Location: LCCOMB_X24_Y18_N14
\RAM_controller|Mux1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~36_combout\ = (\RAM_controller|Mux1~30_combout\ & (((\RAM_controller|Mux1~35_combout\)) # (!\RAM_controller|Add53~1_combout\))) # (!\RAM_controller|Mux1~30_combout\ & (\RAM_controller|Add53~1_combout\ & 
-- (\RAM_controller|Mux1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~30_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Mux1~9_combout\,
	datad => \RAM_controller|Mux1~35_combout\,
	combout => \RAM_controller|Mux1~36_combout\);

-- Location: LCCOMB_X20_Y11_N18
\RAM_controller|Parity_register[108]~856\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[108]~856_combout\ = (\RAM_controller|Parity_register[223]~80_combout\ & (\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(6) & !\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~80_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[108]~856_combout\);

-- Location: LCCOMB_X19_Y14_N10
\RAM_controller|Parity_register[107]~2117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[107]~2117_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[108]~856_combout\ & (\RAM_controller|v_count_write\(2) & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[108]~856_combout\,
	datab => \RAM_controller|v_count_write\(2),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[107]~2117_combout\);

-- Location: LCCOMB_X23_Y10_N24
\RAM_controller|Parity_register[107]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(107) = (\RAM_controller|Parity_register[107]~2117_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[107]~2117_combout\ & ((\RAM_controller|Parity_register\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[107]~2117_combout\,
	datad => \RAM_controller|Parity_register\(107),
	combout => \RAM_controller|Parity_register\(107));

-- Location: LCCOMB_X22_Y15_N12
\RAM_controller|Decoder1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~24_combout\ = (\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(7) & (\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~24_combout\);

-- Location: LCCOMB_X22_Y15_N16
\RAM_controller|Decoder1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~23_combout\ = (\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(7) & (!\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~23_combout\);

-- Location: LCCOMB_X24_Y15_N14
\RAM_controller|Parity_register[105]~2028\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[105]~2028_combout\ = (!\RAM_controller|v_count_write\(9) & (\RAM_controller|Parity_register[0]~1724_combout\ & (\RAM_controller|Decoder1~23_combout\ & !\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datab => \RAM_controller|Parity_register[0]~1724_combout\,
	datac => \RAM_controller|Decoder1~23_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[105]~2028_combout\);

-- Location: LCCOMB_X24_Y15_N2
\RAM_controller|Parity_register[106]~1987\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[106]~1987_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[105]~2028_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[106]~1987_combout\);

-- Location: LCCOMB_X24_Y15_N24
\RAM_controller|Parity_register[106]~1988\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[106]~1988_combout\ = (\RAM_controller|Parity_register[106]~1987_combout\) # ((\RAM_controller|Decoder1~24_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~24_combout\,
	datab => \RAM_controller|Parity_register[106]~1987_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~30_combout\,
	combout => \RAM_controller|Parity_register[106]~1988_combout\);

-- Location: LCCOMB_X23_Y10_N30
\RAM_controller|Parity_register[106]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(106) = (\RAM_controller|Parity_register[106]~1988_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[106]~1988_combout\ & ((\RAM_controller|Parity_register\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(106),
	datad => \RAM_controller|Parity_register[106]~1988_combout\,
	combout => \RAM_controller|Parity_register\(106));

-- Location: LCCOMB_X23_Y10_N12
\RAM_controller|Mux0~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~106_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(107))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(107),
	datac => \RAM_controller|Parity_register\(106),
	combout => \RAM_controller|Mux0~106_combout\);

-- Location: LCCOMB_X21_Y15_N22
\RAM_controller|Parity_register[9]~1876\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[9]~1876_combout\ = (\RAM_controller|Parity_register[0]~1724_combout\ & (!\RAM_controller|v_count_write\(9) & \RAM_controller|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1724_combout\,
	datab => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|Decoder1~17_combout\,
	combout => \RAM_controller|Parity_register[9]~1876_combout\);

-- Location: LCCOMB_X22_Y13_N30
\RAM_controller|Parity_register[10]~1985\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[10]~1985_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[9]~1876_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[10]~1985_combout\);

-- Location: LCCOMB_X22_Y13_N0
\RAM_controller|Decoder1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~22_combout\ = (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(5) & (!\RAM_controller|v_count_write\(7) & !\RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~22_combout\);

-- Location: LCCOMB_X22_Y13_N24
\RAM_controller|Parity_register[10]~1986\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[10]~1986_combout\ = (\RAM_controller|Parity_register[10]~1985_combout\) # ((\RAM_controller|Decoder1~22_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[10]~1985_combout\,
	datab => \RAM_controller|Decoder1~22_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~30_combout\,
	combout => \RAM_controller|Parity_register[10]~1986_combout\);

-- Location: LCCOMB_X23_Y10_N14
\RAM_controller|Parity_register[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(10) = (\RAM_controller|Parity_register[10]~1986_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[10]~1986_combout\ & ((\RAM_controller|Parity_register\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(10),
	datad => \RAM_controller|Parity_register[10]~1986_combout\,
	combout => \RAM_controller|Parity_register\(10));

-- Location: LCCOMB_X22_Y13_N6
\RAM_controller|Parity_register[11]~1983\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[11]~1983_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[9]~1876_combout\,
	datad => \RAM_controller|Decoder1~31_combout\,
	combout => \RAM_controller|Parity_register[11]~1983_combout\);

-- Location: LCCOMB_X22_Y13_N20
\RAM_controller|Parity_register[11]~1984\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[11]~1984_combout\ = (\RAM_controller|Parity_register[11]~1983_combout\) # ((\RAM_controller|Decoder1~22_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[11]~1983_combout\,
	datab => \RAM_controller|Decoder1~22_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~28_combout\,
	combout => \RAM_controller|Parity_register[11]~1984_combout\);

-- Location: LCCOMB_X23_Y10_N20
\RAM_controller|Parity_register[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(11) = (\RAM_controller|Parity_register[11]~1984_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[11]~1984_combout\ & ((\RAM_controller|Parity_register\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[11]~1984_combout\,
	datad => \RAM_controller|Parity_register\(11),
	combout => \RAM_controller|Parity_register\(11));

-- Location: LCCOMB_X23_Y10_N8
\RAM_controller|Mux0~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~105_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(11)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(10),
	datad => \RAM_controller|Parity_register\(11),
	combout => \RAM_controller|Mux0~105_combout\);

-- Location: LCCOMB_X20_Y10_N22
\RAM_controller|Parity_register[44]~839\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[44]~839_combout\ = (!\RAM_controller|v_count_write\(6) & (\RAM_controller|Parity_register[223]~80_combout\ & (\RAM_controller|v_count_write\(3) & !\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|Parity_register[223]~80_combout\,
	datac => \RAM_controller|v_count_write\(3),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[44]~839_combout\);

-- Location: LCCOMB_X20_Y10_N28
\RAM_controller|Parity_register[43]~2116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[43]~2116_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[44]~839_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[44]~839_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[43]~2116_combout\);

-- Location: LCCOMB_X23_Y10_N16
\RAM_controller|Parity_register[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(43) = (\RAM_controller|Parity_register[43]~2116_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[43]~2116_combout\ & ((\RAM_controller|Parity_register\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[43]~2116_combout\,
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register\(43),
	combout => \RAM_controller|Parity_register\(43));

-- Location: LCCOMB_X19_Y13_N4
\RAM_controller|Decoder1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~21_combout\ = (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(4) & (!\RAM_controller|v_count_write\(7) & \RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(4),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Decoder1~21_combout\);

-- Location: LCCOMB_X22_Y15_N26
\RAM_controller|Decoder1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~20_combout\ = (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(7) & (!\RAM_controller|v_count_write\(5) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~20_combout\);

-- Location: LCCOMB_X21_Y14_N24
\RAM_controller|Parity_register[41]~2027\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[41]~2027_combout\ = (!\SW[0]~input_o\ & (!\RAM_controller|v_count_write\(9) & (\RAM_controller|Decoder1~20_combout\ & \RAM_controller|Parity_register[0]~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(9),
	datac => \RAM_controller|Decoder1~20_combout\,
	datad => \RAM_controller|Parity_register[0]~1724_combout\,
	combout => \RAM_controller|Parity_register[41]~2027_combout\);

-- Location: LCCOMB_X22_Y10_N10
\RAM_controller|Parity_register[42]~1981\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[42]~1981_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Parity_register[41]~2027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \RAM_controller|Parity_register[41]~2027_combout\,
	combout => \RAM_controller|Parity_register[42]~1981_combout\);

-- Location: LCCOMB_X22_Y10_N6
\RAM_controller|Parity_register[42]~1982\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[42]~1982_combout\ = (\RAM_controller|Parity_register[42]~1981_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~30_combout\ & \RAM_controller|Decoder1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~30_combout\,
	datac => \RAM_controller|Decoder1~21_combout\,
	datad => \RAM_controller|Parity_register[42]~1981_combout\,
	combout => \RAM_controller|Parity_register[42]~1982_combout\);

-- Location: LCCOMB_X23_Y10_N10
\RAM_controller|Parity_register[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(42) = (\RAM_controller|Parity_register[42]~1982_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[42]~1982_combout\ & ((\RAM_controller|Parity_register\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[42]~1982_combout\,
	datad => \RAM_controller|Parity_register\(42),
	combout => \RAM_controller|Parity_register\(42));

-- Location: LCCOMB_X23_Y10_N6
\RAM_controller|Mux0~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~104_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(43))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(43),
	datad => \RAM_controller|Parity_register\(42),
	combout => \RAM_controller|Mux0~104_combout\);

-- Location: LCCOMB_X23_Y10_N22
\RAM_controller|Mux1~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~68_combout\ = (\RAM_controller|Add53~1_combout\ & (\RAM_controller|Add53~2_combout\)) # (!\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux0~104_combout\))) # 
-- (!\RAM_controller|Add53~2_combout\ & (\RAM_controller|Mux0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~105_combout\,
	datad => \RAM_controller|Mux0~104_combout\,
	combout => \RAM_controller|Mux1~68_combout\);

-- Location: LCCOMB_X22_Y15_N28
\RAM_controller|Decoder1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~19_combout\ = (\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(7) & (!\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(6),
	datab => \RAM_controller|v_count_write\(7),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~19_combout\);

-- Location: LCCOMB_X20_Y15_N8
\RAM_controller|Decoder1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder1~18_combout\ = (!\RAM_controller|v_count_write\(7) & (\RAM_controller|v_count_write\(5) & (!\RAM_controller|v_count_write\(6) & \RAM_controller|v_count_write\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(4),
	combout => \RAM_controller|Decoder1~18_combout\);

-- Location: LCCOMB_X22_Y11_N0
\RAM_controller|Parity_register[73]~1867\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[73]~1867_combout\ = (\RAM_controller|Parity_register[0]~1724_combout\ & (\RAM_controller|Decoder1~18_combout\ & (!\RAM_controller|v_count_write\(9) & !\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1724_combout\,
	datab => \RAM_controller|Decoder1~18_combout\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[73]~1867_combout\);

-- Location: LCCOMB_X23_Y13_N26
\RAM_controller|Parity_register[74]~1979\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[74]~1979_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[73]~1867_combout\ & \RAM_controller|Decoder1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[73]~1867_combout\,
	datab => \RAM_controller|Decoder1~12_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[74]~1979_combout\);

-- Location: LCCOMB_X23_Y13_N28
\RAM_controller|Parity_register[74]~1980\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[74]~1980_combout\ = (\RAM_controller|Parity_register[74]~1979_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~19_combout\ & \RAM_controller|Decoder1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~19_combout\,
	datac => \RAM_controller|Parity_register[74]~1979_combout\,
	datad => \RAM_controller|Decoder1~30_combout\,
	combout => \RAM_controller|Parity_register[74]~1980_combout\);

-- Location: LCCOMB_X23_Y10_N26
\RAM_controller|Parity_register[74]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(74) = (\RAM_controller|Parity_register[74]~1980_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[74]~1980_combout\ & ((\RAM_controller|Parity_register\(74))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(74),
	datad => \RAM_controller|Parity_register[74]~1980_combout\,
	combout => \RAM_controller|Parity_register\(74));

-- Location: LCCOMB_X22_Y11_N12
\RAM_controller|Parity_register[75]~1977\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[75]~1977_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~31_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~31_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[73]~1867_combout\,
	combout => \RAM_controller|Parity_register[75]~1977_combout\);

-- Location: LCCOMB_X22_Y11_N18
\RAM_controller|Parity_register[75]~1978\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[75]~1978_combout\ = (\RAM_controller|Parity_register[75]~1977_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~19_combout\ & \RAM_controller|Decoder1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~19_combout\,
	datac => \RAM_controller|Decoder1~28_combout\,
	datad => \RAM_controller|Parity_register[75]~1977_combout\,
	combout => \RAM_controller|Parity_register[75]~1978_combout\);

-- Location: LCCOMB_X23_Y10_N0
\RAM_controller|Parity_register[75]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(75) = (\RAM_controller|Parity_register[75]~1978_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[75]~1978_combout\ & (\RAM_controller|Parity_register\(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(75),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[75]~1978_combout\,
	combout => \RAM_controller|Parity_register\(75));

-- Location: LCCOMB_X23_Y10_N28
\RAM_controller|Mux0~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~103_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(75)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(74),
	datad => \RAM_controller|Parity_register\(75),
	combout => \RAM_controller|Mux0~103_combout\);

-- Location: LCCOMB_X23_Y10_N2
\RAM_controller|Mux1~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~69_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux1~68_combout\ & (\RAM_controller|Mux0~106_combout\)) # (!\RAM_controller|Mux1~68_combout\ & ((\RAM_controller|Mux0~103_combout\))))) # 
-- (!\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Mux1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Mux0~106_combout\,
	datac => \RAM_controller|Mux1~68_combout\,
	datad => \RAM_controller|Mux0~103_combout\,
	combout => \RAM_controller|Mux1~69_combout\);

-- Location: LCCOMB_X24_Y15_N12
\RAM_controller|Parity_register[103]~2001\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[103]~2001_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[105]~2028_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~3_combout\,
	combout => \RAM_controller|Parity_register[103]~2001_combout\);

-- Location: LCCOMB_X24_Y15_N30
\RAM_controller|Parity_register[103]~2002\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[103]~2002_combout\ = (\RAM_controller|Parity_register[103]~2001_combout\) # ((\RAM_controller|Decoder1~27_combout\ & (\RAM_controller|Decoder1~24_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~27_combout\,
	datab => \RAM_controller|Decoder1~24_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[103]~2001_combout\,
	combout => \RAM_controller|Parity_register[103]~2002_combout\);

-- Location: LCCOMB_X26_Y14_N8
\RAM_controller|Parity_register[103]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(103) = (\RAM_controller|Parity_register[103]~2002_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[103]~2002_combout\ & ((\RAM_controller|Parity_register\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(103),
	datad => \RAM_controller|Parity_register[103]~2002_combout\,
	combout => \RAM_controller|Parity_register\(103));

-- Location: LCCOMB_X26_Y13_N16
\RAM_controller|Parity_register[102]~2003\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[102]~2003_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[105]~2028_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~4_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[102]~2003_combout\);

-- Location: LCCOMB_X26_Y13_N0
\RAM_controller|Parity_register[102]~2004\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[102]~2004_combout\ = (\RAM_controller|Parity_register[102]~2003_combout\) # ((\RAM_controller|Decoder1~24_combout\ & (\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~24_combout\,
	datab => \RAM_controller|Decoder1~8_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[102]~2003_combout\,
	combout => \RAM_controller|Parity_register[102]~2004_combout\);

-- Location: LCCOMB_X26_Y14_N20
\RAM_controller|Parity_register[102]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(102) = (\RAM_controller|Parity_register[102]~2004_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[102]~2004_combout\ & (\RAM_controller|Parity_register\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(102),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[102]~2004_combout\,
	combout => \RAM_controller|Parity_register\(102));

-- Location: LCCOMB_X26_Y14_N24
\RAM_controller|Mux0~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~110_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(103))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(103),
	datad => \RAM_controller|Parity_register\(102),
	combout => \RAM_controller|Mux0~110_combout\);

-- Location: LCCOMB_X21_Y14_N2
\RAM_controller|Parity_register[38]~1991\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[38]~1991_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[41]~2027_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[41]~2027_combout\,
	datac => \RAM_controller|Decoder1~4_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[38]~1991_combout\);

-- Location: LCCOMB_X21_Y14_N6
\RAM_controller|Parity_register[38]~1992\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[38]~1992_combout\ = (\RAM_controller|Parity_register[38]~1991_combout\) # ((\RAM_controller|Decoder1~8_combout\ & (\RAM_controller|Decoder1~21_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \RAM_controller|Parity_register[38]~1991_combout\,
	datac => \RAM_controller|Decoder1~21_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[38]~1992_combout\);

-- Location: LCCOMB_X26_Y14_N30
\RAM_controller|Parity_register[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(38) = (\RAM_controller|Parity_register[38]~1992_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[38]~1992_combout\ & ((\RAM_controller|Parity_register\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(38),
	datad => \RAM_controller|Parity_register[38]~1992_combout\,
	combout => \RAM_controller|Parity_register\(38));

-- Location: LCCOMB_X24_Y12_N10
\RAM_controller|Parity_register[39]~1989\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[39]~1989_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[41]~2027_combout\ & \RAM_controller|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[41]~2027_combout\,
	datac => \RAM_controller|Decoder1~3_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[39]~1989_combout\);

-- Location: LCCOMB_X24_Y12_N0
\RAM_controller|Parity_register[39]~1990\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[39]~1990_combout\ = (\RAM_controller|Parity_register[39]~1989_combout\) # ((\RAM_controller|Decoder1~21_combout\ & (\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[39]~1989_combout\,
	datab => \RAM_controller|Decoder1~21_combout\,
	datac => \RAM_controller|Decoder1~27_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[39]~1990_combout\);

-- Location: LCCOMB_X26_Y14_N12
\RAM_controller|Parity_register[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(39) = (\RAM_controller|Parity_register[39]~1990_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[39]~1990_combout\ & ((\RAM_controller|Parity_register\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[39]~1990_combout\,
	datad => \RAM_controller|Parity_register\(39),
	combout => \RAM_controller|Parity_register\(39));

-- Location: LCCOMB_X26_Y14_N0
\RAM_controller|Mux0~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~107_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(39)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(38),
	datad => \RAM_controller|Parity_register\(39),
	combout => \RAM_controller|Mux0~107_combout\);

-- Location: LCCOMB_X21_Y14_N0
\RAM_controller|Parity_register[7]~1997\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[7]~1997_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[9]~1876_combout\,
	datac => \RAM_controller|Decoder1~3_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[7]~1997_combout\);

-- Location: LCCOMB_X26_Y14_N16
\RAM_controller|Parity_register[7]~1998\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[7]~1998_combout\ = (\RAM_controller|Parity_register[7]~1997_combout\) # ((\RAM_controller|Decoder1~27_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~27_combout\,
	datab => \RAM_controller|Parity_register[7]~1997_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~22_combout\,
	combout => \RAM_controller|Parity_register[7]~1998_combout\);

-- Location: LCCOMB_X26_Y14_N22
\RAM_controller|Parity_register[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(7) = (\RAM_controller|Parity_register[7]~1998_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[7]~1998_combout\ & ((\RAM_controller|Parity_register\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(7),
	datad => \RAM_controller|Parity_register[7]~1998_combout\,
	combout => \RAM_controller|Parity_register\(7));

-- Location: LCCOMB_X26_Y15_N12
\RAM_controller|Parity_register[6]~1999\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[6]~1999_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[9]~1876_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~4_combout\,
	combout => \RAM_controller|Parity_register[6]~1999_combout\);

-- Location: LCCOMB_X26_Y14_N2
\RAM_controller|Parity_register[6]~2000\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[6]~2000_combout\ = (\RAM_controller|Parity_register[6]~1999_combout\) # ((\RAM_controller|Decoder1~22_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[6]~1999_combout\,
	datab => \RAM_controller|Decoder1~22_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~8_combout\,
	combout => \RAM_controller|Parity_register[6]~2000_combout\);

-- Location: LCCOMB_X26_Y14_N28
\RAM_controller|Parity_register[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(6) = (\RAM_controller|Parity_register[6]~2000_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[6]~2000_combout\ & (\RAM_controller|Parity_register\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(6),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[6]~2000_combout\,
	combout => \RAM_controller|Parity_register\(6));

-- Location: LCCOMB_X26_Y14_N4
\RAM_controller|Mux0~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~109_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(7))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(7),
	datad => \RAM_controller|Parity_register\(6),
	combout => \RAM_controller|Mux0~109_combout\);

-- Location: LCCOMB_X27_Y15_N6
\RAM_controller|Parity_register[71]~1993\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[71]~1993_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[73]~1867_combout\,
	combout => \RAM_controller|Parity_register[71]~1993_combout\);

-- Location: LCCOMB_X27_Y15_N4
\RAM_controller|Parity_register[71]~1994\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[71]~1994_combout\ = (\RAM_controller|Parity_register[71]~1993_combout\) # ((\RAM_controller|Decoder1~19_combout\ & (\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~19_combout\,
	datab => \RAM_controller|Decoder1~27_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[71]~1993_combout\,
	combout => \RAM_controller|Parity_register[71]~1994_combout\);

-- Location: LCCOMB_X26_Y14_N14
\RAM_controller|Parity_register[71]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(71) = (\RAM_controller|Parity_register[71]~1994_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[71]~1994_combout\ & ((\RAM_controller|Parity_register\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(71),
	datad => \RAM_controller|Parity_register[71]~1994_combout\,
	combout => \RAM_controller|Parity_register\(71));

-- Location: LCCOMB_X26_Y15_N14
\RAM_controller|Parity_register[70]~1995\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[70]~1995_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~4_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~4_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[73]~1867_combout\,
	combout => \RAM_controller|Parity_register[70]~1995_combout\);

-- Location: LCCOMB_X26_Y15_N4
\RAM_controller|Parity_register[70]~1996\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[70]~1996_combout\ = (\RAM_controller|Parity_register[70]~1995_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~19_combout\ & \RAM_controller|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~19_combout\,
	datac => \RAM_controller|Parity_register[70]~1995_combout\,
	datad => \RAM_controller|Decoder1~8_combout\,
	combout => \RAM_controller|Parity_register[70]~1996_combout\);

-- Location: LCCOMB_X26_Y14_N18
\RAM_controller|Parity_register[70]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(70) = (\RAM_controller|Parity_register[70]~1996_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[70]~1996_combout\ & ((\RAM_controller|Parity_register\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[70]~1996_combout\,
	datad => \RAM_controller|Parity_register\(70),
	combout => \RAM_controller|Parity_register\(70));

-- Location: LCCOMB_X26_Y14_N26
\RAM_controller|Mux0~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~108_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(71))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(71),
	datad => \RAM_controller|Parity_register\(70),
	combout => \RAM_controller|Mux0~108_combout\);

-- Location: LCCOMB_X24_Y14_N28
\RAM_controller|Mux1~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~70_combout\ = (\RAM_controller|Add53~2_combout\ & (\RAM_controller|Add53~1_combout\)) # (!\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux0~108_combout\))) # 
-- (!\RAM_controller|Add53~1_combout\ & (\RAM_controller|Mux0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Mux0~109_combout\,
	datad => \RAM_controller|Mux0~108_combout\,
	combout => \RAM_controller|Mux1~70_combout\);

-- Location: LCCOMB_X24_Y14_N26
\RAM_controller|Mux1~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~71_combout\ = (\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux1~70_combout\ & (\RAM_controller|Mux0~110_combout\)) # (!\RAM_controller|Mux1~70_combout\ & ((\RAM_controller|Mux0~107_combout\))))) # 
-- (!\RAM_controller|Add53~2_combout\ & (((\RAM_controller|Mux1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~110_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~107_combout\,
	datad => \RAM_controller|Mux1~70_combout\,
	combout => \RAM_controller|Mux1~71_combout\);

-- Location: LCCOMB_X20_Y11_N8
\RAM_controller|Parity_register[100]~788\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[100]~788_combout\ = (\RAM_controller|Parity_register[223]~80_combout\ & (!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(6) & !\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~80_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[100]~788_combout\);

-- Location: LCCOMB_X21_Y11_N24
\RAM_controller|Parity_register[99]~2119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[99]~2119_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[100]~788_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|Parity_register[100]~788_combout\,
	combout => \RAM_controller|Parity_register[99]~2119_combout\);

-- Location: LCCOMB_X21_Y11_N26
\RAM_controller|Parity_register[99]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(99) = (\RAM_controller|Parity_register[99]~2119_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[99]~2119_combout\ & ((\RAM_controller|Parity_register\(99))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(99),
	datad => \RAM_controller|Parity_register[99]~2119_combout\,
	combout => \RAM_controller|Parity_register\(99));

-- Location: LCCOMB_X21_Y11_N18
\RAM_controller|Parity_register[98]~2015\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[98]~2015_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[105]~2028_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Decoder1~26_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[98]~2015_combout\);

-- Location: LCCOMB_X21_Y11_N2
\RAM_controller|Parity_register[98]~2016\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[98]~2016_combout\ = (\RAM_controller|Parity_register[98]~2015_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~24_combout\ & \RAM_controller|Decoder1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~24_combout\,
	datac => \RAM_controller|Decoder1~25_combout\,
	datad => \RAM_controller|Parity_register[98]~2015_combout\,
	combout => \RAM_controller|Parity_register[98]~2016_combout\);

-- Location: LCCOMB_X21_Y11_N6
\RAM_controller|Parity_register[98]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(98) = (\RAM_controller|Parity_register[98]~2016_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[98]~2016_combout\ & (\RAM_controller|Parity_register\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(98),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[98]~2016_combout\,
	combout => \RAM_controller|Parity_register\(98));

-- Location: LCCOMB_X21_Y11_N20
\RAM_controller|Mux0~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~114_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(99))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(99),
	datad => \RAM_controller|Parity_register\(98),
	combout => \RAM_controller|Mux0~114_combout\);

-- Location: LCCOMB_X16_Y12_N24
\RAM_controller|Parity_register[36]~771\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[36]~771_combout\ = (\RAM_controller|Parity_register[223]~80_combout\ & (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(7) & !\RAM_controller|v_count_write\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[223]~80_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(6),
	combout => \RAM_controller|Parity_register[36]~771_combout\);

-- Location: LCCOMB_X20_Y12_N0
\RAM_controller|Parity_register[35]~2118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[35]~2118_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[36]~771_combout\ & (\RAM_controller|v_count_write\(2) & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[36]~771_combout\,
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[35]~2118_combout\);

-- Location: LCCOMB_X20_Y13_N30
\RAM_controller|Parity_register[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(35) = (\RAM_controller|Parity_register[35]~2118_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[35]~2118_combout\ & (\RAM_controller|Parity_register\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(35),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[35]~2118_combout\,
	combout => \RAM_controller|Parity_register\(35));

-- Location: LCCOMB_X21_Y11_N16
\RAM_controller|Parity_register[34]~2005\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[34]~2005_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[41]~2027_combout\ & \RAM_controller|Decoder1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[41]~2027_combout\,
	datac => \RAM_controller|Decoder1~26_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[34]~2005_combout\);

-- Location: LCCOMB_X21_Y11_N12
\RAM_controller|Parity_register[34]~2006\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[34]~2006_combout\ = (\RAM_controller|Parity_register[34]~2005_combout\) # ((\RAM_controller|Decoder1~21_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~21_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~25_combout\,
	datad => \RAM_controller|Parity_register[34]~2005_combout\,
	combout => \RAM_controller|Parity_register[34]~2006_combout\);

-- Location: LCCOMB_X24_Y14_N6
\RAM_controller|Parity_register[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(34) = (\RAM_controller|Parity_register[34]~2006_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[34]~2006_combout\ & (\RAM_controller|Parity_register\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(34),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[34]~2006_combout\,
	combout => \RAM_controller|Parity_register\(34));

-- Location: LCCOMB_X24_Y14_N24
\RAM_controller|Mux0~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~111_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(35))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(35),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(34),
	combout => \RAM_controller|Mux0~111_combout\);

-- Location: LCCOMB_X21_Y15_N16
\RAM_controller|Parity_register[3]~2011\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[3]~2011_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Parity_register[9]~1876_combout\,
	datad => \RAM_controller|Decoder1~5_combout\,
	combout => \RAM_controller|Parity_register[3]~2011_combout\);

-- Location: LCCOMB_X21_Y15_N6
\RAM_controller|Parity_register[3]~2012\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[3]~2012_combout\ = (\RAM_controller|Parity_register[3]~2011_combout\) # ((\RAM_controller|Decoder1~1_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~1_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~22_combout\,
	datad => \RAM_controller|Parity_register[3]~2011_combout\,
	combout => \RAM_controller|Parity_register[3]~2012_combout\);

-- Location: LCCOMB_X24_Y14_N16
\RAM_controller|Parity_register[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(3) = (\RAM_controller|Parity_register[3]~2012_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[3]~2012_combout\ & (\RAM_controller|Parity_register\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(3),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[3]~2012_combout\,
	combout => \RAM_controller|Parity_register\(3));

-- Location: LCCOMB_X21_Y17_N22
\RAM_controller|Parity_register[2]~2013\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[2]~2013_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[9]~1876_combout\,
	datac => \RAM_controller|Decoder1~26_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[2]~2013_combout\);

-- Location: LCCOMB_X21_Y17_N10
\RAM_controller|Parity_register[2]~2014\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[2]~2014_combout\ = (\RAM_controller|Parity_register[2]~2013_combout\) # ((\RAM_controller|Decoder1~25_combout\ & (\RAM_controller|Decoder1~22_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~25_combout\,
	datab => \RAM_controller|Decoder1~22_combout\,
	datac => \RAM_controller|Parity_register[2]~2013_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[2]~2014_combout\);

-- Location: LCCOMB_X24_Y14_N10
\RAM_controller|Parity_register[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(2) = (\RAM_controller|Parity_register[2]~2014_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[2]~2014_combout\ & ((\RAM_controller|Parity_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[2]~2014_combout\,
	datad => \RAM_controller|Parity_register\(2),
	combout => \RAM_controller|Parity_register\(2));

-- Location: LCCOMB_X24_Y14_N4
\RAM_controller|Mux0~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~113_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(3))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(3),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(2),
	combout => \RAM_controller|Mux0~113_combout\);

-- Location: LCCOMB_X21_Y17_N4
\RAM_controller|Parity_register[66]~2009\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[66]~2009_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~26_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~26_combout\,
	datac => \RAM_controller|Parity_register[73]~1867_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[66]~2009_combout\);

-- Location: LCCOMB_X21_Y17_N12
\RAM_controller|Parity_register[66]~2010\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[66]~2010_combout\ = (\RAM_controller|Parity_register[66]~2009_combout\) # ((\RAM_controller|Decoder1~19_combout\ & (\RAM_controller|Decoder1~25_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~19_combout\,
	datab => \RAM_controller|Decoder1~25_combout\,
	datac => \RAM_controller|Parity_register[66]~2009_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[66]~2010_combout\);

-- Location: LCCOMB_X24_Y14_N30
\RAM_controller|Parity_register[66]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(66) = (\RAM_controller|Parity_register[66]~2010_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[66]~2010_combout\ & ((\RAM_controller|Parity_register\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register[66]~2010_combout\,
	datac => \RAM_controller|Parity_register\(66),
	combout => \RAM_controller|Parity_register\(66));

-- Location: LCCOMB_X27_Y15_N26
\RAM_controller|Parity_register[67]~2007\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[67]~2007_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~5_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~5_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[73]~1867_combout\,
	combout => \RAM_controller|Parity_register[67]~2007_combout\);

-- Location: LCCOMB_X27_Y15_N18
\RAM_controller|Parity_register[67]~2008\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[67]~2008_combout\ = (\RAM_controller|Parity_register[67]~2007_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~19_combout\ & \RAM_controller|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[67]~2007_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~19_combout\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[67]~2008_combout\);

-- Location: LCCOMB_X24_Y14_N12
\RAM_controller|Parity_register[67]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(67) = (\RAM_controller|Parity_register[67]~2008_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[67]~2008_combout\ & ((\RAM_controller|Parity_register\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[67]~2008_combout\,
	datad => \RAM_controller|Parity_register\(67),
	combout => \RAM_controller|Parity_register\(67));

-- Location: LCCOMB_X24_Y14_N18
\RAM_controller|Mux0~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~112_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(67)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(66),
	datad => \RAM_controller|Parity_register\(67),
	combout => \RAM_controller|Mux0~112_combout\);

-- Location: LCCOMB_X24_Y14_N2
\RAM_controller|Mux1~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~72_combout\ = (\RAM_controller|Add53~2_combout\ & (\RAM_controller|Add53~1_combout\)) # (!\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux0~112_combout\))) # 
-- (!\RAM_controller|Add53~1_combout\ & (\RAM_controller|Mux0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Mux0~113_combout\,
	datad => \RAM_controller|Mux0~112_combout\,
	combout => \RAM_controller|Mux1~72_combout\);

-- Location: LCCOMB_X24_Y14_N0
\RAM_controller|Mux1~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~73_combout\ = (\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux1~72_combout\ & (\RAM_controller|Mux0~114_combout\)) # (!\RAM_controller|Mux1~72_combout\ & ((\RAM_controller|Mux0~111_combout\))))) # 
-- (!\RAM_controller|Add53~2_combout\ & (((\RAM_controller|Mux1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~114_combout\,
	datab => \RAM_controller|Mux0~111_combout\,
	datac => \RAM_controller|Add53~2_combout\,
	datad => \RAM_controller|Mux1~72_combout\,
	combout => \RAM_controller|Mux1~73_combout\);

-- Location: LCCOMB_X24_Y14_N22
\RAM_controller|Mux1~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~74_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Mux1~71_combout\)) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Mux1~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux1~71_combout\,
	datad => \RAM_controller|Mux1~73_combout\,
	combout => \RAM_controller|Mux1~74_combout\);

-- Location: LCCOMB_X22_Y12_N16
\RAM_controller|Parity_register[78]~2017\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[78]~2017_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~11_combout\,
	datab => \RAM_controller|Parity_register[73]~1867_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[78]~2017_combout\);

-- Location: LCCOMB_X23_Y12_N24
\RAM_controller|Parity_register[78]~2018\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[78]~2018_combout\ = (\RAM_controller|Parity_register[78]~2017_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Decoder1~23_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~7_combout\,
	datab => \RAM_controller|Decoder1~23_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[78]~2017_combout\,
	combout => \RAM_controller|Parity_register[78]~2018_combout\);

-- Location: LCCOMB_X26_Y12_N4
\RAM_controller|Parity_register[78]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(78) = (\RAM_controller|Parity_register[78]~2018_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[78]~2018_combout\ & ((\RAM_controller|Parity_register\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(78),
	datad => \RAM_controller|Parity_register[78]~2018_combout\,
	combout => \RAM_controller|Parity_register\(78));

-- Location: LCCOMB_X16_Y10_N16
\RAM_controller|Parity_register[83]~1058\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[83]~1058_combout\ = (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(5) & (!\RAM_controller|v_count_write\(7) & \RAM_controller|Parity_register[220]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|Parity_register[220]~6_combout\,
	combout => \RAM_controller|Parity_register[83]~1058_combout\);

-- Location: LCCOMB_X16_Y10_N4
\RAM_controller|Parity_register[79]~2120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[79]~2120_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[83]~1058_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|Parity_register[83]~1058_combout\,
	combout => \RAM_controller|Parity_register[79]~2120_combout\);

-- Location: LCCOMB_X26_Y12_N2
\RAM_controller|Parity_register[79]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(79) = (\RAM_controller|Parity_register[79]~2120_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[79]~2120_combout\ & ((\RAM_controller|Parity_register\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[79]~2120_combout\,
	datad => \RAM_controller|Parity_register\(79),
	combout => \RAM_controller|Parity_register\(79));

-- Location: LCCOMB_X26_Y12_N22
\RAM_controller|Mux0~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~115_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(79)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(78),
	datad => \RAM_controller|Parity_register\(79),
	combout => \RAM_controller|Mux0~115_combout\);

-- Location: LCCOMB_X22_Y12_N6
\RAM_controller|Parity_register[14]~2021\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[14]~2021_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Parity_register[9]~1876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~11_combout\,
	datab => \RAM_controller|Parity_register[9]~1876_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[14]~2021_combout\);

-- Location: LCCOMB_X26_Y12_N0
\RAM_controller|Parity_register[14]~2022\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[14]~2022_combout\ = (\RAM_controller|Parity_register[14]~2021_combout\) # ((\RAM_controller|Decoder1~20_combout\ & (\RAM_controller|Decoder1~7_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~20_combout\,
	datab => \RAM_controller|Parity_register[14]~2021_combout\,
	datac => \RAM_controller|Decoder1~7_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[14]~2022_combout\);

-- Location: LCCOMB_X26_Y12_N30
\RAM_controller|Parity_register[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(14) = (\RAM_controller|Parity_register[14]~2022_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[14]~2022_combout\ & ((\RAM_controller|Parity_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(14),
	datad => \RAM_controller|Parity_register[14]~2022_combout\,
	combout => \RAM_controller|Parity_register\(14));

-- Location: LCCOMB_X17_Y9_N4
\RAM_controller|Parity_register[19]~1095\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[19]~1095_combout\ = (!\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[188]~262_combout\ & (!\RAM_controller|v_count_write\(7) & !\RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|Parity_register[188]~262_combout\,
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[19]~1095_combout\);

-- Location: LCCOMB_X17_Y9_N6
\RAM_controller|Parity_register[15]~2109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[15]~2109_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[19]~1095_combout\ & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[19]~1095_combout\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[15]~2109_combout\);

-- Location: LCCOMB_X17_Y9_N14
\RAM_controller|Parity_register[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(15) = (\RAM_controller|Parity_register[15]~2109_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[15]~2109_combout\ & ((\RAM_controller|Parity_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(15),
	datad => \RAM_controller|Parity_register[15]~2109_combout\,
	combout => \RAM_controller|Parity_register\(15));

-- Location: LCCOMB_X26_Y12_N8
\RAM_controller|Mux0~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~117_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(15)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(14),
	datad => \RAM_controller|Parity_register\(15),
	combout => \RAM_controller|Mux0~117_combout\);

-- Location: LCCOMB_X24_Y12_N4
\RAM_controller|Parity_register[46]~2019\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[46]~2019_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[41]~2027_combout\ & \RAM_controller|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[41]~2027_combout\,
	datab => \RAM_controller|Decoder1~11_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[46]~2019_combout\);

-- Location: LCCOMB_X24_Y12_N26
\RAM_controller|Parity_register[46]~2020\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[46]~2020_combout\ = (\RAM_controller|Parity_register[46]~2019_combout\) # ((\RAM_controller|Decoder1~18_combout\ & (\RAM_controller|Decoder1~7_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~18_combout\,
	datab => \RAM_controller|Parity_register[46]~2019_combout\,
	datac => \RAM_controller|Decoder1~7_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[46]~2020_combout\);

-- Location: LCCOMB_X26_Y12_N14
\RAM_controller|Parity_register[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(46) = (\RAM_controller|Parity_register[46]~2020_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[46]~2020_combout\ & ((\RAM_controller|Parity_register\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(46),
	datad => \RAM_controller|Parity_register[46]~2020_combout\,
	combout => \RAM_controller|Parity_register\(46));

-- Location: LCCOMB_X19_Y9_N20
\RAM_controller|Parity_register[51]~1021\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[51]~1021_combout\ = (!\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[188]~262_combout\ & (\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|Parity_register[188]~262_combout\,
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[51]~1021_combout\);

-- Location: LCCOMB_X19_Y9_N2
\RAM_controller|Parity_register[47]~2121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[47]~2121_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[51]~1021_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[51]~1021_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[47]~2121_combout\);

-- Location: LCCOMB_X19_Y9_N18
\RAM_controller|Parity_register[47]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(47) = (\RAM_controller|Parity_register[47]~2121_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[47]~2121_combout\ & ((\RAM_controller|Parity_register\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(47),
	datad => \RAM_controller|Parity_register[47]~2121_combout\,
	combout => \RAM_controller|Parity_register\(47));

-- Location: LCCOMB_X26_Y12_N10
\RAM_controller|Mux0~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~116_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(47)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(46),
	datad => \RAM_controller|Parity_register\(47),
	combout => \RAM_controller|Mux0~116_combout\);

-- Location: LCCOMB_X26_Y12_N26
\RAM_controller|Mux1~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~75_combout\ = (\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Add53~1_combout\) # ((\RAM_controller|Mux0~116_combout\)))) # (!\RAM_controller|Add53~2_combout\ & (!\RAM_controller|Add53~1_combout\ & 
-- (\RAM_controller|Mux0~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Mux0~117_combout\,
	datad => \RAM_controller|Mux0~116_combout\,
	combout => \RAM_controller|Mux1~75_combout\);

-- Location: LCCOMB_X19_Y17_N2
\RAM_controller|Parity_register[115]~1132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[115]~1132_combout\ = (\RAM_controller|v_count_write\(5) & (\RAM_controller|Parity_register[220]~6_combout\ & (!\RAM_controller|v_count_write\(7) & !\RAM_controller|v_count_write\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datab => \RAM_controller|Parity_register[220]~6_combout\,
	datac => \RAM_controller|v_count_write\(7),
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|Parity_register[115]~1132_combout\);

-- Location: LCCOMB_X19_Y17_N20
\RAM_controller|Parity_register[111]~2122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[111]~2122_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[115]~1132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[115]~1132_combout\,
	combout => \RAM_controller|Parity_register[111]~2122_combout\);

-- Location: LCCOMB_X19_Y17_N30
\RAM_controller|Parity_register[111]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(111) = (\RAM_controller|Parity_register[111]~2122_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[111]~2122_combout\ & (\RAM_controller|Parity_register\(111)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(111),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[111]~2122_combout\,
	combout => \RAM_controller|Parity_register\(111));

-- Location: LCCOMB_X26_Y15_N8
\RAM_controller|Parity_register[110]~2023\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[110]~2023_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[105]~2028_combout\,
	datad => \RAM_controller|Decoder1~11_combout\,
	combout => \RAM_controller|Parity_register[110]~2023_combout\);

-- Location: LCCOMB_X26_Y15_N28
\RAM_controller|Parity_register[110]~2024\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[110]~2024_combout\ = (\RAM_controller|Parity_register[110]~2023_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Decoder1~15_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~7_combout\,
	datab => \RAM_controller|Decoder1~15_combout\,
	datac => \RAM_controller|Parity_register[110]~2023_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[110]~2024_combout\);

-- Location: LCCOMB_X26_Y12_N16
\RAM_controller|Parity_register[110]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(110) = (\RAM_controller|Parity_register[110]~2024_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[110]~2024_combout\ & (\RAM_controller|Parity_register\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(110),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[110]~2024_combout\,
	combout => \RAM_controller|Parity_register\(110));

-- Location: LCCOMB_X26_Y12_N6
\RAM_controller|Mux0~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~118_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(111))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(111),
	datad => \RAM_controller|Parity_register\(110),
	combout => \RAM_controller|Mux0~118_combout\);

-- Location: LCCOMB_X26_Y12_N24
\RAM_controller|Mux1~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~76_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux1~75_combout\ & ((\RAM_controller|Mux0~118_combout\))) # (!\RAM_controller|Mux1~75_combout\ & (\RAM_controller|Mux0~115_combout\)))) # 
-- (!\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Mux1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~115_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Mux1~75_combout\,
	datad => \RAM_controller|Mux0~118_combout\,
	combout => \RAM_controller|Mux1~76_combout\);

-- Location: LCCOMB_X24_Y14_N8
\RAM_controller|Mux1~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~77_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~74_combout\ & ((\RAM_controller|Mux1~76_combout\))) # (!\RAM_controller|Mux1~74_combout\ & (\RAM_controller|Mux1~69_combout\)))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~69_combout\,
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux1~74_combout\,
	datad => \RAM_controller|Mux1~76_combout\,
	combout => \RAM_controller|Mux1~77_combout\);

-- Location: LCCOMB_X17_Y13_N20
\RAM_controller|Parity_register[122]~1004\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[122]~1004_combout\ = (\RAM_controller|Parity_register[185]~302_combout\ & (\RAM_controller|v_count_write\(6) & (\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[185]~302_combout\,
	datab => \RAM_controller|v_count_write\(6),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[122]~1004_combout\);

-- Location: LCCOMB_X19_Y17_N16
\RAM_controller|Parity_register[122]~2084\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[122]~2084_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(3) & \RAM_controller|Parity_register[122]~1004_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|Parity_register[122]~1004_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[122]~2084_combout\);

-- Location: LCCOMB_X19_Y17_N6
\RAM_controller|Parity_register[122]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(122) = (\RAM_controller|Parity_register[122]~2084_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[122]~2084_combout\ & (\RAM_controller|Parity_register\(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(122),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[122]~2084_combout\,
	combout => \RAM_controller|Parity_register\(122));

-- Location: LCCOMB_X15_Y13_N30
\RAM_controller|Parity_register[123]~984\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[123]~984_combout\ = (!\RAM_controller|v_count_write\(7) & (\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[220]~6_combout\ & \RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|Parity_register[220]~6_combout\,
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[123]~984_combout\);

-- Location: LCCOMB_X19_Y17_N8
\RAM_controller|Parity_register[123]~2083\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[123]~2083_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[123]~984_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[123]~984_combout\,
	combout => \RAM_controller|Parity_register[123]~2083_combout\);

-- Location: LCCOMB_X19_Y17_N12
\RAM_controller|Parity_register[123]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(123) = (\RAM_controller|Parity_register[123]~2083_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[123]~2083_combout\ & (\RAM_controller|Parity_register\(123)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(123),
	datac => \RAM_controller|Parity_register[123]~2083_combout\,
	datad => \RAM_controller|Parity_register[0]~1725_combout\,
	combout => \RAM_controller|Parity_register\(123));

-- Location: LCCOMB_X19_Y17_N28
\RAM_controller|Mux0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~74_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(123)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(122),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(123),
	combout => \RAM_controller|Mux0~74_combout\);

-- Location: LCCOMB_X17_Y10_N0
\RAM_controller|Parity_register[90]~893\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[90]~893_combout\ = (!\RAM_controller|v_count_write\(7) & (\RAM_controller|Parity_register[185]~302_combout\ & (\RAM_controller|v_count_write\(6) & !\RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datab => \RAM_controller|Parity_register[185]~302_combout\,
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[90]~893_combout\);

-- Location: LCCOMB_X16_Y11_N28
\RAM_controller|Parity_register[90]~2078\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[90]~2078_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[90]~893_combout\ & (\RAM_controller|v_count_write\(0) & \RAM_controller|v_count_write\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[90]~893_combout\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|Parity_register[90]~2078_combout\);

-- Location: LCCOMB_X16_Y11_N26
\RAM_controller|Parity_register[90]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(90) = (\RAM_controller|Parity_register[90]~2078_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[90]~2078_combout\ & (\RAM_controller|Parity_register\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(90),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[90]~2078_combout\,
	combout => \RAM_controller|Parity_register\(90));

-- Location: LCCOMB_X17_Y11_N8
\RAM_controller|Parity_register[91]~873\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[91]~873_combout\ = (\RAM_controller|Parity_register[220]~6_combout\ & (!\RAM_controller|v_count_write\(5) & (\RAM_controller|v_count_write\(3) & !\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[220]~6_combout\,
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(3),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[91]~873_combout\);

-- Location: LCCOMB_X17_Y11_N0
\RAM_controller|Parity_register[91]~2077\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[91]~2077_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[91]~873_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|Parity_register[91]~873_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[91]~2077_combout\);

-- Location: LCCOMB_X17_Y11_N2
\RAM_controller|Parity_register[91]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(91) = (\RAM_controller|Parity_register[91]~2077_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[91]~2077_combout\ & (\RAM_controller|Parity_register\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(91),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[91]~2077_combout\,
	combout => \RAM_controller|Parity_register\(91));

-- Location: LCCOMB_X16_Y11_N24
\RAM_controller|Mux0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~71_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(91)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(90),
	datad => \RAM_controller|Parity_register\(91),
	combout => \RAM_controller|Mux0~71_combout\);

-- Location: LCCOMB_X16_Y10_N8
\RAM_controller|Parity_register[27]~947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[27]~947_combout\ = (!\RAM_controller|v_count_write\(7) & (\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[188]~262_combout\ & !\RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|Parity_register[188]~262_combout\,
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[27]~947_combout\);

-- Location: LCCOMB_X17_Y11_N6
\RAM_controller|Parity_register[27]~2081\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[27]~2081_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[27]~947_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[27]~947_combout\,
	combout => \RAM_controller|Parity_register[27]~2081_combout\);

-- Location: LCCOMB_X17_Y11_N4
\RAM_controller|Parity_register[27]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(27) = (\RAM_controller|Parity_register[27]~2081_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[27]~2081_combout\ & (\RAM_controller|Parity_register\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(27),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[27]~2081_combout\,
	combout => \RAM_controller|Parity_register\(27));

-- Location: LCCOMB_X17_Y13_N14
\RAM_controller|Parity_register[26]~967\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[26]~967_combout\ = (\RAM_controller|Parity_register[185]~302_combout\ & (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|v_count_write\(5) & !\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[185]~302_combout\,
	datab => \RAM_controller|v_count_write\(6),
	datac => \RAM_controller|v_count_write\(5),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[26]~967_combout\);

-- Location: LCCOMB_X17_Y13_N6
\RAM_controller|Parity_register[26]~2082\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[26]~2082_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[26]~967_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[26]~967_combout\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[26]~2082_combout\);

-- Location: LCCOMB_X17_Y11_N14
\RAM_controller|Parity_register[26]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(26) = (\RAM_controller|Parity_register[26]~2082_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[26]~2082_combout\ & (\RAM_controller|Parity_register\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(26),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[26]~2082_combout\,
	combout => \RAM_controller|Parity_register\(26));

-- Location: LCCOMB_X17_Y11_N12
\RAM_controller|Mux0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~73_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(27))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(27),
	datac => \RAM_controller|Parity_register\(26),
	combout => \RAM_controller|Mux0~73_combout\);

-- Location: LCCOMB_X19_Y14_N22
\RAM_controller|Parity_register[59]~910\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[59]~910_combout\ = (\RAM_controller|Parity_register[188]~262_combout\ & (\RAM_controller|v_count_write\(5) & (\RAM_controller|v_count_write\(3) & !\RAM_controller|v_count_write\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[188]~262_combout\,
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|v_count_write\(3),
	datad => \RAM_controller|v_count_write\(7),
	combout => \RAM_controller|Parity_register[59]~910_combout\);

-- Location: LCCOMB_X19_Y14_N28
\RAM_controller|Parity_register[59]~2079\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[59]~2079_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[59]~910_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|Parity_register[59]~910_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[59]~2079_combout\);

-- Location: LCCOMB_X19_Y14_N14
\RAM_controller|Parity_register[59]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(59) = (\RAM_controller|Parity_register[59]~2079_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[59]~2079_combout\ & ((\RAM_controller|Parity_register\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(59),
	datad => \RAM_controller|Parity_register[59]~2079_combout\,
	combout => \RAM_controller|Parity_register\(59));

-- Location: LCCOMB_X19_Y12_N28
\RAM_controller|Parity_register[58]~930\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[58]~930_combout\ = (!\RAM_controller|v_count_write\(7) & (\RAM_controller|Parity_register[185]~302_combout\ & (!\RAM_controller|v_count_write\(6) & \RAM_controller|v_count_write\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datab => \RAM_controller|Parity_register[185]~302_combout\,
	datac => \RAM_controller|v_count_write\(6),
	datad => \RAM_controller|v_count_write\(5),
	combout => \RAM_controller|Parity_register[58]~930_combout\);

-- Location: LCCOMB_X16_Y12_N18
\RAM_controller|Parity_register[58]~2080\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[58]~2080_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[58]~930_combout\ & (\RAM_controller|v_count_write\(3) & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[58]~930_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[58]~2080_combout\);

-- Location: LCCOMB_X16_Y12_N30
\RAM_controller|Parity_register[58]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(58) = (\RAM_controller|Parity_register[58]~2080_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[58]~2080_combout\ & (\RAM_controller|Parity_register\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(58),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[58]~2080_combout\,
	combout => \RAM_controller|Parity_register\(58));

-- Location: LCCOMB_X15_Y17_N12
\RAM_controller|Mux0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~72_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(59))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(59),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(58),
	combout => \RAM_controller|Mux0~72_combout\);

-- Location: LCCOMB_X15_Y17_N14
\RAM_controller|Mux1~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~47_combout\ = (\RAM_controller|Add53~1_combout\ & (\RAM_controller|Add53~2_combout\)) # (!\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux0~72_combout\))) # 
-- (!\RAM_controller|Add53~2_combout\ & (\RAM_controller|Mux0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~73_combout\,
	datad => \RAM_controller|Mux0~72_combout\,
	combout => \RAM_controller|Mux1~47_combout\);

-- Location: LCCOMB_X15_Y17_N24
\RAM_controller|Mux1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~48_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux1~47_combout\ & (\RAM_controller|Mux0~74_combout\)) # (!\RAM_controller|Mux1~47_combout\ & ((\RAM_controller|Mux0~71_combout\))))) # 
-- (!\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Mux1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Mux0~74_combout\,
	datac => \RAM_controller|Mux0~71_combout\,
	datad => \RAM_controller|Mux1~47_combout\,
	combout => \RAM_controller|Mux1~48_combout\);

-- Location: LCCOMB_X17_Y10_N6
\RAM_controller|Parity_register[82]~2088\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[82]~2088_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[90]~893_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|Parity_register[90]~893_combout\,
	combout => \RAM_controller|Parity_register[82]~2088_combout\);

-- Location: LCCOMB_X17_Y10_N26
\RAM_controller|Parity_register[82]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(82) = (\RAM_controller|Parity_register[82]~2088_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[82]~2088_combout\ & (\RAM_controller|Parity_register\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(82),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[82]~2088_combout\,
	combout => \RAM_controller|Parity_register\(82));

-- Location: LCCOMB_X16_Y10_N28
\RAM_controller|Parity_register[83]~2087\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[83]~2087_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[83]~1058_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|v_count_write\(2),
	datad => \RAM_controller|Parity_register[83]~1058_combout\,
	combout => \RAM_controller|Parity_register[83]~2087_combout\);

-- Location: LCCOMB_X17_Y10_N24
\RAM_controller|Parity_register[83]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(83) = (\RAM_controller|Parity_register[83]~2087_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[83]~2087_combout\ & (\RAM_controller|Parity_register\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(83),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[83]~2087_combout\,
	combout => \RAM_controller|Parity_register\(83));

-- Location: LCCOMB_X17_Y10_N22
\RAM_controller|Mux0~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~80_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(83)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(82),
	datad => \RAM_controller|Parity_register\(83),
	combout => \RAM_controller|Mux0~80_combout\);

-- Location: LCCOMB_X17_Y13_N10
\RAM_controller|Parity_register[18]~2090\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[18]~2090_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[26]~967_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[26]~967_combout\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[18]~2090_combout\);

-- Location: LCCOMB_X15_Y12_N16
\RAM_controller|Parity_register[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(18) = (\RAM_controller|Parity_register[18]~2090_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[18]~2090_combout\ & (\RAM_controller|Parity_register\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(18),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[18]~2090_combout\,
	combout => \RAM_controller|Parity_register\(18));

-- Location: LCCOMB_X19_Y9_N6
\RAM_controller|Parity_register[19]~2089\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[19]~2089_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[19]~1095_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[19]~1095_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[19]~2089_combout\);

-- Location: LCCOMB_X19_Y9_N14
\RAM_controller|Parity_register[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(19) = (\RAM_controller|Parity_register[19]~2089_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[19]~2089_combout\ & ((\RAM_controller|Parity_register\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(19),
	datad => \RAM_controller|Parity_register[19]~2089_combout\,
	combout => \RAM_controller|Parity_register\(19));

-- Location: LCCOMB_X15_Y12_N20
\RAM_controller|Mux0~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~81_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(19)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(18),
	datad => \RAM_controller|Parity_register\(19),
	combout => \RAM_controller|Mux0~81_combout\);

-- Location: LCCOMB_X15_Y12_N30
\RAM_controller|Mux1~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~51_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux0~80_combout\) # ((\RAM_controller|Add53~2_combout\)))) # (!\RAM_controller|Add53~1_combout\ & (((!\RAM_controller|Add53~2_combout\ & 
-- \RAM_controller|Mux0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~80_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Add53~2_combout\,
	datad => \RAM_controller|Mux0~81_combout\,
	combout => \RAM_controller|Mux1~51_combout\);

-- Location: LCCOMB_X19_Y9_N24
\RAM_controller|Parity_register[51]~2085\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[51]~2085_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[51]~1021_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[51]~1021_combout\,
	combout => \RAM_controller|Parity_register[51]~2085_combout\);

-- Location: LCCOMB_X19_Y9_N22
\RAM_controller|Parity_register[51]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(51) = (\RAM_controller|Parity_register[51]~2085_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[51]~2085_combout\ & ((\RAM_controller|Parity_register\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(51),
	datad => \RAM_controller|Parity_register[51]~2085_combout\,
	combout => \RAM_controller|Parity_register\(51));

-- Location: LCCOMB_X22_Y12_N22
\RAM_controller|Parity_register[50]~2086\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[50]~2086_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[58]~930_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|Parity_register[58]~930_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[50]~2086_combout\);

-- Location: LCCOMB_X15_Y12_N2
\RAM_controller|Parity_register[50]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(50) = (\RAM_controller|Parity_register[50]~2086_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[50]~2086_combout\ & ((\RAM_controller|Parity_register\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[50]~2086_combout\,
	datad => \RAM_controller|Parity_register\(50),
	combout => \RAM_controller|Parity_register\(50));

-- Location: LCCOMB_X15_Y12_N26
\RAM_controller|Mux0~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~79_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(51))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(51),
	datad => \RAM_controller|Parity_register\(50),
	combout => \RAM_controller|Mux0~79_combout\);

-- Location: LCCOMB_X15_Y12_N22
\RAM_controller|Parity_register[115]~2091\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[115]~2091_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[115]~1132_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[115]~1132_combout\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[115]~2091_combout\);

-- Location: LCCOMB_X15_Y12_N10
\RAM_controller|Parity_register[115]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(115) = (\RAM_controller|Parity_register[115]~2091_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[115]~2091_combout\ & (\RAM_controller|Parity_register\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(115),
	datac => \RAM_controller|Parity_register[115]~2091_combout\,
	datad => \RAM_controller|Parity_register[0]~1725_combout\,
	combout => \RAM_controller|Parity_register\(115));

-- Location: LCCOMB_X16_Y13_N30
\RAM_controller|Parity_register[114]~2092\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[114]~2092_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(3) & \RAM_controller|Parity_register[122]~1004_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|Parity_register[122]~1004_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[114]~2092_combout\);

-- Location: LCCOMB_X15_Y12_N18
\RAM_controller|Parity_register[114]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(114) = (\RAM_controller|Parity_register[114]~2092_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[114]~2092_combout\ & ((\RAM_controller|Parity_register\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[114]~2092_combout\,
	datad => \RAM_controller|Parity_register\(114),
	combout => \RAM_controller|Parity_register\(114));

-- Location: LCCOMB_X15_Y12_N6
\RAM_controller|Mux0~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~82_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(115))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(115),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(114),
	combout => \RAM_controller|Mux0~82_combout\);

-- Location: LCCOMB_X15_Y12_N12
\RAM_controller|Mux1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~52_combout\ = (\RAM_controller|Mux1~51_combout\ & (((\RAM_controller|Mux0~82_combout\)) # (!\RAM_controller|Add53~2_combout\))) # (!\RAM_controller|Mux1~51_combout\ & (\RAM_controller|Add53~2_combout\ & 
-- (\RAM_controller|Mux0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~51_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~79_combout\,
	datad => \RAM_controller|Mux0~82_combout\,
	combout => \RAM_controller|Mux1~52_combout\);

-- Location: LCCOMB_X21_Y14_N4
\RAM_controller|Parity_register[59]~1922\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[59]~1922_combout\ = (!\SW[0]~input_o\ & (!\RAM_controller|v_count_write\(9) & (\RAM_controller|Decoder1~21_combout\ & \RAM_controller|Parity_register[0]~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|v_count_write\(9),
	datac => \RAM_controller|Decoder1~21_combout\,
	datad => \RAM_controller|Parity_register[0]~1724_combout\,
	combout => \RAM_controller|Parity_register[59]~1922_combout\);

-- Location: LCCOMB_X21_Y14_N8
\RAM_controller|Parity_register[54]~1927\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[54]~1927_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[59]~1922_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[59]~1922_combout\,
	datac => \RAM_controller|Decoder1~4_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[54]~1927_combout\);

-- Location: LCCOMB_X20_Y15_N22
\RAM_controller|Parity_register[54]~1928\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[54]~1928_combout\ = (\RAM_controller|Parity_register[54]~1927_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Decoder1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~8_combout\,
	datac => \RAM_controller|Parity_register[54]~1927_combout\,
	datad => \RAM_controller|Decoder1~18_combout\,
	combout => \RAM_controller|Parity_register[54]~1928_combout\);

-- Location: LCCOMB_X19_Y15_N30
\RAM_controller|Parity_register[54]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(54) = (\RAM_controller|Parity_register[54]~1928_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[54]~1928_combout\ & ((\RAM_controller|Parity_register\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(54),
	datad => \RAM_controller|Parity_register[54]~1928_combout\,
	combout => \RAM_controller|Parity_register\(54));

-- Location: LCCOMB_X20_Y15_N0
\RAM_controller|Parity_register[55]~1925\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[55]~1925_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Parity_register[59]~1922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \RAM_controller|Parity_register[59]~1922_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[55]~1925_combout\);

-- Location: LCCOMB_X20_Y15_N6
\RAM_controller|Parity_register[55]~1926\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[55]~1926_combout\ = (\RAM_controller|Parity_register[55]~1925_combout\) # ((\RAM_controller|Decoder1~18_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~18_combout\,
	datab => \RAM_controller|Parity_register[55]~1925_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~27_combout\,
	combout => \RAM_controller|Parity_register[55]~1926_combout\);

-- Location: LCCOMB_X20_Y15_N12
\RAM_controller|Parity_register[55]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(55) = (\RAM_controller|Parity_register[55]~1926_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[55]~1926_combout\ & (\RAM_controller|Parity_register\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(55),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[55]~1926_combout\,
	combout => \RAM_controller|Parity_register\(55));

-- Location: LCCOMB_X19_Y15_N28
\RAM_controller|Mux0~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~75_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(55)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(54),
	datad => \RAM_controller|Parity_register\(55),
	combout => \RAM_controller|Mux0~75_combout\);

-- Location: LCCOMB_X20_Y15_N28
\RAM_controller|Parity_register[91]~1921\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[91]~1921_combout\ = (\RAM_controller|Decoder1~19_combout\ & (\RAM_controller|Parity_register[0]~1724_combout\ & (!\RAM_controller|v_count_write\(9) & !\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~19_combout\,
	datab => \RAM_controller|Parity_register[0]~1724_combout\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[91]~1921_combout\);

-- Location: LCCOMB_X20_Y15_N4
\RAM_controller|Parity_register[87]~1929\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[87]~1929_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Parity_register[91]~1921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \RAM_controller|Parity_register[91]~1921_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[87]~1929_combout\);

-- Location: LCCOMB_X20_Y15_N2
\RAM_controller|Parity_register[87]~1930\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[87]~1930_combout\ = (\RAM_controller|Parity_register[87]~1929_combout\) # ((\RAM_controller|Decoder1~23_combout\ & (\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~23_combout\,
	datab => \RAM_controller|Decoder1~27_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[87]~1929_combout\,
	combout => \RAM_controller|Parity_register[87]~1930_combout\);

-- Location: LCCOMB_X19_Y15_N8
\RAM_controller|Parity_register[87]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(87) = (\RAM_controller|Parity_register[87]~1930_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[87]~1930_combout\ & ((\RAM_controller|Parity_register\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(87),
	datad => \RAM_controller|Parity_register[87]~1930_combout\,
	combout => \RAM_controller|Parity_register\(87));

-- Location: LCCOMB_X20_Y15_N20
\RAM_controller|Parity_register[86]~1931\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[86]~1931_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[91]~1921_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[91]~1921_combout\,
	datac => \RAM_controller|Decoder1~4_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[86]~1931_combout\);

-- Location: LCCOMB_X20_Y15_N18
\RAM_controller|Parity_register[86]~1932\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[86]~1932_combout\ = (\RAM_controller|Parity_register[86]~1931_combout\) # ((\RAM_controller|Decoder1~8_combout\ & (\RAM_controller|Decoder1~23_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \RAM_controller|Decoder1~23_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[86]~1931_combout\,
	combout => \RAM_controller|Parity_register[86]~1932_combout\);

-- Location: LCCOMB_X19_Y15_N10
\RAM_controller|Parity_register[86]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(86) = (\RAM_controller|Parity_register[86]~1932_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[86]~1932_combout\ & (\RAM_controller|Parity_register\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(86),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[86]~1932_combout\,
	combout => \RAM_controller|Parity_register\(86));

-- Location: LCCOMB_X19_Y15_N22
\RAM_controller|Mux0~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~76_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(87))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(86))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(87),
	datad => \RAM_controller|Parity_register\(86),
	combout => \RAM_controller|Mux0~76_combout\);

-- Location: LCCOMB_X22_Y11_N4
\RAM_controller|Parity_register[27]~1923\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[27]~1923_combout\ = (\RAM_controller|Parity_register[0]~1724_combout\ & (\RAM_controller|Decoder1~22_combout\ & (!\RAM_controller|v_count_write\(9) & !\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1724_combout\,
	datab => \RAM_controller|Decoder1~22_combout\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[27]~1923_combout\);

-- Location: LCCOMB_X21_Y15_N10
\RAM_controller|Parity_register[22]~1935\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[22]~1935_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[27]~1923_combout\ & \RAM_controller|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[27]~1923_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~4_combout\,
	combout => \RAM_controller|Parity_register[22]~1935_combout\);

-- Location: LCCOMB_X21_Y15_N2
\RAM_controller|Parity_register[22]~1936\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[22]~1936_combout\ = (\RAM_controller|Parity_register[22]~1935_combout\) # ((\RAM_controller|Decoder1~20_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[22]~1935_combout\,
	datab => \RAM_controller|Decoder1~20_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~8_combout\,
	combout => \RAM_controller|Parity_register[22]~1936_combout\);

-- Location: LCCOMB_X19_Y15_N6
\RAM_controller|Parity_register[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(22) = (\RAM_controller|Parity_register[22]~1936_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[22]~1936_combout\ & (\RAM_controller|Parity_register\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(22),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[22]~1936_combout\,
	combout => \RAM_controller|Parity_register\(22));

-- Location: LCCOMB_X22_Y11_N14
\RAM_controller|Parity_register[23]~1933\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[23]~1933_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[27]~1923_combout\ & \RAM_controller|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[27]~1923_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~3_combout\,
	combout => \RAM_controller|Parity_register[23]~1933_combout\);

-- Location: LCCOMB_X22_Y11_N22
\RAM_controller|Parity_register[23]~1934\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[23]~1934_combout\ = (\RAM_controller|Parity_register[23]~1933_combout\) # ((\RAM_controller|Decoder1~27_combout\ & (\RAM_controller|Decoder1~20_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~27_combout\,
	datab => \RAM_controller|Decoder1~20_combout\,
	datac => \RAM_controller|Parity_register[23]~1933_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[23]~1934_combout\);

-- Location: LCCOMB_X19_Y15_N0
\RAM_controller|Parity_register[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(23) = (\RAM_controller|Parity_register[23]~1934_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[23]~1934_combout\ & ((\RAM_controller|Parity_register\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[23]~1934_combout\,
	datad => \RAM_controller|Parity_register\(23),
	combout => \RAM_controller|Parity_register\(23));

-- Location: LCCOMB_X19_Y15_N24
\RAM_controller|Mux0~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~77_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(23)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(22),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(23),
	combout => \RAM_controller|Mux0~77_combout\);

-- Location: LCCOMB_X19_Y15_N26
\RAM_controller|Mux1~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~49_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\) # ((\RAM_controller|Mux0~76_combout\)))) # (!\RAM_controller|Add53~1_combout\ & (!\RAM_controller|Add53~2_combout\ & 
-- ((\RAM_controller|Mux0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~76_combout\,
	datad => \RAM_controller|Mux0~77_combout\,
	combout => \RAM_controller|Mux1~49_combout\);

-- Location: LCCOMB_X21_Y15_N28
\RAM_controller|Parity_register[123]~1924\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[123]~1924_combout\ = (\RAM_controller|Parity_register[0]~1724_combout\ & (!\RAM_controller|v_count_write\(9) & (!\SW[0]~input_o\ & \RAM_controller|Decoder1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1724_combout\,
	datab => \RAM_controller|v_count_write\(9),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~24_combout\,
	combout => \RAM_controller|Parity_register[123]~1924_combout\);

-- Location: LCCOMB_X23_Y15_N8
\RAM_controller|Parity_register[119]~1937\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[119]~1937_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[123]~1924_combout\ & \RAM_controller|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[123]~1924_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[119]~1937_combout\);

-- Location: LCCOMB_X23_Y15_N4
\RAM_controller|Parity_register[119]~1938\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[119]~1938_combout\ = (\RAM_controller|Parity_register[119]~1937_combout\) # ((\RAM_controller|Decoder1~15_combout\ & (\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~15_combout\,
	datab => \RAM_controller|Decoder1~27_combout\,
	datac => \RAM_controller|Parity_register[119]~1937_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[119]~1938_combout\);

-- Location: LCCOMB_X19_Y15_N4
\RAM_controller|Parity_register[119]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(119) = (\RAM_controller|Parity_register[119]~1938_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[119]~1938_combout\ & ((\RAM_controller|Parity_register\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(119),
	datad => \RAM_controller|Parity_register[119]~1938_combout\,
	combout => \RAM_controller|Parity_register\(119));

-- Location: LCCOMB_X21_Y15_N14
\RAM_controller|Parity_register[118]~1939\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[118]~1939_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~4_combout\ & \RAM_controller|Parity_register[123]~1924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~4_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[123]~1924_combout\,
	combout => \RAM_controller|Parity_register[118]~1939_combout\);

-- Location: LCCOMB_X26_Y15_N16
\RAM_controller|Parity_register[118]~1940\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[118]~1940_combout\ = (\RAM_controller|Parity_register[118]~1939_combout\) # ((\RAM_controller|Decoder1~15_combout\ & (\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[118]~1939_combout\,
	datab => \RAM_controller|Decoder1~15_combout\,
	datac => \RAM_controller|Decoder1~8_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[118]~1940_combout\);

-- Location: LCCOMB_X19_Y15_N2
\RAM_controller|Parity_register[118]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(118) = (\RAM_controller|Parity_register[118]~1940_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[118]~1940_combout\ & ((\RAM_controller|Parity_register\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[118]~1940_combout\,
	datad => \RAM_controller|Parity_register\(118),
	combout => \RAM_controller|Parity_register\(118));

-- Location: LCCOMB_X19_Y15_N16
\RAM_controller|Mux0~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~78_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(119))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(119),
	datad => \RAM_controller|Parity_register\(118),
	combout => \RAM_controller|Mux0~78_combout\);

-- Location: LCCOMB_X19_Y15_N18
\RAM_controller|Mux1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~50_combout\ = (\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux1~49_combout\ & ((\RAM_controller|Mux0~78_combout\))) # (!\RAM_controller|Mux1~49_combout\ & (\RAM_controller|Mux0~75_combout\)))) # 
-- (!\RAM_controller|Add53~2_combout\ & (((\RAM_controller|Mux1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Mux0~75_combout\,
	datac => \RAM_controller|Mux1~49_combout\,
	datad => \RAM_controller|Mux0~78_combout\,
	combout => \RAM_controller|Mux1~50_combout\);

-- Location: LCCOMB_X19_Y15_N20
\RAM_controller|Mux1~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~53_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux1~50_combout\))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Mux1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux1~52_combout\,
	datad => \RAM_controller|Mux1~50_combout\,
	combout => \RAM_controller|Mux1~53_combout\);

-- Location: LCCOMB_X20_Y10_N20
\RAM_controller|Parity_register[95]~2093\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[95]~2093_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[100]~788_combout\ & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[100]~788_combout\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[95]~2093_combout\);

-- Location: LCCOMB_X20_Y10_N12
\RAM_controller|Parity_register[95]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(95) = (\RAM_controller|Parity_register[95]~2093_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[95]~2093_combout\ & ((\RAM_controller|Parity_register\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(95),
	datad => \RAM_controller|Parity_register[95]~2093_combout\,
	combout => \RAM_controller|Parity_register\(95));

-- Location: LCCOMB_X20_Y15_N16
\RAM_controller|Parity_register[94]~1941\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[94]~1941_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Parity_register[91]~1921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~11_combout\,
	datab => \RAM_controller|Parity_register[91]~1921_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[94]~1941_combout\);

-- Location: LCCOMB_X21_Y19_N12
\RAM_controller|Parity_register[94]~1942\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[94]~1942_combout\ = (\RAM_controller|Parity_register[94]~1941_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~24_combout\ & \RAM_controller|Decoder1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~24_combout\,
	datac => \RAM_controller|Decoder1~7_combout\,
	datad => \RAM_controller|Parity_register[94]~1941_combout\,
	combout => \RAM_controller|Parity_register[94]~1942_combout\);

-- Location: LCCOMB_X21_Y19_N28
\RAM_controller|Parity_register[94]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(94) = (\RAM_controller|Parity_register[94]~1942_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[94]~1942_combout\ & (\RAM_controller|Parity_register\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(94),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[94]~1942_combout\,
	combout => \RAM_controller|Parity_register\(94));

-- Location: LCCOMB_X21_Y19_N0
\RAM_controller|Mux0~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~83_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(95))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(95),
	datad => \RAM_controller|Parity_register\(94),
	combout => \RAM_controller|Mux0~83_combout\);

-- Location: LCCOMB_X21_Y17_N0
\RAM_controller|Parity_register[126]~1951\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[126]~1951_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Parity_register[123]~1924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~11_combout\,
	datac => \RAM_controller|Parity_register[123]~1924_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[126]~1951_combout\);

-- Location: LCCOMB_X21_Y17_N16
\RAM_controller|Parity_register[126]~1952\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[126]~1952_combout\ = (\RAM_controller|Parity_register[126]~1951_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Decoder1~16_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~7_combout\,
	datab => \RAM_controller|Parity_register[126]~1951_combout\,
	datac => \RAM_controller|Decoder1~16_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[126]~1952_combout\);

-- Location: LCCOMB_X21_Y19_N22
\RAM_controller|Parity_register[126]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(126) = (\RAM_controller|Parity_register[126]~1952_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[126]~1952_combout\ & ((\RAM_controller|Parity_register\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(126),
	datad => \RAM_controller|Parity_register[126]~1952_combout\,
	combout => \RAM_controller|Parity_register\(126));

-- Location: LCCOMB_X22_Y17_N22
\RAM_controller|Parity_register[127]~1949\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[127]~1949_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Parity_register[131]~1805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~9_combout\,
	datab => \RAM_controller|Parity_register[131]~1805_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[127]~1949_combout\);

-- Location: LCCOMB_X22_Y17_N10
\RAM_controller|Parity_register[127]~1950\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[127]~1950_combout\ = (\RAM_controller|Parity_register[127]~1949_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Decoder1~6_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[127]~1949_combout\,
	datab => \RAM_controller|Decoder1~16_combout\,
	datac => \RAM_controller|Decoder1~6_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[127]~1950_combout\);

-- Location: LCCOMB_X21_Y19_N18
\RAM_controller|Parity_register[127]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(127) = (\RAM_controller|Parity_register[127]~1950_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[127]~1950_combout\ & ((\RAM_controller|Parity_register\(127))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[127]~1950_combout\,
	datad => \RAM_controller|Parity_register\(127),
	combout => \RAM_controller|Parity_register\(127));

-- Location: LCCOMB_X21_Y19_N14
\RAM_controller|Mux0~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~86_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(127)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(126),
	datad => \RAM_controller|Parity_register\(127),
	combout => \RAM_controller|Mux0~86_combout\);

-- Location: LCCOMB_X21_Y19_N20
\RAM_controller|Parity_register[30]~1947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[30]~1947_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[27]~1923_combout\ & \RAM_controller|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[27]~1923_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~11_combout\,
	combout => \RAM_controller|Parity_register[30]~1947_combout\);

-- Location: LCCOMB_X21_Y19_N4
\RAM_controller|Parity_register[30]~1948\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[30]~1948_combout\ = (\RAM_controller|Parity_register[30]~1947_combout\) # ((\RAM_controller|Decoder1~21_combout\ & (\RAM_controller|Decoder1~7_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~21_combout\,
	datab => \RAM_controller|Decoder1~7_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[30]~1947_combout\,
	combout => \RAM_controller|Parity_register[30]~1948_combout\);

-- Location: LCCOMB_X21_Y19_N26
\RAM_controller|Parity_register[30]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(30) = (\RAM_controller|Parity_register[30]~1948_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[30]~1948_combout\ & (\RAM_controller|Parity_register\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(30),
	datac => \RAM_controller|Parity_register[30]~1948_combout\,
	datad => \RAM_controller|Parity_register[0]~1725_combout\,
	combout => \RAM_controller|Parity_register\(30));

-- Location: LCCOMB_X17_Y13_N30
\RAM_controller|Parity_register[31]~2094\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[31]~2094_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[36]~771_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[36]~771_combout\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[31]~2094_combout\);

-- Location: LCCOMB_X21_Y12_N6
\RAM_controller|Parity_register[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(31) = (\RAM_controller|Parity_register[31]~2094_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[31]~2094_combout\ & ((\RAM_controller|Parity_register\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[31]~2094_combout\,
	datad => \RAM_controller|Parity_register\(31),
	combout => \RAM_controller|Parity_register\(31));

-- Location: LCCOMB_X21_Y19_N8
\RAM_controller|Mux0~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~85_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(31)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(30),
	datad => \RAM_controller|Parity_register\(31),
	combout => \RAM_controller|Mux0~85_combout\);

-- Location: LCCOMB_X22_Y14_N24
\RAM_controller|Parity_register[62]~1945\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[62]~1945_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[59]~1922_combout\ & \RAM_controller|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[59]~1922_combout\,
	datad => \RAM_controller|Decoder1~11_combout\,
	combout => \RAM_controller|Parity_register[62]~1945_combout\);

-- Location: LCCOMB_X22_Y15_N8
\RAM_controller|Parity_register[62]~1946\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[62]~1946_combout\ = (\RAM_controller|Parity_register[62]~1945_combout\) # ((\RAM_controller|Decoder1~7_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[62]~1945_combout\,
	datab => \RAM_controller|Decoder1~7_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~19_combout\,
	combout => \RAM_controller|Parity_register[62]~1946_combout\);

-- Location: LCCOMB_X21_Y19_N16
\RAM_controller|Parity_register[62]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(62) = (\RAM_controller|Parity_register[62]~1946_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[62]~1946_combout\ & ((\RAM_controller|Parity_register\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[62]~1946_combout\,
	datad => \RAM_controller|Parity_register\(62),
	combout => \RAM_controller|Parity_register\(62));

-- Location: LCCOMB_X27_Y15_N30
\RAM_controller|Parity_register[63]~1943\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[63]~1943_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~9_combout\,
	datab => \RAM_controller|Parity_register[73]~1867_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[63]~1943_combout\);

-- Location: LCCOMB_X27_Y15_N22
\RAM_controller|Parity_register[63]~1944\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[63]~1944_combout\ = (\RAM_controller|Parity_register[63]~1943_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~19_combout\ & \RAM_controller|Decoder1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[63]~1943_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~19_combout\,
	datad => \RAM_controller|Decoder1~6_combout\,
	combout => \RAM_controller|Parity_register[63]~1944_combout\);

-- Location: LCCOMB_X21_Y19_N24
\RAM_controller|Parity_register[63]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(63) = (\RAM_controller|Parity_register[63]~1944_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[63]~1944_combout\ & ((\RAM_controller|Parity_register\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[63]~1944_combout\,
	datad => \RAM_controller|Parity_register\(63),
	combout => \RAM_controller|Parity_register\(63));

-- Location: LCCOMB_X21_Y19_N10
\RAM_controller|Mux0~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~84_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(63)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(62),
	datad => \RAM_controller|Parity_register\(63),
	combout => \RAM_controller|Mux0~84_combout\);

-- Location: LCCOMB_X21_Y19_N2
\RAM_controller|Mux1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~54_combout\ = (\RAM_controller|Add53~1_combout\ & (\RAM_controller|Add53~2_combout\)) # (!\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux0~84_combout\))) # 
-- (!\RAM_controller|Add53~2_combout\ & (\RAM_controller|Mux0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~85_combout\,
	datad => \RAM_controller|Mux0~84_combout\,
	combout => \RAM_controller|Mux1~54_combout\);

-- Location: LCCOMB_X21_Y19_N30
\RAM_controller|Mux1~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~55_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux1~54_combout\ & ((\RAM_controller|Mux0~86_combout\))) # (!\RAM_controller|Mux1~54_combout\ & (\RAM_controller|Mux0~83_combout\)))) # 
-- (!\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Mux1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Mux0~83_combout\,
	datac => \RAM_controller|Mux0~86_combout\,
	datad => \RAM_controller|Mux1~54_combout\,
	combout => \RAM_controller|Mux1~55_combout\);

-- Location: LCCOMB_X23_Y18_N26
\RAM_controller|Mux1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~56_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~53_combout\ & ((\RAM_controller|Mux1~55_combout\))) # (!\RAM_controller|Mux1~53_combout\ & (\RAM_controller|Mux1~48_combout\)))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Mux1~48_combout\,
	datac => \RAM_controller|Mux1~53_combout\,
	datad => \RAM_controller|Mux1~55_combout\,
	combout => \RAM_controller|Mux1~56_combout\);

-- Location: LCCOMB_X21_Y15_N8
\RAM_controller|Parity_register[117]~1967\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[117]~1967_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~1_combout\ & \RAM_controller|Parity_register[123]~1924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~1_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[123]~1924_combout\,
	combout => \RAM_controller|Parity_register[117]~1967_combout\);

-- Location: LCCOMB_X21_Y15_N26
\RAM_controller|Parity_register[117]~1968\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[117]~1968_combout\ = (\RAM_controller|Parity_register[117]~1967_combout\) # ((\RAM_controller|Decoder1~15_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~15_combout\,
	datab => \RAM_controller|Parity_register[117]~1967_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~3_combout\,
	combout => \RAM_controller|Parity_register[117]~1968_combout\);

-- Location: LCCOMB_X17_Y18_N22
\RAM_controller|Parity_register[117]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(117) = (\RAM_controller|Parity_register[117]~1968_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[117]~1968_combout\ & ((\RAM_controller|Parity_register\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(117),
	datad => \RAM_controller|Parity_register[117]~1968_combout\,
	combout => \RAM_controller|Parity_register\(117));

-- Location: LCCOMB_X19_Y17_N10
\RAM_controller|Parity_register[116]~2102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[116]~2102_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[115]~1132_combout\ & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Parity_register[115]~1132_combout\,
	datac => \RAM_controller|v_count_write\(2),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[116]~2102_combout\);

-- Location: LCCOMB_X19_Y17_N0
\RAM_controller|Parity_register[116]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(116) = (\RAM_controller|Parity_register[116]~2102_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[116]~2102_combout\ & (\RAM_controller|Parity_register\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(116),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[116]~2102_combout\,
	combout => \RAM_controller|Parity_register\(116));

-- Location: LCCOMB_X17_Y18_N4
\RAM_controller|Mux0~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~94_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(117))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(117),
	datad => \RAM_controller|Parity_register\(116),
	combout => \RAM_controller|Mux0~94_combout\);

-- Location: LCCOMB_X19_Y9_N10
\RAM_controller|Parity_register[52]~2099\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[52]~2099_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[51]~1021_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[51]~1021_combout\,
	combout => \RAM_controller|Parity_register[52]~2099_combout\);

-- Location: LCCOMB_X19_Y9_N4
\RAM_controller|Parity_register[52]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(52) = (\RAM_controller|Parity_register[52]~2099_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[52]~2099_combout\ & ((\RAM_controller|Parity_register\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(52),
	datad => \RAM_controller|Parity_register[52]~2099_combout\,
	combout => \RAM_controller|Parity_register\(52));

-- Location: LCCOMB_X20_Y15_N14
\RAM_controller|Parity_register[53]~1961\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[53]~1961_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[59]~1922_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[59]~1922_combout\,
	datac => \RAM_controller|Decoder1~1_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[53]~1961_combout\);

-- Location: LCCOMB_X20_Y15_N30
\RAM_controller|Parity_register[53]~1962\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[53]~1962_combout\ = (\RAM_controller|Parity_register[53]~1961_combout\) # ((\RAM_controller|Decoder1~3_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \RAM_controller|Parity_register[53]~1961_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~18_combout\,
	combout => \RAM_controller|Parity_register[53]~1962_combout\);

-- Location: LCCOMB_X17_Y18_N16
\RAM_controller|Parity_register[53]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(53) = (\RAM_controller|Parity_register[53]~1962_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[53]~1962_combout\ & ((\RAM_controller|Parity_register\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[53]~1962_combout\,
	datad => \RAM_controller|Parity_register\(53),
	combout => \RAM_controller|Parity_register\(53));

-- Location: LCCOMB_X17_Y18_N8
\RAM_controller|Mux0~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~91_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(53)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(52),
	datad => \RAM_controller|Parity_register\(53),
	combout => \RAM_controller|Mux0~91_combout\);

-- Location: LCCOMB_X17_Y10_N18
\RAM_controller|Parity_register[84]~2100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[84]~2100_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[83]~1058_combout\ & (\RAM_controller|v_count_write\(0) & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[83]~1058_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[84]~2100_combout\);

-- Location: LCCOMB_X17_Y18_N20
\RAM_controller|Parity_register[84]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(84) = (\RAM_controller|Parity_register[84]~2100_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[84]~2100_combout\ & ((\RAM_controller|Parity_register\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[84]~2100_combout\,
	datad => \RAM_controller|Parity_register\(84),
	combout => \RAM_controller|Parity_register\(84));

-- Location: LCCOMB_X21_Y15_N18
\RAM_controller|Parity_register[85]~1963\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[85]~1963_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~1_combout\ & \RAM_controller|Parity_register[91]~1921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~1_combout\,
	datab => \RAM_controller|Parity_register[91]~1921_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[85]~1963_combout\);

-- Location: LCCOMB_X22_Y15_N14
\RAM_controller|Parity_register[85]~1964\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[85]~1964_combout\ = (\RAM_controller|Parity_register[85]~1963_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Decoder1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[85]~1963_combout\,
	datac => \RAM_controller|Decoder1~3_combout\,
	datad => \RAM_controller|Decoder1~23_combout\,
	combout => \RAM_controller|Parity_register[85]~1964_combout\);

-- Location: LCCOMB_X17_Y18_N18
\RAM_controller|Parity_register[85]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(85) = (\RAM_controller|Parity_register[85]~1964_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[85]~1964_combout\ & (\RAM_controller|Parity_register\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(85),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[85]~1964_combout\,
	combout => \RAM_controller|Parity_register\(85));

-- Location: LCCOMB_X17_Y18_N30
\RAM_controller|Mux0~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~92_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(85)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(84),
	datad => \RAM_controller|Parity_register\(85),
	combout => \RAM_controller|Mux0~92_combout\);

-- Location: LCCOMB_X21_Y15_N12
\RAM_controller|Parity_register[21]~1965\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[21]~1965_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~1_combout\ & \RAM_controller|Parity_register[27]~1923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~1_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[27]~1923_combout\,
	combout => \RAM_controller|Parity_register[21]~1965_combout\);

-- Location: LCCOMB_X21_Y15_N24
\RAM_controller|Parity_register[21]~1966\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[21]~1966_combout\ = (\RAM_controller|Parity_register[21]~1965_combout\) # ((\RAM_controller|Decoder1~3_combout\ & (\RAM_controller|Decoder1~20_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \RAM_controller|Decoder1~20_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[21]~1965_combout\,
	combout => \RAM_controller|Parity_register[21]~1966_combout\);

-- Location: LCCOMB_X17_Y18_N26
\RAM_controller|Parity_register[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(21) = (\RAM_controller|Parity_register[21]~1966_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[21]~1966_combout\ & ((\RAM_controller|Parity_register\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(21),
	datad => \RAM_controller|Parity_register[21]~1966_combout\,
	combout => \RAM_controller|Parity_register\(21));

-- Location: LCCOMB_X17_Y9_N16
\RAM_controller|Parity_register[20]~2101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[20]~2101_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[19]~1095_combout\ & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[19]~1095_combout\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[20]~2101_combout\);

-- Location: LCCOMB_X17_Y18_N24
\RAM_controller|Parity_register[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(20) = (\RAM_controller|Parity_register[20]~2101_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[20]~2101_combout\ & ((\RAM_controller|Parity_register\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(20),
	datad => \RAM_controller|Parity_register[20]~2101_combout\,
	combout => \RAM_controller|Parity_register\(20));

-- Location: LCCOMB_X17_Y18_N12
\RAM_controller|Mux0~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~93_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(21))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(21),
	datad => \RAM_controller|Parity_register\(20),
	combout => \RAM_controller|Mux0~93_combout\);

-- Location: LCCOMB_X17_Y18_N2
\RAM_controller|Mux1~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~59_combout\ = (\RAM_controller|Add53~2_combout\ & (\RAM_controller|Add53~1_combout\)) # (!\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Add53~1_combout\ & (\RAM_controller|Mux0~92_combout\)) # (!\RAM_controller|Add53~1_combout\ 
-- & ((\RAM_controller|Mux0~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Mux0~92_combout\,
	datad => \RAM_controller|Mux0~93_combout\,
	combout => \RAM_controller|Mux1~59_combout\);

-- Location: LCCOMB_X17_Y18_N14
\RAM_controller|Mux1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~60_combout\ = (\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux1~59_combout\ & (\RAM_controller|Mux0~94_combout\)) # (!\RAM_controller|Mux1~59_combout\ & ((\RAM_controller|Mux0~91_combout\))))) # 
-- (!\RAM_controller|Add53~2_combout\ & (((\RAM_controller|Mux1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Mux0~94_combout\,
	datac => \RAM_controller|Mux0~91_combout\,
	datad => \RAM_controller|Mux1~59_combout\,
	combout => \RAM_controller|Mux1~60_combout\);

-- Location: LCCOMB_X17_Y10_N10
\RAM_controller|Parity_register[80]~2106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[80]~2106_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[83]~1058_combout\ & (\RAM_controller|v_count_write\(0) & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[83]~1058_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[80]~2106_combout\);

-- Location: LCCOMB_X17_Y10_N4
\RAM_controller|Parity_register[80]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(80) = (\RAM_controller|Parity_register[80]~2106_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[80]~2106_combout\ & ((\RAM_controller|Parity_register\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(80),
	datad => \RAM_controller|Parity_register[80]~2106_combout\,
	combout => \RAM_controller|Parity_register\(80));

-- Location: LCCOMB_X17_Y10_N28
\RAM_controller|Parity_register[81]~2105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[81]~2105_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[90]~893_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|Parity_register[90]~893_combout\,
	combout => \RAM_controller|Parity_register[81]~2105_combout\);

-- Location: LCCOMB_X17_Y10_N16
\RAM_controller|Parity_register[81]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(81) = (\RAM_controller|Parity_register[81]~2105_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[81]~2105_combout\ & (\RAM_controller|Parity_register\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(81),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[81]~2105_combout\,
	combout => \RAM_controller|Parity_register\(81));

-- Location: LCCOMB_X17_Y10_N30
\RAM_controller|Mux0~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~96_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(81)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(80),
	datad => \RAM_controller|Parity_register\(81),
	combout => \RAM_controller|Mux0~96_combout\);

-- Location: LCCOMB_X17_Y9_N10
\RAM_controller|Parity_register[17]~2107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[17]~2107_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[26]~967_combout\ & !\RAM_controller|v_count_write\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Parity_register[26]~967_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(3),
	combout => \RAM_controller|Parity_register[17]~2107_combout\);

-- Location: LCCOMB_X17_Y9_N22
\RAM_controller|Parity_register[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(17) = (\RAM_controller|Parity_register[17]~2107_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[17]~2107_combout\ & ((\RAM_controller|Parity_register\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(17),
	datad => \RAM_controller|Parity_register[17]~2107_combout\,
	combout => \RAM_controller|Parity_register\(17));

-- Location: LCCOMB_X17_Y9_N24
\RAM_controller|Parity_register[16]~2108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[16]~2108_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[19]~1095_combout\ & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Parity_register[19]~1095_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[16]~2108_combout\);

-- Location: LCCOMB_X17_Y9_N8
\RAM_controller|Parity_register[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(16) = (\RAM_controller|Parity_register[16]~2108_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[16]~2108_combout\ & ((\RAM_controller|Parity_register\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(16),
	datad => \RAM_controller|Parity_register[16]~2108_combout\,
	combout => \RAM_controller|Parity_register\(16));

-- Location: LCCOMB_X17_Y9_N18
\RAM_controller|Mux0~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~97_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(17))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(17),
	datad => \RAM_controller|Parity_register\(16),
	combout => \RAM_controller|Mux0~97_combout\);

-- Location: LCCOMB_X17_Y10_N12
\RAM_controller|Mux1~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~61_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\) # ((\RAM_controller|Mux0~96_combout\)))) # (!\RAM_controller|Add53~1_combout\ & (!\RAM_controller|Add53~2_combout\ & 
-- ((\RAM_controller|Mux0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~96_combout\,
	datad => \RAM_controller|Mux0~97_combout\,
	combout => \RAM_controller|Mux1~61_combout\);

-- Location: LCCOMB_X19_Y17_N18
\RAM_controller|Parity_register[113]~2110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[113]~2110_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(0) & (!\RAM_controller|v_count_write\(3) & \RAM_controller|Parity_register[122]~1004_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|Parity_register[122]~1004_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[113]~2110_combout\);

-- Location: LCCOMB_X19_Y17_N14
\RAM_controller|Parity_register[113]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(113) = (\RAM_controller|Parity_register[113]~2110_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[113]~2110_combout\ & ((\RAM_controller|Parity_register\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(113),
	datad => \RAM_controller|Parity_register[113]~2110_combout\,
	combout => \RAM_controller|Parity_register\(113));

-- Location: LCCOMB_X19_Y17_N24
\RAM_controller|Parity_register[112]~2111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[112]~2111_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[115]~1132_combout\ & !\RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Parity_register[115]~1132_combout\,
	datac => \RAM_controller|v_count_write\(2),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[112]~2111_combout\);

-- Location: LCCOMB_X19_Y17_N26
\RAM_controller|Parity_register[112]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(112) = (\RAM_controller|Parity_register[112]~2111_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[112]~2111_combout\ & (\RAM_controller|Parity_register\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(112),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[112]~2111_combout\,
	combout => \RAM_controller|Parity_register\(112));

-- Location: LCCOMB_X19_Y17_N22
\RAM_controller|Mux0~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~98_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(113))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(112))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(113),
	datac => \RAM_controller|Parity_register\(112),
	combout => \RAM_controller|Mux0~98_combout\);

-- Location: LCCOMB_X19_Y9_N16
\RAM_controller|Parity_register[49]~2103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[49]~2103_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[58]~930_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[58]~930_combout\,
	combout => \RAM_controller|Parity_register[49]~2103_combout\);

-- Location: LCCOMB_X19_Y9_N8
\RAM_controller|Parity_register[49]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(49) = (\RAM_controller|Parity_register[49]~2103_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[49]~2103_combout\ & ((\RAM_controller|Parity_register\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(49),
	datad => \RAM_controller|Parity_register[49]~2103_combout\,
	combout => \RAM_controller|Parity_register\(49));

-- Location: LCCOMB_X19_Y9_N28
\RAM_controller|Parity_register[48]~2104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[48]~2104_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[51]~1021_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[51]~1021_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[48]~2104_combout\);

-- Location: LCCOMB_X19_Y9_N30
\RAM_controller|Parity_register[48]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(48) = (\RAM_controller|Parity_register[48]~2104_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[48]~2104_combout\ & ((\RAM_controller|Parity_register\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(48),
	datad => \RAM_controller|Parity_register[48]~2104_combout\,
	combout => \RAM_controller|Parity_register\(48));

-- Location: LCCOMB_X19_Y9_N0
\RAM_controller|Mux0~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~95_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(49))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(49),
	datac => \RAM_controller|Parity_register\(48),
	combout => \RAM_controller|Mux0~95_combout\);

-- Location: LCCOMB_X17_Y18_N0
\RAM_controller|Mux1~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~62_combout\ = (\RAM_controller|Mux1~61_combout\ & (((\RAM_controller|Mux0~98_combout\)) # (!\RAM_controller|Add53~2_combout\))) # (!\RAM_controller|Mux1~61_combout\ & (\RAM_controller|Add53~2_combout\ & 
-- ((\RAM_controller|Mux0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~61_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~98_combout\,
	datad => \RAM_controller|Mux0~95_combout\,
	combout => \RAM_controller|Mux1~62_combout\);

-- Location: LCCOMB_X17_Y18_N6
\RAM_controller|Mux1~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~63_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Mux1~60_combout\)) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Mux1~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux1~60_combout\,
	datad => \RAM_controller|Mux1~62_combout\,
	combout => \RAM_controller|Mux1~63_combout\);

-- Location: LCCOMB_X17_Y11_N16
\RAM_controller|Parity_register[92]~2112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[92]~2112_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[91]~873_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|v_count_write\(0),
	datac => \RAM_controller|Parity_register[91]~873_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[92]~2112_combout\);

-- Location: LCCOMB_X21_Y10_N30
\RAM_controller|Parity_register[92]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(92) = (\RAM_controller|Parity_register[92]~2112_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[92]~2112_combout\ & ((\RAM_controller|Parity_register\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(92),
	datad => \RAM_controller|Parity_register[92]~2112_combout\,
	combout => \RAM_controller|Parity_register\(92));

-- Location: LCCOMB_X21_Y14_N30
\RAM_controller|Parity_register[93]~1969\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[93]~1969_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~28_combout\ & \RAM_controller|Parity_register[91]~1921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~28_combout\,
	datab => \RAM_controller|Parity_register[91]~1921_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[93]~1969_combout\);

-- Location: LCCOMB_X21_Y14_N28
\RAM_controller|Parity_register[93]~1970\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[93]~1970_combout\ = (\RAM_controller|Parity_register[93]~1969_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~24_combout\ & \RAM_controller|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[93]~1969_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~24_combout\,
	datad => \RAM_controller|Decoder1~9_combout\,
	combout => \RAM_controller|Parity_register[93]~1970_combout\);

-- Location: LCCOMB_X21_Y10_N10
\RAM_controller|Parity_register[93]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(93) = (\RAM_controller|Parity_register[93]~1970_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[93]~1970_combout\ & ((\RAM_controller|Parity_register\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[93]~1970_combout\,
	datad => \RAM_controller|Parity_register\(93),
	combout => \RAM_controller|Parity_register\(93));

-- Location: LCCOMB_X21_Y10_N28
\RAM_controller|Mux0~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~99_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(93)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(92),
	datad => \RAM_controller|Parity_register\(93),
	combout => \RAM_controller|Mux0~99_combout\);

-- Location: LCCOMB_X17_Y9_N12
\RAM_controller|Parity_register[28]~2114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[28]~2114_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|Parity_register[27]~947_combout\ & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Parity_register[27]~947_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[28]~2114_combout\);

-- Location: LCCOMB_X17_Y9_N26
\RAM_controller|Parity_register[28]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(28) = (\RAM_controller|Parity_register[28]~2114_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[28]~2114_combout\ & ((\RAM_controller|Parity_register\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(28),
	datad => \RAM_controller|Parity_register[28]~2114_combout\,
	combout => \RAM_controller|Parity_register\(28));

-- Location: LCCOMB_X22_Y11_N30
\RAM_controller|Parity_register[29]~1973\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[29]~1973_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[27]~1923_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Parity_register[27]~1923_combout\,
	datad => \RAM_controller|Decoder1~28_combout\,
	combout => \RAM_controller|Parity_register[29]~1973_combout\);

-- Location: LCCOMB_X21_Y10_N20
\RAM_controller|Parity_register[29]~1974\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[29]~1974_combout\ = (\RAM_controller|Parity_register[29]~1973_combout\) # ((\RAM_controller|Decoder1~21_combout\ & (\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~21_combout\,
	datab => \RAM_controller|Parity_register[29]~1973_combout\,
	datac => \RAM_controller|Decoder1~9_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[29]~1974_combout\);

-- Location: LCCOMB_X21_Y10_N16
\RAM_controller|Parity_register[29]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(29) = (\RAM_controller|Parity_register[29]~1974_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[29]~1974_combout\ & (\RAM_controller|Parity_register\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(29),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[29]~1974_combout\,
	combout => \RAM_controller|Parity_register\(29));

-- Location: LCCOMB_X21_Y10_N18
\RAM_controller|Mux0~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~101_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(29)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(28),
	datad => \RAM_controller|Parity_register\(29),
	combout => \RAM_controller|Mux0~101_combout\);

-- Location: LCCOMB_X21_Y14_N14
\RAM_controller|Parity_register[61]~1971\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[61]~1971_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~28_combout\ & \RAM_controller|Parity_register[59]~1922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~28_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[59]~1922_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[61]~1971_combout\);

-- Location: LCCOMB_X21_Y14_N22
\RAM_controller|Parity_register[61]~1972\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[61]~1972_combout\ = (\RAM_controller|Parity_register[61]~1971_combout\) # ((\RAM_controller|Decoder1~19_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~19_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Parity_register[61]~1971_combout\,
	datad => \RAM_controller|Decoder1~9_combout\,
	combout => \RAM_controller|Parity_register[61]~1972_combout\);

-- Location: LCCOMB_X21_Y10_N14
\RAM_controller|Parity_register[61]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(61) = (\RAM_controller|Parity_register[61]~1972_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[61]~1972_combout\ & ((\RAM_controller|Parity_register\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(61),
	datad => \RAM_controller|Parity_register[61]~1972_combout\,
	combout => \RAM_controller|Parity_register\(61));

-- Location: LCCOMB_X19_Y14_N6
\RAM_controller|Parity_register[60]~2113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[60]~2113_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[59]~910_combout\ & (\RAM_controller|v_count_write\(2) & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[59]~910_combout\,
	datab => \RAM_controller|v_count_write\(2),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[60]~2113_combout\);

-- Location: LCCOMB_X21_Y10_N8
\RAM_controller|Parity_register[60]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(60) = (\RAM_controller|Parity_register[60]~2113_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[60]~2113_combout\ & ((\RAM_controller|Parity_register\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(60),
	datad => \RAM_controller|Parity_register[60]~2113_combout\,
	combout => \RAM_controller|Parity_register\(60));

-- Location: LCCOMB_X21_Y10_N2
\RAM_controller|Mux0~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~100_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(61))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(61),
	datac => \RAM_controller|Parity_register\(60),
	datad => \VGA_controller|Vcount\(0),
	combout => \RAM_controller|Mux0~100_combout\);

-- Location: LCCOMB_X21_Y10_N22
\RAM_controller|Mux1~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~64_combout\ = (\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Add53~2_combout\)))) # (!\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux0~100_combout\))) # 
-- (!\RAM_controller|Add53~2_combout\ & (\RAM_controller|Mux0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Mux0~101_combout\,
	datac => \RAM_controller|Add53~2_combout\,
	datad => \RAM_controller|Mux0~100_combout\,
	combout => \RAM_controller|Mux1~64_combout\);

-- Location: LCCOMB_X24_Y12_N22
\RAM_controller|Parity_register[125]~1975\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[125]~1975_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[123]~1924_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[123]~1924_combout\,
	datac => \RAM_controller|Decoder1~28_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[125]~1975_combout\);

-- Location: LCCOMB_X24_Y12_N24
\RAM_controller|Parity_register[125]~1976\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[125]~1976_combout\ = (\RAM_controller|Parity_register[125]~1975_combout\) # ((\RAM_controller|Decoder1~16_combout\ & (\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[125]~1975_combout\,
	datab => \RAM_controller|Decoder1~16_combout\,
	datac => \RAM_controller|Decoder1~9_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[125]~1976_combout\);

-- Location: LCCOMB_X21_Y10_N4
\RAM_controller|Parity_register[125]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(125) = (\RAM_controller|Parity_register[125]~1976_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[125]~1976_combout\ & ((\RAM_controller|Parity_register\(125))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(125),
	datad => \RAM_controller|Parity_register[125]~1976_combout\,
	combout => \RAM_controller|Parity_register\(125));

-- Location: LCCOMB_X15_Y12_N14
\RAM_controller|Parity_register[124]~2115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[124]~2115_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[123]~984_combout\ & (\RAM_controller|v_count_write\(0) & \RAM_controller|v_count_write\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[123]~984_combout\,
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(2),
	combout => \RAM_controller|Parity_register[124]~2115_combout\);

-- Location: LCCOMB_X21_Y10_N12
\RAM_controller|Parity_register[124]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(124) = (\RAM_controller|Parity_register[124]~2115_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[124]~2115_combout\ & ((\RAM_controller|Parity_register\(124))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[124]~2115_combout\,
	datad => \RAM_controller|Parity_register\(124),
	combout => \RAM_controller|Parity_register\(124));

-- Location: LCCOMB_X21_Y10_N24
\RAM_controller|Mux0~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~102_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(125))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(124))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(125),
	datad => \RAM_controller|Parity_register\(124),
	combout => \RAM_controller|Mux0~102_combout\);

-- Location: LCCOMB_X21_Y10_N6
\RAM_controller|Mux1~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~65_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux1~64_combout\ & ((\RAM_controller|Mux0~102_combout\))) # (!\RAM_controller|Mux1~64_combout\ & (\RAM_controller|Mux0~99_combout\)))) # 
-- (!\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Mux1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Mux0~99_combout\,
	datac => \RAM_controller|Mux1~64_combout\,
	datad => \RAM_controller|Mux0~102_combout\,
	combout => \RAM_controller|Mux1~65_combout\);

-- Location: LCCOMB_X17_Y10_N20
\RAM_controller|Parity_register[89]~2095\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[89]~2095_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[90]~893_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|Parity_register[90]~893_combout\,
	combout => \RAM_controller|Parity_register[89]~2095_combout\);

-- Location: LCCOMB_X17_Y10_N2
\RAM_controller|Parity_register[89]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(89) = (\RAM_controller|Parity_register[89]~2095_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[89]~2095_combout\ & (\RAM_controller|Parity_register\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(89),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[89]~2095_combout\,
	combout => \RAM_controller|Parity_register\(89));

-- Location: LCCOMB_X20_Y15_N10
\RAM_controller|Parity_register[88]~1953\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[88]~1953_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Parity_register[91]~1921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \RAM_controller|Parity_register[91]~1921_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[88]~1953_combout\);

-- Location: LCCOMB_X22_Y15_N30
\RAM_controller|Parity_register[88]~1954\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[88]~1954_combout\ = (\RAM_controller|Parity_register[88]~1953_combout\) # ((\RAM_controller|Decoder1~12_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~12_combout\,
	datab => \RAM_controller|Parity_register[88]~1953_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~23_combout\,
	combout => \RAM_controller|Parity_register[88]~1954_combout\);

-- Location: LCCOMB_X19_Y19_N16
\RAM_controller|Parity_register[88]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(88) = (\RAM_controller|Parity_register[88]~1954_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[88]~1954_combout\ & ((\RAM_controller|Parity_register\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[88]~1954_combout\,
	datad => \RAM_controller|Parity_register\(88),
	combout => \RAM_controller|Parity_register\(88));

-- Location: LCCOMB_X19_Y19_N4
\RAM_controller|Mux0~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~87_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(89))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(89),
	datad => \RAM_controller|Parity_register\(88),
	combout => \RAM_controller|Mux0~87_combout\);

-- Location: LCCOMB_X24_Y12_N12
\RAM_controller|Parity_register[120]~1959\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[120]~1959_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[123]~1924_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[123]~1924_combout\,
	datac => \RAM_controller|Decoder1~8_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[120]~1959_combout\);

-- Location: LCCOMB_X24_Y12_N20
\RAM_controller|Parity_register[120]~1960\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[120]~1960_combout\ = (\RAM_controller|Parity_register[120]~1959_combout\) # ((\RAM_controller|Decoder1~15_combout\ & (\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[120]~1959_combout\,
	datab => \RAM_controller|Decoder1~15_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[120]~1960_combout\);

-- Location: LCCOMB_X19_Y19_N22
\RAM_controller|Parity_register[120]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(120) = (\RAM_controller|Parity_register[120]~1960_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[120]~1960_combout\ & ((\RAM_controller|Parity_register\(120))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(120),
	datad => \RAM_controller|Parity_register[120]~1960_combout\,
	combout => \RAM_controller|Parity_register\(120));

-- Location: LCCOMB_X15_Y13_N16
\RAM_controller|Parity_register[121]~2098\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[121]~2098_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[122]~1004_combout\ & (\RAM_controller|v_count_write\(3) & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[122]~1004_combout\,
	datab => \RAM_controller|v_count_write\(3),
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[121]~2098_combout\);

-- Location: LCCOMB_X19_Y19_N12
\RAM_controller|Parity_register[121]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(121) = (\RAM_controller|Parity_register[121]~2098_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[121]~2098_combout\ & (\RAM_controller|Parity_register\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(121),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[121]~2098_combout\,
	combout => \RAM_controller|Parity_register\(121));

-- Location: LCCOMB_X19_Y19_N8
\RAM_controller|Mux0~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~90_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(121)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(120),
	datad => \RAM_controller|Parity_register\(121),
	combout => \RAM_controller|Mux0~90_combout\);

-- Location: LCCOMB_X21_Y14_N26
\RAM_controller|Parity_register[56]~1955\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[56]~1955_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Parity_register[59]~1922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[59]~1922_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[56]~1955_combout\);

-- Location: LCCOMB_X20_Y15_N24
\RAM_controller|Parity_register[56]~1956\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[56]~1956_combout\ = (\RAM_controller|Parity_register[56]~1955_combout\) # ((\RAM_controller|Decoder1~12_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~12_combout\,
	datab => \RAM_controller|Parity_register[56]~1955_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~18_combout\,
	combout => \RAM_controller|Parity_register[56]~1956_combout\);

-- Location: LCCOMB_X19_Y19_N14
\RAM_controller|Parity_register[56]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(56) = (\RAM_controller|Parity_register[56]~1956_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[56]~1956_combout\ & ((\RAM_controller|Parity_register\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(56),
	datad => \RAM_controller|Parity_register[56]~1956_combout\,
	combout => \RAM_controller|Parity_register\(56));

-- Location: LCCOMB_X15_Y12_N0
\RAM_controller|Parity_register[57]~2096\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[57]~2096_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (!\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[58]~930_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \RAM_controller|v_count_write\(0),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Parity_register[58]~930_combout\,
	combout => \RAM_controller|Parity_register[57]~2096_combout\);

-- Location: LCCOMB_X15_Y13_N8
\RAM_controller|Parity_register[57]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(57) = (\RAM_controller|Parity_register[57]~2096_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[57]~2096_combout\ & ((\RAM_controller|Parity_register\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(57),
	datad => \RAM_controller|Parity_register[57]~2096_combout\,
	combout => \RAM_controller|Parity_register\(57));

-- Location: LCCOMB_X19_Y19_N26
\RAM_controller|Mux0~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~88_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(57)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(56),
	datad => \RAM_controller|Parity_register\(57),
	combout => \RAM_controller|Mux0~88_combout\);

-- Location: LCCOMB_X17_Y13_N8
\RAM_controller|Parity_register[25]~2097\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[25]~2097_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(3) & (\RAM_controller|Parity_register[26]~967_combout\ & !\RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[26]~967_combout\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[25]~2097_combout\);

-- Location: LCCOMB_X19_Y19_N24
\RAM_controller|Parity_register[25]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(25) = (\RAM_controller|Parity_register[25]~2097_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[25]~2097_combout\ & ((\RAM_controller|Parity_register\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[25]~2097_combout\,
	datad => \RAM_controller|Parity_register\(25),
	combout => \RAM_controller|Parity_register\(25));

-- Location: LCCOMB_X22_Y11_N8
\RAM_controller|Parity_register[24]~1957\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[24]~1957_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[27]~1923_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[27]~1923_combout\,
	datac => \RAM_controller|Decoder1~8_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[24]~1957_combout\);

-- Location: LCCOMB_X21_Y11_N8
\RAM_controller|Parity_register[24]~1958\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[24]~1958_combout\ = (\RAM_controller|Parity_register[24]~1957_combout\) # ((\RAM_controller|Decoder1~12_combout\ & (\RAM_controller|Decoder1~20_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~12_combout\,
	datab => \RAM_controller|Parity_register[24]~1957_combout\,
	datac => \RAM_controller|Decoder1~20_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[24]~1958_combout\);

-- Location: LCCOMB_X19_Y19_N2
\RAM_controller|Parity_register[24]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(24) = (\RAM_controller|Parity_register[24]~1958_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[24]~1958_combout\ & ((\RAM_controller|Parity_register\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[24]~1958_combout\,
	datad => \RAM_controller|Parity_register\(24),
	combout => \RAM_controller|Parity_register\(24));

-- Location: LCCOMB_X19_Y19_N20
\RAM_controller|Mux0~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~89_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(25))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(25),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(24),
	combout => \RAM_controller|Mux0~89_combout\);

-- Location: LCCOMB_X19_Y19_N10
\RAM_controller|Mux1~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~57_combout\ = (\RAM_controller|Add53~1_combout\ & (\RAM_controller|Add53~2_combout\)) # (!\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\ & (\RAM_controller|Mux0~88_combout\)) # (!\RAM_controller|Add53~2_combout\ 
-- & ((\RAM_controller|Mux0~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~88_combout\,
	datad => \RAM_controller|Mux0~89_combout\,
	combout => \RAM_controller|Mux1~57_combout\);

-- Location: LCCOMB_X19_Y19_N18
\RAM_controller|Mux1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~58_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux1~57_combout\ & ((\RAM_controller|Mux0~90_combout\))) # (!\RAM_controller|Mux1~57_combout\ & (\RAM_controller|Mux0~87_combout\)))) # 
-- (!\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Mux1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Mux0~87_combout\,
	datac => \RAM_controller|Mux0~90_combout\,
	datad => \RAM_controller|Mux1~57_combout\,
	combout => \RAM_controller|Mux1~58_combout\);

-- Location: LCCOMB_X23_Y18_N0
\RAM_controller|Mux1~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~66_combout\ = (\RAM_controller|Mux1~63_combout\ & ((\RAM_controller|Mux1~65_combout\) # ((!\VGA_controller|Vcount\(3))))) # (!\RAM_controller|Mux1~63_combout\ & (((\VGA_controller|Vcount\(3) & \RAM_controller|Mux1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~63_combout\,
	datab => \RAM_controller|Mux1~65_combout\,
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Mux1~58_combout\,
	combout => \RAM_controller|Mux1~66_combout\);

-- Location: LCCOMB_X23_Y18_N14
\RAM_controller|Mux1~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~67_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(4)) # ((\RAM_controller|Mux1~56_combout\)))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(4) & ((\RAM_controller|Mux1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(4),
	datac => \RAM_controller|Mux1~56_combout\,
	datad => \RAM_controller|Mux1~66_combout\,
	combout => \RAM_controller|Mux1~67_combout\);

-- Location: LCCOMB_X22_Y11_N26
\RAM_controller|Parity_register[73]~1868\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[73]~1868_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[73]~1867_combout\ & \RAM_controller|Decoder1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[73]~1867_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~27_combout\,
	combout => \RAM_controller|Parity_register[73]~1868_combout\);

-- Location: LCCOMB_X22_Y11_N28
\RAM_controller|Parity_register[73]~1869\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[73]~1869_combout\ = (\RAM_controller|Parity_register[73]~1868_combout\) # ((\RAM_controller|Decoder1~31_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~31_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Parity_register[73]~1868_combout\,
	datad => \RAM_controller|Decoder1~19_combout\,
	combout => \RAM_controller|Parity_register[73]~1869_combout\);

-- Location: LCCOMB_X23_Y11_N20
\RAM_controller|Parity_register[73]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(73) = (\RAM_controller|Parity_register[73]~1869_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[73]~1869_combout\ & ((\RAM_controller|Parity_register\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(73),
	datad => \RAM_controller|Parity_register[73]~1869_combout\,
	combout => \RAM_controller|Parity_register\(73));

-- Location: LCCOMB_X22_Y11_N2
\RAM_controller|Parity_register[72]~1870\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[72]~1870_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~8_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~8_combout\,
	datab => \RAM_controller|Parity_register[73]~1867_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[72]~1870_combout\);

-- Location: LCCOMB_X22_Y11_N20
\RAM_controller|Parity_register[72]~1871\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[72]~1871_combout\ = (\RAM_controller|Parity_register[72]~1870_combout\) # ((\RAM_controller|Decoder1~19_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[72]~1870_combout\,
	datab => \RAM_controller|Decoder1~19_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~12_combout\,
	combout => \RAM_controller|Parity_register[72]~1871_combout\);

-- Location: LCCOMB_X23_Y11_N10
\RAM_controller|Parity_register[72]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(72) = (\RAM_controller|Parity_register[72]~1871_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[72]~1871_combout\ & (\RAM_controller|Parity_register\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(72),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[72]~1871_combout\,
	combout => \RAM_controller|Parity_register\(72));

-- Location: LCCOMB_X23_Y11_N0
\RAM_controller|Mux0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~55_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(73))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(73),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(72),
	combout => \RAM_controller|Mux0~55_combout\);

-- Location: LCCOMB_X24_Y12_N16
\RAM_controller|Parity_register[41]~1872\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[41]~1872_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[41]~2027_combout\ & \RAM_controller|Decoder1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[41]~2027_combout\,
	datac => \RAM_controller|Decoder1~27_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[41]~1872_combout\);

-- Location: LCCOMB_X24_Y12_N2
\RAM_controller|Parity_register[41]~1873\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[41]~1873_combout\ = (\RAM_controller|Parity_register[41]~1872_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~31_combout\ & \RAM_controller|Decoder1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[41]~1872_combout\,
	datac => \RAM_controller|Decoder1~31_combout\,
	datad => \RAM_controller|Decoder1~21_combout\,
	combout => \RAM_controller|Parity_register[41]~1873_combout\);

-- Location: LCCOMB_X23_Y11_N4
\RAM_controller|Parity_register[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(41) = (\RAM_controller|Parity_register[41]~1873_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[41]~1873_combout\ & ((\RAM_controller|Parity_register\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(41),
	datad => \RAM_controller|Parity_register[41]~1873_combout\,
	combout => \RAM_controller|Parity_register\(41));

-- Location: LCCOMB_X24_Y12_N14
\RAM_controller|Parity_register[40]~1874\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[40]~1874_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[41]~2027_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[41]~2027_combout\,
	datac => \RAM_controller|Decoder1~8_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[40]~1874_combout\);

-- Location: LCCOMB_X24_Y12_N30
\RAM_controller|Parity_register[40]~1875\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[40]~1875_combout\ = (\RAM_controller|Parity_register[40]~1874_combout\) # ((\RAM_controller|Decoder1~12_combout\ & (\RAM_controller|Decoder1~21_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~12_combout\,
	datab => \RAM_controller|Decoder1~21_combout\,
	datac => \RAM_controller|Parity_register[40]~1874_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[40]~1875_combout\);

-- Location: LCCOMB_X23_Y11_N2
\RAM_controller|Parity_register[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(40) = (\RAM_controller|Parity_register[40]~1875_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[40]~1875_combout\ & ((\RAM_controller|Parity_register\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[40]~1875_combout\,
	datad => \RAM_controller|Parity_register\(40),
	combout => \RAM_controller|Parity_register\(40));

-- Location: LCCOMB_X23_Y11_N14
\RAM_controller|Mux0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~56_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(41))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(41),
	datad => \RAM_controller|Parity_register\(40),
	combout => \RAM_controller|Mux0~56_combout\);

-- Location: LCCOMB_X22_Y11_N6
\RAM_controller|Parity_register[8]~1879\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[8]~1879_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[9]~1876_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~8_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[8]~1879_combout\);

-- Location: LCCOMB_X22_Y11_N24
\RAM_controller|Parity_register[8]~1880\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[8]~1880_combout\ = (\RAM_controller|Parity_register[8]~1879_combout\) # ((\RAM_controller|Decoder1~22_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~22_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~12_combout\,
	datad => \RAM_controller|Parity_register[8]~1879_combout\,
	combout => \RAM_controller|Parity_register[8]~1880_combout\);

-- Location: LCCOMB_X23_Y11_N22
\RAM_controller|Parity_register[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(8) = (\RAM_controller|Parity_register[8]~1880_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[8]~1880_combout\ & (\RAM_controller|Parity_register\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(8),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[8]~1880_combout\,
	combout => \RAM_controller|Parity_register\(8));

-- Location: LCCOMB_X22_Y13_N22
\RAM_controller|Parity_register[9]~1877\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[9]~1877_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[9]~1876_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~27_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[9]~1877_combout\);

-- Location: LCCOMB_X22_Y13_N18
\RAM_controller|Parity_register[9]~1878\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[9]~1878_combout\ = (\RAM_controller|Parity_register[9]~1877_combout\) # ((\RAM_controller|Decoder1~22_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[9]~1877_combout\,
	datab => \RAM_controller|Decoder1~22_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~31_combout\,
	combout => \RAM_controller|Parity_register[9]~1878_combout\);

-- Location: LCCOMB_X23_Y11_N28
\RAM_controller|Parity_register[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(9) = (\RAM_controller|Parity_register[9]~1878_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[9]~1878_combout\ & ((\RAM_controller|Parity_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[9]~1878_combout\,
	datad => \RAM_controller|Parity_register\(9),
	combout => \RAM_controller|Parity_register\(9));

-- Location: LCCOMB_X23_Y11_N24
\RAM_controller|Mux0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~57_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(9)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(8),
	datad => \RAM_controller|Parity_register\(9),
	combout => \RAM_controller|Mux0~57_combout\);

-- Location: LCCOMB_X23_Y11_N30
\RAM_controller|Mux1~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~37_combout\ = (\RAM_controller|Add53~1_combout\ & (\RAM_controller|Add53~2_combout\)) # (!\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Add53~2_combout\ & (\RAM_controller|Mux0~56_combout\)) # (!\RAM_controller|Add53~2_combout\ 
-- & ((\RAM_controller|Mux0~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Add53~2_combout\,
	datac => \RAM_controller|Mux0~56_combout\,
	datad => \RAM_controller|Mux0~57_combout\,
	combout => \RAM_controller|Mux1~37_combout\);

-- Location: LCCOMB_X26_Y13_N18
\RAM_controller|Parity_register[104]~1883\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[104]~1883_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[105]~2028_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~8_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[104]~1883_combout\);

-- Location: LCCOMB_X26_Y13_N28
\RAM_controller|Parity_register[104]~1884\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[104]~1884_combout\ = (\RAM_controller|Parity_register[104]~1883_combout\) # ((\RAM_controller|Decoder1~24_combout\ & (\RAM_controller|Decoder1~12_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~24_combout\,
	datab => \RAM_controller|Decoder1~12_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[104]~1883_combout\,
	combout => \RAM_controller|Parity_register[104]~1884_combout\);

-- Location: LCCOMB_X23_Y11_N26
\RAM_controller|Parity_register[104]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(104) = (\RAM_controller|Parity_register[104]~1884_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[104]~1884_combout\ & ((\RAM_controller|Parity_register\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(104),
	datad => \RAM_controller|Parity_register[104]~1884_combout\,
	combout => \RAM_controller|Parity_register\(104));

-- Location: LCCOMB_X24_Y15_N6
\RAM_controller|Parity_register[105]~1881\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[105]~1881_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~27_combout\ & \RAM_controller|Parity_register[105]~2028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~27_combout\,
	datab => \RAM_controller|Parity_register[105]~2028_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[105]~1881_combout\);

-- Location: LCCOMB_X24_Y15_N26
\RAM_controller|Parity_register[105]~1882\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[105]~1882_combout\ = (\RAM_controller|Parity_register[105]~1881_combout\) # ((\RAM_controller|Decoder1~31_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[105]~1881_combout\,
	datab => \RAM_controller|Decoder1~31_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~24_combout\,
	combout => \RAM_controller|Parity_register[105]~1882_combout\);

-- Location: LCCOMB_X23_Y11_N16
\RAM_controller|Parity_register[105]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(105) = (\RAM_controller|Parity_register[105]~1882_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[105]~1882_combout\ & ((\RAM_controller|Parity_register\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(105),
	datad => \RAM_controller|Parity_register[105]~1882_combout\,
	combout => \RAM_controller|Parity_register\(105));

-- Location: LCCOMB_X23_Y11_N12
\RAM_controller|Mux0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~58_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(105)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(104)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(104),
	datad => \RAM_controller|Parity_register\(105),
	combout => \RAM_controller|Mux0~58_combout\);

-- Location: LCCOMB_X23_Y11_N18
\RAM_controller|Mux1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~38_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux1~37_combout\ & ((\RAM_controller|Mux0~58_combout\))) # (!\RAM_controller|Mux1~37_combout\ & (\RAM_controller|Mux0~55_combout\)))) # 
-- (!\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Mux1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Mux0~55_combout\,
	datac => \RAM_controller|Mux1~37_combout\,
	datad => \RAM_controller|Mux0~58_combout\,
	combout => \RAM_controller|Mux1~38_combout\);

-- Location: LCCOMB_X21_Y13_N14
\RAM_controller|Parity_register[77]~1909\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[77]~1909_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[73]~1867_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[73]~1867_combout\,
	datab => \RAM_controller|Decoder1~28_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[77]~1909_combout\);

-- Location: LCCOMB_X21_Y13_N18
\RAM_controller|Parity_register[77]~1910\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[77]~1910_combout\ = (\RAM_controller|Parity_register[77]~1909_combout\) # ((\RAM_controller|Decoder1~9_combout\ & (\RAM_controller|Decoder1~23_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[77]~1909_combout\,
	datab => \RAM_controller|Decoder1~9_combout\,
	datac => \RAM_controller|Decoder1~23_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[77]~1910_combout\);

-- Location: LCCOMB_X21_Y13_N26
\RAM_controller|Parity_register[77]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(77) = (\RAM_controller|Parity_register[77]~1910_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[77]~1910_combout\ & ((\RAM_controller|Parity_register\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(77),
	datad => \RAM_controller|Parity_register[77]~1910_combout\,
	combout => \RAM_controller|Parity_register\(77));

-- Location: LCCOMB_X21_Y13_N8
\RAM_controller|Parity_register[76]~1911\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[76]~1911_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~30_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~30_combout\,
	datab => \RAM_controller|Parity_register[73]~1867_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[76]~1911_combout\);

-- Location: LCCOMB_X21_Y13_N24
\RAM_controller|Parity_register[76]~1912\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[76]~1912_combout\ = (\RAM_controller|Parity_register[76]~1911_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~11_combout\ & \RAM_controller|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~11_combout\,
	datac => \RAM_controller|Parity_register[76]~1911_combout\,
	datad => \RAM_controller|Decoder1~19_combout\,
	combout => \RAM_controller|Parity_register[76]~1912_combout\);

-- Location: LCCOMB_X21_Y13_N10
\RAM_controller|Parity_register[76]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(76) = (\RAM_controller|Parity_register[76]~1912_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[76]~1912_combout\ & (\RAM_controller|Parity_register\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(76),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[76]~1912_combout\,
	combout => \RAM_controller|Parity_register\(76));

-- Location: LCCOMB_X21_Y13_N22
\RAM_controller|Mux0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~67_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(77))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(77),
	datad => \RAM_controller|Parity_register\(76),
	combout => \RAM_controller|Mux0~67_combout\);

-- Location: LCCOMB_X19_Y14_N12
\RAM_controller|Parity_register[108]~2076\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[108]~2076_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|Parity_register[108]~856_combout\ & (\RAM_controller|v_count_write\(2) & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[108]~856_combout\,
	datab => \RAM_controller|v_count_write\(2),
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write\(0),
	combout => \RAM_controller|Parity_register[108]~2076_combout\);

-- Location: LCCOMB_X19_Y14_N4
\RAM_controller|Parity_register[108]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(108) = (\RAM_controller|Parity_register[108]~2076_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[108]~2076_combout\ & ((\RAM_controller|Parity_register\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(108),
	datad => \RAM_controller|Parity_register[108]~2076_combout\,
	combout => \RAM_controller|Parity_register\(108));

-- Location: LCCOMB_X26_Y15_N6
\RAM_controller|Parity_register[109]~1919\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[109]~1919_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[105]~2028_combout\,
	datad => \RAM_controller|Decoder1~28_combout\,
	combout => \RAM_controller|Parity_register[109]~1919_combout\);

-- Location: LCCOMB_X26_Y15_N18
\RAM_controller|Parity_register[109]~1920\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[109]~1920_combout\ = (\RAM_controller|Parity_register[109]~1919_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Decoder1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~9_combout\,
	datac => \RAM_controller|Decoder1~15_combout\,
	datad => \RAM_controller|Parity_register[109]~1919_combout\,
	combout => \RAM_controller|Parity_register[109]~1920_combout\);

-- Location: LCCOMB_X19_Y14_N24
\RAM_controller|Parity_register[109]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(109) = (\RAM_controller|Parity_register[109]~1920_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[109]~1920_combout\ & ((\RAM_controller|Parity_register\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[109]~1920_combout\,
	datad => \RAM_controller|Parity_register\(109),
	combout => \RAM_controller|Parity_register\(109));

-- Location: LCCOMB_X19_Y14_N8
\RAM_controller|Mux0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~70_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(109)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(108),
	datad => \RAM_controller|Parity_register\(109),
	combout => \RAM_controller|Mux0~70_combout\);

-- Location: LCCOMB_X20_Y10_N6
\RAM_controller|Parity_register[44]~2075\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[44]~2075_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(0) & (\RAM_controller|v_count_write\(2) & \RAM_controller|Parity_register[44]~839_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|v_count_write\(2),
	datac => \RAM_controller|Parity_register[44]~839_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[44]~2075_combout\);

-- Location: LCCOMB_X20_Y10_N4
\RAM_controller|Parity_register[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(44) = (\RAM_controller|Parity_register[44]~2075_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[44]~2075_combout\ & ((\RAM_controller|Parity_register\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(44),
	datad => \RAM_controller|Parity_register[44]~2075_combout\,
	combout => \RAM_controller|Parity_register\(44));

-- Location: LCCOMB_X21_Y14_N16
\RAM_controller|Parity_register[45]~1913\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[45]~1913_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~28_combout\ & \RAM_controller|Parity_register[41]~2027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~28_combout\,
	datab => \RAM_controller|Parity_register[41]~2027_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[45]~1913_combout\);

-- Location: LCCOMB_X20_Y15_N26
\RAM_controller|Parity_register[45]~1914\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[45]~1914_combout\ = (\RAM_controller|Parity_register[45]~1913_combout\) # ((\RAM_controller|Decoder1~18_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~18_combout\,
	datab => \RAM_controller|Parity_register[45]~1913_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~9_combout\,
	combout => \RAM_controller|Parity_register[45]~1914_combout\);

-- Location: LCCOMB_X19_Y14_N20
\RAM_controller|Parity_register[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(45) = (\RAM_controller|Parity_register[45]~1914_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[45]~1914_combout\ & ((\RAM_controller|Parity_register\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(45),
	datad => \RAM_controller|Parity_register[45]~1914_combout\,
	combout => \RAM_controller|Parity_register\(45));

-- Location: LCCOMB_X19_Y14_N30
\RAM_controller|Mux0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~68_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(45)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(44),
	datad => \RAM_controller|Parity_register\(45),
	combout => \RAM_controller|Mux0~68_combout\);

-- Location: LCCOMB_X22_Y13_N12
\RAM_controller|Parity_register[12]~1917\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[12]~1917_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~30_combout\ & \RAM_controller|Parity_register[9]~1876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Decoder1~30_combout\,
	datac => \RAM_controller|Parity_register[9]~1876_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[12]~1917_combout\);

-- Location: LCCOMB_X22_Y13_N4
\RAM_controller|Parity_register[12]~1918\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[12]~1918_combout\ = (\RAM_controller|Parity_register[12]~1917_combout\) # ((\RAM_controller|Decoder1~22_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[12]~1917_combout\,
	datab => \RAM_controller|Decoder1~22_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~11_combout\,
	combout => \RAM_controller|Parity_register[12]~1918_combout\);

-- Location: LCCOMB_X22_Y13_N26
\RAM_controller|Parity_register[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(12) = (\RAM_controller|Parity_register[12]~1918_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[12]~1918_combout\ & (\RAM_controller|Parity_register\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(12),
	datac => \RAM_controller|Parity_register[12]~1918_combout\,
	datad => \RAM_controller|Parity_register[0]~1725_combout\,
	combout => \RAM_controller|Parity_register\(12));

-- Location: LCCOMB_X22_Y13_N2
\RAM_controller|Parity_register[13]~1915\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[13]~1915_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Parity_register[9]~1876_combout\,
	datad => \RAM_controller|Decoder1~28_combout\,
	combout => \RAM_controller|Parity_register[13]~1915_combout\);

-- Location: LCCOMB_X22_Y13_N28
\RAM_controller|Parity_register[13]~1916\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[13]~1916_combout\ = (\RAM_controller|Parity_register[13]~1915_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~9_combout\ & \RAM_controller|Decoder1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[13]~1915_combout\,
	datac => \RAM_controller|Decoder1~9_combout\,
	datad => \RAM_controller|Decoder1~20_combout\,
	combout => \RAM_controller|Parity_register[13]~1916_combout\);

-- Location: LCCOMB_X22_Y13_N8
\RAM_controller|Parity_register[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(13) = (\RAM_controller|Parity_register[13]~1916_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[13]~1916_combout\ & ((\RAM_controller|Parity_register\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(13),
	datad => \RAM_controller|Parity_register[13]~1916_combout\,
	combout => \RAM_controller|Parity_register\(13));

-- Location: LCCOMB_X22_Y13_N16
\RAM_controller|Mux0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~69_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(13)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(12),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(13),
	combout => \RAM_controller|Mux0~69_combout\);

-- Location: LCCOMB_X19_Y14_N18
\RAM_controller|Mux1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~44_combout\ = (\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Add53~1_combout\) # ((\RAM_controller|Mux0~68_combout\)))) # (!\RAM_controller|Add53~2_combout\ & (!\RAM_controller|Add53~1_combout\ & 
-- ((\RAM_controller|Mux0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Mux0~68_combout\,
	datad => \RAM_controller|Mux0~69_combout\,
	combout => \RAM_controller|Mux1~44_combout\);

-- Location: LCCOMB_X19_Y14_N16
\RAM_controller|Mux1~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~45_combout\ = (\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux1~44_combout\ & ((\RAM_controller|Mux0~70_combout\))) # (!\RAM_controller|Mux1~44_combout\ & (\RAM_controller|Mux0~67_combout\)))) # 
-- (!\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Mux1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~67_combout\,
	datab => \RAM_controller|Add53~1_combout\,
	datac => \RAM_controller|Mux0~70_combout\,
	datad => \RAM_controller|Mux1~44_combout\,
	combout => \RAM_controller|Mux1~45_combout\);

-- Location: LCCOMB_X20_Y14_N0
\RAM_controller|Parity_register[32]~2073\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[32]~2073_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[36]~771_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[36]~771_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[32]~2073_combout\);

-- Location: LCCOMB_X20_Y14_N2
\RAM_controller|Parity_register[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(32) = (\RAM_controller|Parity_register[32]~2073_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[32]~2073_combout\ & (\RAM_controller|Parity_register\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(32),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[32]~2073_combout\,
	combout => \RAM_controller|Parity_register\(32));

-- Location: LCCOMB_X20_Y14_N26
\RAM_controller|Parity_register[33]~1897\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[33]~1897_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[41]~2027_combout\ & \RAM_controller|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[41]~2027_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[33]~1897_combout\);

-- Location: LCCOMB_X20_Y14_N20
\RAM_controller|Parity_register[33]~1898\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[33]~1898_combout\ = (\RAM_controller|Parity_register[33]~1897_combout\) # ((\RAM_controller|Decoder1~21_combout\ & (\RAM_controller|Decoder1~5_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~21_combout\,
	datab => \RAM_controller|Decoder1~5_combout\,
	datac => \RAM_controller|Parity_register[33]~1897_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[33]~1898_combout\);

-- Location: LCCOMB_X20_Y14_N10
\RAM_controller|Parity_register[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(33) = (\RAM_controller|Parity_register[33]~1898_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[33]~1898_combout\ & (\RAM_controller|Parity_register\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(33),
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[33]~1898_combout\,
	combout => \RAM_controller|Parity_register\(33));

-- Location: LCCOMB_X20_Y14_N30
\RAM_controller|Mux0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~63_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(33)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(32),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(33),
	combout => \RAM_controller|Mux0~63_combout\);

-- Location: LCCOMB_X20_Y14_N6
\RAM_controller|Parity_register[96]~2074\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[96]~2074_combout\ = (\SW[0]~input_o\) # ((!\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[100]~788_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[100]~788_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[96]~2074_combout\);

-- Location: LCCOMB_X20_Y14_N28
\RAM_controller|Parity_register[96]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(96) = (\RAM_controller|Parity_register[96]~2074_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[96]~2074_combout\ & (\RAM_controller|Parity_register\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(96),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[96]~2074_combout\,
	combout => \RAM_controller|Parity_register\(96));

-- Location: LCCOMB_X20_Y14_N22
\RAM_controller|Parity_register[97]~1907\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[97]~1907_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[105]~2028_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[97]~1907_combout\);

-- Location: LCCOMB_X20_Y14_N16
\RAM_controller|Parity_register[97]~1908\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[97]~1908_combout\ = (\RAM_controller|Parity_register[97]~1907_combout\) # ((\RAM_controller|Decoder1~24_combout\ & (\RAM_controller|Decoder1~5_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~24_combout\,
	datab => \RAM_controller|Decoder1~5_combout\,
	datac => \RAM_controller|Parity_register[97]~1907_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[97]~1908_combout\);

-- Location: LCCOMB_X20_Y14_N4
\RAM_controller|Parity_register[97]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(97) = (\RAM_controller|Parity_register[97]~1908_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[97]~1908_combout\ & ((\RAM_controller|Parity_register\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(97),
	datad => \RAM_controller|Parity_register[97]~1908_combout\,
	combout => \RAM_controller|Parity_register\(97));

-- Location: LCCOMB_X20_Y14_N18
\RAM_controller|Mux0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~66_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(97)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(96),
	datad => \RAM_controller|Parity_register\(97),
	combout => \RAM_controller|Mux0~66_combout\);

-- Location: LCCOMB_X20_Y17_N18
\RAM_controller|Parity_register[1]~1903\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[1]~1903_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[9]~1876_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~6_combout\,
	combout => \RAM_controller|Parity_register[1]~1903_combout\);

-- Location: LCCOMB_X20_Y17_N2
\RAM_controller|Parity_register[1]~1904\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[1]~1904_combout\ = (\RAM_controller|Parity_register[1]~1903_combout\) # ((\RAM_controller|Decoder1~22_combout\ & (\RAM_controller|Decoder1~5_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~22_combout\,
	datab => \RAM_controller|Decoder1~5_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[1]~1903_combout\,
	combout => \RAM_controller|Parity_register[1]~1904_combout\);

-- Location: LCCOMB_X20_Y17_N22
\RAM_controller|Parity_register[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(1) = (\RAM_controller|Parity_register[1]~1904_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[1]~1904_combout\ & (\RAM_controller|Parity_register\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(1),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[1]~1904_combout\,
	combout => \RAM_controller|Parity_register\(1));

-- Location: LCCOMB_X21_Y17_N18
\RAM_controller|Parity_register[0]~1905\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[0]~1905_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~7_combout\ & \RAM_controller|Parity_register[9]~1876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~7_combout\,
	datac => \RAM_controller|Parity_register[9]~1876_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[0]~1905_combout\);

-- Location: LCCOMB_X21_Y17_N28
\RAM_controller|Parity_register[0]~1906\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[0]~1906_combout\ = (\RAM_controller|Parity_register[0]~1905_combout\) # ((\RAM_controller|Decoder1~26_combout\ & (\RAM_controller|Decoder1~22_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~26_combout\,
	datab => \RAM_controller|Parity_register[0]~1905_combout\,
	datac => \RAM_controller|Decoder1~22_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[0]~1906_combout\);

-- Location: LCCOMB_X20_Y17_N12
\RAM_controller|Parity_register[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(0) = (\RAM_controller|Parity_register[0]~1906_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[0]~1906_combout\ & (\RAM_controller|Parity_register\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(0),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[0]~1906_combout\,
	combout => \RAM_controller|Parity_register\(0));

-- Location: LCCOMB_X20_Y17_N24
\RAM_controller|Mux0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~65_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(1))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(1),
	datad => \RAM_controller|Parity_register\(0),
	combout => \RAM_controller|Mux0~65_combout\);

-- Location: LCCOMB_X21_Y17_N30
\RAM_controller|Parity_register[64]~1901\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[64]~1901_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~7_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~7_combout\,
	datac => \RAM_controller|Parity_register[73]~1867_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[64]~1901_combout\);

-- Location: LCCOMB_X21_Y17_N26
\RAM_controller|Parity_register[64]~1902\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[64]~1902_combout\ = (\RAM_controller|Parity_register[64]~1901_combout\) # ((\RAM_controller|Decoder1~26_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[64]~1901_combout\,
	datab => \RAM_controller|Decoder1~26_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~19_combout\,
	combout => \RAM_controller|Parity_register[64]~1902_combout\);

-- Location: LCCOMB_X20_Y19_N14
\RAM_controller|Parity_register[64]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(64) = (\RAM_controller|Parity_register[64]~1902_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[64]~1902_combout\ & ((\RAM_controller|Parity_register\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(64),
	datad => \RAM_controller|Parity_register[64]~1902_combout\,
	combout => \RAM_controller|Parity_register\(64));

-- Location: LCCOMB_X27_Y15_N12
\RAM_controller|Parity_register[65]~1899\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[65]~1899_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[73]~1867_combout\ & \RAM_controller|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[73]~1867_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~6_combout\,
	combout => \RAM_controller|Parity_register[65]~1899_combout\);

-- Location: LCCOMB_X27_Y15_N0
\RAM_controller|Parity_register[65]~1900\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[65]~1900_combout\ = (\RAM_controller|Parity_register[65]~1899_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~5_combout\ & \RAM_controller|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~5_combout\,
	datac => \RAM_controller|Decoder1~19_combout\,
	datad => \RAM_controller|Parity_register[65]~1899_combout\,
	combout => \RAM_controller|Parity_register[65]~1900_combout\);

-- Location: LCCOMB_X20_Y19_N24
\RAM_controller|Parity_register[65]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(65) = (\RAM_controller|Parity_register[65]~1900_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[65]~1900_combout\ & ((\RAM_controller|Parity_register\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[65]~1900_combout\,
	datad => \RAM_controller|Parity_register\(65),
	combout => \RAM_controller|Parity_register\(65));

-- Location: LCCOMB_X20_Y19_N6
\RAM_controller|Mux0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~64_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(65)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(64),
	datad => \RAM_controller|Parity_register\(65),
	combout => \RAM_controller|Mux0~64_combout\);

-- Location: LCCOMB_X20_Y19_N16
\RAM_controller|Mux1~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~41_combout\ = (\RAM_controller|Add53~1_combout\ & (((\RAM_controller|Add53~2_combout\) # (\RAM_controller|Mux0~64_combout\)))) # (!\RAM_controller|Add53~1_combout\ & (\RAM_controller|Mux0~65_combout\ & 
-- (!\RAM_controller|Add53~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~1_combout\,
	datab => \RAM_controller|Mux0~65_combout\,
	datac => \RAM_controller|Add53~2_combout\,
	datad => \RAM_controller|Mux0~64_combout\,
	combout => \RAM_controller|Mux1~41_combout\);

-- Location: LCCOMB_X20_Y19_N26
\RAM_controller|Mux1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~42_combout\ = (\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Mux1~41_combout\ & ((\RAM_controller|Mux0~66_combout\))) # (!\RAM_controller|Mux1~41_combout\ & (\RAM_controller|Mux0~63_combout\)))) # 
-- (!\RAM_controller|Add53~2_combout\ & (((\RAM_controller|Mux1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Mux0~63_combout\,
	datac => \RAM_controller|Mux0~66_combout\,
	datad => \RAM_controller|Mux1~41_combout\,
	combout => \RAM_controller|Mux1~42_combout\);

-- Location: LCCOMB_X20_Y11_N16
\RAM_controller|Parity_register[100]~2072\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[100]~2072_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|Parity_register[100]~788_combout\ & \RAM_controller|v_count_write\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Parity_register[100]~788_combout\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[100]~2072_combout\);

-- Location: LCCOMB_X20_Y11_N28
\RAM_controller|Parity_register[100]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(100) = (\RAM_controller|Parity_register[100]~2072_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[100]~2072_combout\ & (\RAM_controller|Parity_register\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(100),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[100]~2072_combout\,
	combout => \RAM_controller|Parity_register\(100));

-- Location: LCCOMB_X24_Y15_N18
\RAM_controller|Parity_register[101]~1895\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[101]~1895_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[105]~2028_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[105]~2028_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~1_combout\,
	combout => \RAM_controller|Parity_register[101]~1895_combout\);

-- Location: LCCOMB_X24_Y15_N28
\RAM_controller|Parity_register[101]~1896\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[101]~1896_combout\ = (\RAM_controller|Parity_register[101]~1895_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~24_combout\ & \RAM_controller|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Parity_register[101]~1895_combout\,
	datac => \RAM_controller|Decoder1~24_combout\,
	datad => \RAM_controller|Decoder1~3_combout\,
	combout => \RAM_controller|Parity_register[101]~1896_combout\);

-- Location: LCCOMB_X21_Y13_N30
\RAM_controller|Parity_register[101]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(101) = (\RAM_controller|Parity_register[101]~1896_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[101]~1896_combout\ & ((\RAM_controller|Parity_register\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register[101]~1896_combout\,
	datad => \RAM_controller|Parity_register\(101),
	combout => \RAM_controller|Parity_register\(101));

-- Location: LCCOMB_X20_Y19_N22
\RAM_controller|Mux0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~62_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(101)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(100),
	datad => \RAM_controller|Parity_register\(101),
	combout => \RAM_controller|Mux0~62_combout\);

-- Location: LCCOMB_X21_Y15_N20
\RAM_controller|Parity_register[5]~1891\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[5]~1891_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[9]~1876_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \RAM_controller|Decoder1~1_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[5]~1891_combout\);

-- Location: LCCOMB_X21_Y15_N4
\RAM_controller|Parity_register[5]~1892\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[5]~1892_combout\ = (\RAM_controller|Parity_register[5]~1891_combout\) # ((\RAM_controller|Decoder1~3_combout\ & (\RAM_controller|Decoder1~22_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \RAM_controller|Parity_register[5]~1891_combout\,
	datac => \RAM_controller|Decoder1~22_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[5]~1892_combout\);

-- Location: LCCOMB_X20_Y19_N4
\RAM_controller|Parity_register[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(5) = (\RAM_controller|Parity_register[5]~1892_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[5]~1892_combout\ & ((\RAM_controller|Parity_register\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(5),
	datad => \RAM_controller|Parity_register[5]~1892_combout\,
	combout => \RAM_controller|Parity_register\(5));

-- Location: LCCOMB_X22_Y13_N14
\RAM_controller|Parity_register[4]~1893\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[4]~1893_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[9]~1876_combout\ & \RAM_controller|Decoder1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[9]~1876_combout\,
	datab => \RAM_controller|Par_Reg~6_combout\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|Decoder1~25_combout\,
	combout => \RAM_controller|Parity_register[4]~1893_combout\);

-- Location: LCCOMB_X22_Y13_N10
\RAM_controller|Parity_register[4]~1894\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[4]~1894_combout\ = (\RAM_controller|Parity_register[4]~1893_combout\) # ((\RAM_controller|Decoder1~4_combout\ & (\RAM_controller|Par_Reg~6_combout\ & \RAM_controller|Decoder1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~4_combout\,
	datab => \RAM_controller|Parity_register[4]~1893_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Decoder1~22_combout\,
	combout => \RAM_controller|Parity_register[4]~1894_combout\);

-- Location: LCCOMB_X20_Y19_N18
\RAM_controller|Parity_register[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(4) = (\RAM_controller|Parity_register[4]~1894_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[4]~1894_combout\ & ((\RAM_controller|Parity_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(4),
	datac => \RAM_controller|Parity_register[4]~1894_combout\,
	combout => \RAM_controller|Parity_register\(4));

-- Location: LCCOMB_X20_Y19_N2
\RAM_controller|Mux0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~61_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(5))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(5),
	datad => \RAM_controller|Parity_register\(4),
	combout => \RAM_controller|Mux0~61_combout\);

-- Location: LCCOMB_X27_Y15_N8
\RAM_controller|Parity_register[69]~1887\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[69]~1887_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~1_combout\ & \RAM_controller|Parity_register[73]~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~1_combout\,
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[73]~1867_combout\,
	combout => \RAM_controller|Parity_register[69]~1887_combout\);

-- Location: LCCOMB_X27_Y15_N24
\RAM_controller|Parity_register[69]~1888\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[69]~1888_combout\ = (\RAM_controller|Parity_register[69]~1887_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~3_combout\ & \RAM_controller|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~3_combout\,
	datac => \RAM_controller|Parity_register[69]~1887_combout\,
	datad => \RAM_controller|Decoder1~19_combout\,
	combout => \RAM_controller|Parity_register[69]~1888_combout\);

-- Location: LCCOMB_X20_Y19_N8
\RAM_controller|Parity_register[69]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(69) = (\RAM_controller|Parity_register[69]~1888_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[69]~1888_combout\ & ((\RAM_controller|Parity_register\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datac => \RAM_controller|Parity_register\(69),
	datad => \RAM_controller|Parity_register[69]~1888_combout\,
	combout => \RAM_controller|Parity_register\(69));

-- Location: LCCOMB_X26_Y15_N30
\RAM_controller|Parity_register[68]~1889\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[68]~1889_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Parity_register[73]~1867_combout\ & \RAM_controller|Decoder1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \RAM_controller|Parity_register[73]~1867_combout\,
	datac => \RAM_controller|Decoder1~25_combout\,
	datad => \RAM_controller|Par_Reg~6_combout\,
	combout => \RAM_controller|Parity_register[68]~1889_combout\);

-- Location: LCCOMB_X26_Y15_N10
\RAM_controller|Parity_register[68]~1890\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[68]~1890_combout\ = (\RAM_controller|Parity_register[68]~1889_combout\) # ((\RAM_controller|Par_Reg~6_combout\ & (\RAM_controller|Decoder1~19_combout\ & \RAM_controller|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~6_combout\,
	datab => \RAM_controller|Decoder1~19_combout\,
	datac => \RAM_controller|Parity_register[68]~1889_combout\,
	datad => \RAM_controller|Decoder1~4_combout\,
	combout => \RAM_controller|Parity_register[68]~1890_combout\);

-- Location: LCCOMB_X20_Y19_N10
\RAM_controller|Parity_register[68]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(68) = (\RAM_controller|Parity_register[68]~1890_combout\ & ((\RAM_controller|Parity_register[0]~1725_combout\))) # (!\RAM_controller|Parity_register[68]~1890_combout\ & (\RAM_controller|Parity_register\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(68),
	datac => \RAM_controller|Parity_register[0]~1725_combout\,
	datad => \RAM_controller|Parity_register[68]~1890_combout\,
	combout => \RAM_controller|Parity_register\(68));

-- Location: LCCOMB_X20_Y19_N0
\RAM_controller|Mux0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~60_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(69))) # (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(69),
	datad => \RAM_controller|Parity_register\(68),
	combout => \RAM_controller|Mux0~60_combout\);

-- Location: LCCOMB_X20_Y19_N20
\RAM_controller|Mux1~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~39_combout\ = (\RAM_controller|Add53~2_combout\ & (((\RAM_controller|Add53~1_combout\)))) # (!\RAM_controller|Add53~2_combout\ & ((\RAM_controller|Add53~1_combout\ & ((\RAM_controller|Mux0~60_combout\))) # 
-- (!\RAM_controller|Add53~1_combout\ & (\RAM_controller|Mux0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~2_combout\,
	datab => \RAM_controller|Mux0~61_combout\,
	datac => \RAM_controller|Add53~1_combout\,
	datad => \RAM_controller|Mux0~60_combout\,
	combout => \RAM_controller|Mux1~39_combout\);

-- Location: LCCOMB_X16_Y12_N0
\RAM_controller|Parity_register[36]~2071\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[36]~2071_combout\ = (\SW[0]~input_o\) # ((\RAM_controller|v_count_write\(2) & (\RAM_controller|v_count_write\(0) & \RAM_controller|Parity_register[36]~771_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \SW[0]~input_o\,
	datac => \RAM_controller|v_count_write\(0),
	datad => \RAM_controller|Parity_register[36]~771_combout\,
	combout => \RAM_controller|Parity_register[36]~2071_combout\);

-- Location: LCCOMB_X20_Y13_N6
\RAM_controller|Parity_register[36]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(36) = (\RAM_controller|Parity_register[36]~2071_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[36]~2071_combout\ & ((\RAM_controller|Parity_register\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(36),
	datad => \RAM_controller|Parity_register[36]~2071_combout\,
	combout => \RAM_controller|Parity_register\(36));

-- Location: LCCOMB_X21_Y17_N2
\RAM_controller|Parity_register[37]~1885\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[37]~1885_combout\ = (!\RAM_controller|Par_Reg~6_combout\ & ((\SW[0]~input_o\) # ((\RAM_controller|Decoder1~1_combout\ & \RAM_controller|Parity_register[41]~2027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~1_combout\,
	datab => \RAM_controller|Parity_register[41]~2027_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Parity_register[37]~1885_combout\);

-- Location: LCCOMB_X19_Y13_N2
\RAM_controller|Parity_register[37]~1886\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register[37]~1886_combout\ = (\RAM_controller|Parity_register[37]~1885_combout\) # ((\RAM_controller|Decoder1~3_combout\ & (\RAM_controller|Decoder1~21_combout\ & \RAM_controller|Par_Reg~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder1~3_combout\,
	datab => \RAM_controller|Decoder1~21_combout\,
	datac => \RAM_controller|Par_Reg~6_combout\,
	datad => \RAM_controller|Parity_register[37]~1885_combout\,
	combout => \RAM_controller|Parity_register[37]~1886_combout\);

-- Location: LCCOMB_X20_Y13_N28
\RAM_controller|Parity_register[37]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(37) = (\RAM_controller|Parity_register[37]~1886_combout\ & (\RAM_controller|Parity_register[0]~1725_combout\)) # (!\RAM_controller|Parity_register[37]~1886_combout\ & ((\RAM_controller|Parity_register\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register[0]~1725_combout\,
	datab => \RAM_controller|Parity_register\(37),
	datad => \RAM_controller|Parity_register[37]~1886_combout\,
	combout => \RAM_controller|Parity_register\(37));

-- Location: LCCOMB_X20_Y13_N12
\RAM_controller|Mux0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~59_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(37)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(36),
	datab => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(37),
	combout => \RAM_controller|Mux0~59_combout\);

-- Location: LCCOMB_X20_Y19_N28
\RAM_controller|Mux1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~40_combout\ = (\RAM_controller|Mux1~39_combout\ & ((\RAM_controller|Mux0~62_combout\) # ((!\RAM_controller|Add53~2_combout\)))) # (!\RAM_controller|Mux1~39_combout\ & (((\RAM_controller|Add53~2_combout\ & 
-- \RAM_controller|Mux0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~62_combout\,
	datab => \RAM_controller|Mux1~39_combout\,
	datac => \RAM_controller|Add53~2_combout\,
	datad => \RAM_controller|Mux0~59_combout\,
	combout => \RAM_controller|Mux1~40_combout\);

-- Location: LCCOMB_X20_Y19_N12
\RAM_controller|Mux1~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~43_combout\ = (\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3)) # ((\RAM_controller|Mux1~40_combout\)))) # (!\VGA_controller|Vcount\(2) & (!\VGA_controller|Vcount\(3) & (\RAM_controller|Mux1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux1~42_combout\,
	datad => \RAM_controller|Mux1~40_combout\,
	combout => \RAM_controller|Mux1~43_combout\);

-- Location: LCCOMB_X23_Y18_N24
\RAM_controller|Mux1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~46_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux1~43_combout\ & ((\RAM_controller|Mux1~45_combout\))) # (!\RAM_controller|Mux1~43_combout\ & (\RAM_controller|Mux1~38_combout\)))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux1~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Mux1~38_combout\,
	datac => \RAM_controller|Mux1~45_combout\,
	datad => \RAM_controller|Mux1~43_combout\,
	combout => \RAM_controller|Mux1~46_combout\);

-- Location: LCCOMB_X23_Y18_N28
\RAM_controller|Mux1~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux1~78_combout\ = (\VGA_controller|Vcount\(4) & ((\RAM_controller|Mux1~67_combout\ & (\RAM_controller|Mux1~77_combout\)) # (!\RAM_controller|Mux1~67_combout\ & ((\RAM_controller|Mux1~46_combout\))))) # (!\VGA_controller|Vcount\(4) & 
-- (((\RAM_controller|Mux1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux1~77_combout\,
	datab => \VGA_controller|Vcount\(4),
	datac => \RAM_controller|Mux1~67_combout\,
	datad => \RAM_controller|Mux1~46_combout\,
	combout => \RAM_controller|Mux1~78_combout\);

-- Location: LCCOMB_X23_Y18_N30
\RAM_controller|parity_check~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~8_combout\ = (\RAM_controller|parity_check~7_combout\ & ((\RAM_controller|Add53~3_combout\ & (\RAM_controller|Mux1~36_combout\)) # (!\RAM_controller|Add53~3_combout\ & ((\RAM_controller|Mux1~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|parity_check~7_combout\,
	datab => \RAM_controller|Add53~3_combout\,
	datac => \RAM_controller|Mux1~36_combout\,
	datad => \RAM_controller|Mux1~78_combout\,
	combout => \RAM_controller|parity_check~8_combout\);

-- Location: LCCOMB_X14_Y20_N26
\RAM_controller|parity_check~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~9_combout\ = (\VGA_controller|Vcount\(7) & (!\RAM_controller|Add53~0_combout\)) # (!\VGA_controller|Vcount\(7) & ((\RAM_controller|LessThan15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~0_combout\,
	datab => \RAM_controller|LessThan15~0_combout\,
	datad => \VGA_controller|Vcount\(7),
	combout => \RAM_controller|parity_check~9_combout\);

-- Location: LCCOMB_X24_Y16_N22
\RAM_controller|Mux0~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~126_combout\ = (\RAM_controller|Add52~6_combout\ & (\RAM_controller|Add52~4_combout\)) # (!\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Add52~4_combout\ & (\RAM_controller|Mux0~15_combout\)) # 
-- (!\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Add52~4_combout\,
	datac => \RAM_controller|Mux0~15_combout\,
	datad => \RAM_controller|Mux0~3_combout\,
	combout => \RAM_controller|Mux0~126_combout\);

-- Location: LCCOMB_X24_Y16_N4
\RAM_controller|Mux0~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~127_combout\ = (\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Mux0~126_combout\ & (\RAM_controller|Mux0~7_combout\)) # (!\RAM_controller|Mux0~126_combout\ & ((\RAM_controller|Mux0~11_combout\))))) # 
-- (!\RAM_controller|Add52~6_combout\ & (((\RAM_controller|Mux0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Mux0~7_combout\,
	datac => \RAM_controller|Mux0~126_combout\,
	datad => \RAM_controller|Mux0~11_combout\,
	combout => \RAM_controller|Mux0~127_combout\);

-- Location: LCCOMB_X24_Y16_N0
\RAM_controller|Mux0~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~119_combout\ = (\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Add52~4_combout\) # ((\RAM_controller|Mux0~8_combout\)))) # (!\RAM_controller|Add52~6_combout\ & (!\RAM_controller|Add52~4_combout\ & 
-- ((\RAM_controller|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Add52~4_combout\,
	datac => \RAM_controller|Mux0~8_combout\,
	datad => \RAM_controller|Mux0~0_combout\,
	combout => \RAM_controller|Mux0~119_combout\);

-- Location: LCCOMB_X24_Y16_N30
\RAM_controller|Mux0~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~120_combout\ = (\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~119_combout\ & ((\RAM_controller|Mux0~4_combout\))) # (!\RAM_controller|Mux0~119_combout\ & (\RAM_controller|Mux0~12_combout\)))) # 
-- (!\RAM_controller|Add52~4_combout\ & (((\RAM_controller|Mux0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Mux0~12_combout\,
	datac => \RAM_controller|Mux0~4_combout\,
	datad => \RAM_controller|Mux0~119_combout\,
	combout => \RAM_controller|Mux0~120_combout\);

-- Location: LCCOMB_X23_Y14_N16
\RAM_controller|Mux0~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~123_combout\ = (\RAM_controller|Add52~4_combout\ & (\RAM_controller|Add52~6_combout\)) # (!\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Add52~6_combout\ & (\RAM_controller|Mux0~10_combout\)) # 
-- (!\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Add52~6_combout\,
	datac => \RAM_controller|Mux0~10_combout\,
	datad => \RAM_controller|Mux0~2_combout\,
	combout => \RAM_controller|Mux0~123_combout\);

-- Location: LCCOMB_X23_Y14_N14
\RAM_controller|Mux0~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~124_combout\ = (\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~123_combout\ & (\RAM_controller|Mux0~6_combout\)) # (!\RAM_controller|Mux0~123_combout\ & ((\RAM_controller|Mux0~14_combout\))))) # 
-- (!\RAM_controller|Add52~4_combout\ & (((\RAM_controller|Mux0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Mux0~6_combout\,
	datac => \RAM_controller|Mux0~14_combout\,
	datad => \RAM_controller|Mux0~123_combout\,
	combout => \RAM_controller|Mux0~124_combout\);

-- Location: LCCOMB_X24_Y16_N8
\RAM_controller|Mux0~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~121_combout\ = (\RAM_controller|Add52~6_combout\ & (\RAM_controller|Add52~4_combout\)) # (!\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~13_combout\))) # 
-- (!\RAM_controller|Add52~4_combout\ & (\RAM_controller|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Add52~4_combout\,
	datac => \RAM_controller|Mux0~1_combout\,
	datad => \RAM_controller|Mux0~13_combout\,
	combout => \RAM_controller|Mux0~121_combout\);

-- Location: LCCOMB_X24_Y16_N6
\RAM_controller|Mux0~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~122_combout\ = (\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Mux0~121_combout\ & ((\RAM_controller|Mux0~5_combout\))) # (!\RAM_controller|Mux0~121_combout\ & (\RAM_controller|Mux0~9_combout\)))) # 
-- (!\RAM_controller|Add52~6_combout\ & (((\RAM_controller|Mux0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Mux0~9_combout\,
	datac => \RAM_controller|Mux0~121_combout\,
	datad => \RAM_controller|Mux0~5_combout\,
	combout => \RAM_controller|Mux0~122_combout\);

-- Location: LCCOMB_X24_Y16_N16
\RAM_controller|Mux0~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~125_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Add52~2_combout\) # ((\RAM_controller|Mux0~122_combout\)))) # (!\RAM_controller|Add52~0_combout\ & (!\RAM_controller|Add52~2_combout\ & 
-- (\RAM_controller|Mux0~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~0_combout\,
	datab => \RAM_controller|Add52~2_combout\,
	datac => \RAM_controller|Mux0~124_combout\,
	datad => \RAM_controller|Mux0~122_combout\,
	combout => \RAM_controller|Mux0~125_combout\);

-- Location: LCCOMB_X24_Y16_N10
\RAM_controller|Mux0~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~128_combout\ = (\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Mux0~125_combout\ & (\RAM_controller|Mux0~127_combout\)) # (!\RAM_controller|Mux0~125_combout\ & ((\RAM_controller|Mux0~120_combout\))))) # 
-- (!\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Mux0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Mux0~127_combout\,
	datac => \RAM_controller|Mux0~120_combout\,
	datad => \RAM_controller|Mux0~125_combout\,
	combout => \RAM_controller|Mux0~128_combout\);

-- Location: LCCOMB_X19_Y11_N24
\RAM_controller|Mux0~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~150_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~50_combout\))) # (!\RAM_controller|Add52~0_combout\ & (\RAM_controller|Mux0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~49_combout\,
	datad => \RAM_controller|Mux0~50_combout\,
	combout => \RAM_controller|Mux0~150_combout\);

-- Location: LCCOMB_X24_Y11_N30
\RAM_controller|Mux0~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~151_combout\ = (\RAM_controller|Add52~2_combout\ & (!\RAM_controller|Add52~0_combout\ & (\RAM_controller|Mux0~48_combout\))) # (!\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Mux0~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~48_combout\,
	datad => \RAM_controller|Mux0~150_combout\,
	combout => \RAM_controller|Mux0~151_combout\);

-- Location: LCCOMB_X24_Y11_N28
\RAM_controller|Mux0~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~152_combout\ = (\RAM_controller|Add52~2_combout\ & (\RAM_controller|Add52~0_combout\)) # (!\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add52~0_combout\ & (\RAM_controller|Mux0~51_combout\)) # 
-- (!\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~51_combout\,
	datad => \RAM_controller|Mux0~53_combout\,
	combout => \RAM_controller|Mux0~152_combout\);

-- Location: LCCOMB_X24_Y11_N6
\RAM_controller|Mux0~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~153_combout\ = (\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Mux0~152_combout\ & ((\RAM_controller|Mux0~54_combout\))) # (!\RAM_controller|Mux0~152_combout\ & (\RAM_controller|Mux0~52_combout\)))) # 
-- (!\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Mux0~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~52_combout\,
	datab => \RAM_controller|Add52~2_combout\,
	datac => \RAM_controller|Mux0~54_combout\,
	datad => \RAM_controller|Mux0~152_combout\,
	combout => \RAM_controller|Mux0~153_combout\);

-- Location: LCCOMB_X24_Y11_N24
\RAM_controller|Mux0~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~154_combout\ = (!\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Add52~4_combout\ & (\RAM_controller|Mux0~151_combout\)) # (!\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~153_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Add52~6_combout\,
	datac => \RAM_controller|Mux0~151_combout\,
	datad => \RAM_controller|Mux0~153_combout\,
	combout => \RAM_controller|Mux0~154_combout\);

-- Location: LCCOMB_X22_Y19_N26
\RAM_controller|Mux0~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~129_combout\ = (\RAM_controller|Add52~2_combout\ & (\RAM_controller|Add52~0_combout\)) # (!\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add52~0_combout\ & (\RAM_controller|Mux0~25_combout\)) # 
-- (!\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~25_combout\,
	datad => \RAM_controller|Mux0~26_combout\,
	combout => \RAM_controller|Mux0~129_combout\);

-- Location: LCCOMB_X22_Y19_N8
\RAM_controller|Mux0~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~130_combout\ = (\RAM_controller|Mux0~129_combout\ & (((\RAM_controller|Mux0~21_combout\)) # (!\RAM_controller|Add52~2_combout\))) # (!\RAM_controller|Mux0~129_combout\ & (\RAM_controller|Add52~2_combout\ & 
-- (\RAM_controller|Mux0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~129_combout\,
	datab => \RAM_controller|Add52~2_combout\,
	datac => \RAM_controller|Mux0~22_combout\,
	datad => \RAM_controller|Mux0~21_combout\,
	combout => \RAM_controller|Mux0~130_combout\);

-- Location: LCCOMB_X26_Y16_N10
\RAM_controller|Mux0~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~133_combout\ = (\RAM_controller|Add52~2_combout\ & (\RAM_controller|Add52~0_combout\)) # (!\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add52~0_combout\ & (\RAM_controller|Mux0~17_combout\)) # 
-- (!\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~17_combout\,
	datad => \RAM_controller|Mux0~18_combout\,
	combout => \RAM_controller|Mux0~133_combout\);

-- Location: LCCOMB_X23_Y16_N28
\RAM_controller|Mux0~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~134_combout\ = (\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Mux0~133_combout\ & ((\RAM_controller|Mux0~29_combout\))) # (!\RAM_controller|Mux0~133_combout\ & (\RAM_controller|Mux0~30_combout\)))) # 
-- (!\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Mux0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Mux0~30_combout\,
	datac => \RAM_controller|Mux0~29_combout\,
	datad => \RAM_controller|Mux0~133_combout\,
	combout => \RAM_controller|Mux0~134_combout\);

-- Location: LCCOMB_X23_Y16_N20
\RAM_controller|Mux0~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~131_combout\ = (\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add52~0_combout\) # ((\RAM_controller|Mux0~28_combout\)))) # (!\RAM_controller|Add52~2_combout\ & (!\RAM_controller|Add52~0_combout\ & 
-- (\RAM_controller|Mux0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~16_combout\,
	datad => \RAM_controller|Mux0~28_combout\,
	combout => \RAM_controller|Mux0~131_combout\);

-- Location: LCCOMB_X23_Y16_N18
\RAM_controller|Mux0~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~132_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~131_combout\ & (\RAM_controller|Mux0~31_combout\)) # (!\RAM_controller|Mux0~131_combout\ & ((\RAM_controller|Mux0~19_combout\))))) # 
-- (!\RAM_controller|Add52~0_combout\ & (((\RAM_controller|Mux0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~0_combout\,
	datab => \RAM_controller|Mux0~31_combout\,
	datac => \RAM_controller|Mux0~19_combout\,
	datad => \RAM_controller|Mux0~131_combout\,
	combout => \RAM_controller|Mux0~132_combout\);

-- Location: LCCOMB_X23_Y16_N14
\RAM_controller|Mux0~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~135_combout\ = (\RAM_controller|Add52~4_combout\ & (((\RAM_controller|Add52~6_combout\) # (\RAM_controller|Mux0~132_combout\)))) # (!\RAM_controller|Add52~4_combout\ & (\RAM_controller|Mux0~134_combout\ & 
-- (!\RAM_controller|Add52~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Mux0~134_combout\,
	datac => \RAM_controller|Add52~6_combout\,
	datad => \RAM_controller|Mux0~132_combout\,
	combout => \RAM_controller|Mux0~135_combout\);

-- Location: LCCOMB_X22_Y19_N6
\RAM_controller|Mux0~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~136_combout\ = (\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Add52~0_combout\) # (\RAM_controller|Mux0~20_combout\)))) # (!\RAM_controller|Add52~2_combout\ & (\RAM_controller|Mux0~24_combout\ & 
-- (!\RAM_controller|Add52~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Mux0~24_combout\,
	datac => \RAM_controller|Add52~0_combout\,
	datad => \RAM_controller|Mux0~20_combout\,
	combout => \RAM_controller|Mux0~136_combout\);

-- Location: LCCOMB_X22_Y19_N28
\RAM_controller|Mux0~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~137_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~136_combout\ & ((\RAM_controller|Mux0~23_combout\))) # (!\RAM_controller|Mux0~136_combout\ & (\RAM_controller|Mux0~27_combout\)))) # 
-- (!\RAM_controller|Add52~0_combout\ & (((\RAM_controller|Mux0~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~0_combout\,
	datab => \RAM_controller|Mux0~27_combout\,
	datac => \RAM_controller|Mux0~23_combout\,
	datad => \RAM_controller|Mux0~136_combout\,
	combout => \RAM_controller|Mux0~137_combout\);

-- Location: LCCOMB_X23_Y16_N4
\RAM_controller|Mux0~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~138_combout\ = (\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Mux0~135_combout\ & ((\RAM_controller|Mux0~137_combout\))) # (!\RAM_controller|Mux0~135_combout\ & (\RAM_controller|Mux0~130_combout\)))) # 
-- (!\RAM_controller|Add52~6_combout\ & (((\RAM_controller|Mux0~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Mux0~130_combout\,
	datac => \RAM_controller|Mux0~135_combout\,
	datad => \RAM_controller|Mux0~137_combout\,
	combout => \RAM_controller|Mux0~138_combout\);

-- Location: LCCOMB_X23_Y16_N30
\RAM_controller|Mux0~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~139_combout\ = (\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Add52~4_combout\) # ((\RAM_controller|Mux0~40_combout\)))) # (!\RAM_controller|Add52~6_combout\ & (!\RAM_controller|Add52~4_combout\ & 
-- (\RAM_controller|Mux0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Add52~4_combout\,
	datac => \RAM_controller|Mux0~32_combout\,
	datad => \RAM_controller|Mux0~40_combout\,
	combout => \RAM_controller|Mux0~139_combout\);

-- Location: LCCOMB_X23_Y16_N24
\RAM_controller|Mux0~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~140_combout\ = (\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~139_combout\ & (\RAM_controller|Mux0~36_combout\)) # (!\RAM_controller|Mux0~139_combout\ & ((\RAM_controller|Mux0~44_combout\))))) # 
-- (!\RAM_controller|Add52~4_combout\ & (((\RAM_controller|Mux0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~36_combout\,
	datab => \RAM_controller|Add52~4_combout\,
	datac => \RAM_controller|Mux0~139_combout\,
	datad => \RAM_controller|Mux0~44_combout\,
	combout => \RAM_controller|Mux0~140_combout\);

-- Location: LCCOMB_X23_Y16_N6
\RAM_controller|Mux0~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~141_combout\ = (\RAM_controller|Add52~6_combout\ & (\RAM_controller|Add52~4_combout\)) # (!\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~45_combout\))) # 
-- (!\RAM_controller|Add52~4_combout\ & (\RAM_controller|Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Add52~4_combout\,
	datac => \RAM_controller|Mux0~33_combout\,
	datad => \RAM_controller|Mux0~45_combout\,
	combout => \RAM_controller|Mux0~141_combout\);

-- Location: LCCOMB_X23_Y16_N8
\RAM_controller|Mux0~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~142_combout\ = (\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Mux0~141_combout\ & (\RAM_controller|Mux0~37_combout\)) # (!\RAM_controller|Mux0~141_combout\ & ((\RAM_controller|Mux0~41_combout\))))) # 
-- (!\RAM_controller|Add52~6_combout\ & (((\RAM_controller|Mux0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~37_combout\,
	datab => \RAM_controller|Add52~6_combout\,
	datac => \RAM_controller|Mux0~41_combout\,
	datad => \RAM_controller|Mux0~141_combout\,
	combout => \RAM_controller|Mux0~142_combout\);

-- Location: LCCOMB_X23_Y16_N2
\RAM_controller|Mux0~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~143_combout\ = (\RAM_controller|Add52~6_combout\ & (\RAM_controller|Add52~4_combout\)) # (!\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Add52~4_combout\ & (\RAM_controller|Mux0~46_combout\)) # 
-- (!\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Add52~4_combout\,
	datac => \RAM_controller|Mux0~46_combout\,
	datad => \RAM_controller|Mux0~34_combout\,
	combout => \RAM_controller|Mux0~143_combout\);

-- Location: LCCOMB_X23_Y16_N0
\RAM_controller|Mux0~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~144_combout\ = (\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Mux0~143_combout\ & (\RAM_controller|Mux0~38_combout\)) # (!\RAM_controller|Mux0~143_combout\ & ((\RAM_controller|Mux0~42_combout\))))) # 
-- (!\RAM_controller|Add52~6_combout\ & (((\RAM_controller|Mux0~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Mux0~38_combout\,
	datac => \RAM_controller|Mux0~42_combout\,
	datad => \RAM_controller|Mux0~143_combout\,
	combout => \RAM_controller|Mux0~144_combout\);

-- Location: LCCOMB_X23_Y16_N26
\RAM_controller|Mux0~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~145_combout\ = (\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add52~0_combout\) # ((\RAM_controller|Mux0~142_combout\)))) # (!\RAM_controller|Add52~2_combout\ & (!\RAM_controller|Add52~0_combout\ & 
-- ((\RAM_controller|Mux0~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~142_combout\,
	datad => \RAM_controller|Mux0~144_combout\,
	combout => \RAM_controller|Mux0~145_combout\);

-- Location: LCCOMB_X23_Y19_N16
\RAM_controller|Mux0~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~146_combout\ = (\RAM_controller|Add52~4_combout\ & (\RAM_controller|Add52~6_combout\)) # (!\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Add52~6_combout\ & (\RAM_controller|Mux0~43_combout\)) # 
-- (!\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Mux0~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Add52~6_combout\,
	datac => \RAM_controller|Mux0~43_combout\,
	datad => \RAM_controller|Mux0~35_combout\,
	combout => \RAM_controller|Mux0~146_combout\);

-- Location: LCCOMB_X23_Y16_N16
\RAM_controller|Mux0~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~147_combout\ = (\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~146_combout\ & (\RAM_controller|Mux0~39_combout\)) # (!\RAM_controller|Mux0~146_combout\ & ((\RAM_controller|Mux0~47_combout\))))) # 
-- (!\RAM_controller|Add52~4_combout\ & (((\RAM_controller|Mux0~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Mux0~39_combout\,
	datac => \RAM_controller|Mux0~47_combout\,
	datad => \RAM_controller|Mux0~146_combout\,
	combout => \RAM_controller|Mux0~147_combout\);

-- Location: LCCOMB_X23_Y16_N10
\RAM_controller|Mux0~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~148_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~145_combout\ & ((\RAM_controller|Mux0~147_combout\))) # (!\RAM_controller|Mux0~145_combout\ & (\RAM_controller|Mux0~140_combout\)))) # 
-- (!\RAM_controller|Add52~0_combout\ & (((\RAM_controller|Mux0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~0_combout\,
	datab => \RAM_controller|Mux0~140_combout\,
	datac => \RAM_controller|Mux0~145_combout\,
	datad => \RAM_controller|Mux0~147_combout\,
	combout => \RAM_controller|Mux0~148_combout\);

-- Location: LCCOMB_X23_Y16_N12
\RAM_controller|Mux0~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~149_combout\ = (\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add52~8_combout\)) # (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~138_combout\)) # 
-- (!\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~148_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~138_combout\,
	datad => \RAM_controller|Mux0~148_combout\,
	combout => \RAM_controller|Mux0~149_combout\);

-- Location: LCCOMB_X23_Y16_N22
\RAM_controller|Mux0~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~155_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~149_combout\ & ((\RAM_controller|Mux0~154_combout\))) # (!\RAM_controller|Mux0~149_combout\ & (\RAM_controller|Mux0~128_combout\)))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Mux0~128_combout\,
	datac => \RAM_controller|Mux0~154_combout\,
	datad => \RAM_controller|Mux0~149_combout\,
	combout => \RAM_controller|Mux0~155_combout\);

-- Location: LCCOMB_X21_Y10_N26
\RAM_controller|Mux0~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~187_combout\ = (\RAM_controller|Add52~8_combout\ & (((\RAM_controller|Add52~10_combout\)))) # (!\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~99_combout\))) # 
-- (!\RAM_controller|Add52~10_combout\ & (\RAM_controller|Mux0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Mux0~101_combout\,
	datac => \RAM_controller|Add52~10_combout\,
	datad => \RAM_controller|Mux0~99_combout\,
	combout => \RAM_controller|Mux0~187_combout\);

-- Location: LCCOMB_X21_Y10_N0
\RAM_controller|Mux0~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~188_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~187_combout\ & ((\RAM_controller|Mux0~102_combout\))) # (!\RAM_controller|Mux0~187_combout\ & (\RAM_controller|Mux0~100_combout\)))) # 
-- (!\RAM_controller|Add52~8_combout\ & (((\RAM_controller|Mux0~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Mux0~100_combout\,
	datac => \RAM_controller|Mux0~187_combout\,
	datad => \RAM_controller|Mux0~102_combout\,
	combout => \RAM_controller|Mux0~188_combout\);

-- Location: LCCOMB_X21_Y19_N6
\RAM_controller|Mux0~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~194_combout\ = (\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add52~8_combout\)) # (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~84_combout\))) # 
-- (!\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~85_combout\,
	datad => \RAM_controller|Mux0~84_combout\,
	combout => \RAM_controller|Mux0~194_combout\);

-- Location: LCCOMB_X19_Y18_N26
\RAM_controller|Mux0~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~195_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~194_combout\ & (\RAM_controller|Mux0~86_combout\)) # (!\RAM_controller|Mux0~194_combout\ & ((\RAM_controller|Mux0~83_combout\))))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Mux0~86_combout\,
	datac => \RAM_controller|Mux0~83_combout\,
	datad => \RAM_controller|Mux0~194_combout\,
	combout => \RAM_controller|Mux0~195_combout\);

-- Location: LCCOMB_X15_Y17_N10
\RAM_controller|Mux0~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~189_combout\ = (\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add52~8_combout\)) # (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~72_combout\))) # 
-- (!\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~73_combout\,
	datad => \RAM_controller|Mux0~72_combout\,
	combout => \RAM_controller|Mux0~189_combout\);

-- Location: LCCOMB_X15_Y17_N0
\RAM_controller|Mux0~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~190_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~189_combout\ & ((\RAM_controller|Mux0~74_combout\))) # (!\RAM_controller|Mux0~189_combout\ & (\RAM_controller|Mux0~71_combout\)))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Mux0~71_combout\,
	datac => \RAM_controller|Mux0~74_combout\,
	datad => \RAM_controller|Mux0~189_combout\,
	combout => \RAM_controller|Mux0~190_combout\);

-- Location: LCCOMB_X19_Y19_N0
\RAM_controller|Mux0~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~191_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\) # ((\RAM_controller|Mux0~87_combout\)))) # (!\RAM_controller|Add52~10_combout\ & (!\RAM_controller|Add52~8_combout\ & 
-- ((\RAM_controller|Mux0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~87_combout\,
	datad => \RAM_controller|Mux0~89_combout\,
	combout => \RAM_controller|Mux0~191_combout\);

-- Location: LCCOMB_X19_Y19_N6
\RAM_controller|Mux0~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~192_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~191_combout\ & ((\RAM_controller|Mux0~90_combout\))) # (!\RAM_controller|Mux0~191_combout\ & (\RAM_controller|Mux0~88_combout\)))) # 
-- (!\RAM_controller|Add52~8_combout\ & (((\RAM_controller|Mux0~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~88_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~90_combout\,
	datad => \RAM_controller|Mux0~191_combout\,
	combout => \RAM_controller|Mux0~192_combout\);

-- Location: LCCOMB_X19_Y18_N24
\RAM_controller|Mux0~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~193_combout\ = (\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Add52~0_combout\)))) # (!\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add52~0_combout\ & (\RAM_controller|Mux0~190_combout\)) # 
-- (!\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~192_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Mux0~190_combout\,
	datac => \RAM_controller|Add52~0_combout\,
	datad => \RAM_controller|Mux0~192_combout\,
	combout => \RAM_controller|Mux0~193_combout\);

-- Location: LCCOMB_X19_Y18_N4
\RAM_controller|Mux0~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~196_combout\ = (\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Mux0~193_combout\ & ((\RAM_controller|Mux0~195_combout\))) # (!\RAM_controller|Mux0~193_combout\ & (\RAM_controller|Mux0~188_combout\)))) # 
-- (!\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Mux0~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~188_combout\,
	datab => \RAM_controller|Add52~2_combout\,
	datac => \RAM_controller|Mux0~195_combout\,
	datad => \RAM_controller|Mux0~193_combout\,
	combout => \RAM_controller|Mux0~196_combout\);

-- Location: LCCOMB_X19_Y14_N0
\RAM_controller|Mux0~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~156_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\) # ((\RAM_controller|Mux0~67_combout\)))) # (!\RAM_controller|Add52~10_combout\ & (!\RAM_controller|Add52~8_combout\ & 
-- ((\RAM_controller|Mux0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~67_combout\,
	datad => \RAM_controller|Mux0~69_combout\,
	combout => \RAM_controller|Mux0~156_combout\);

-- Location: LCCOMB_X19_Y14_N26
\RAM_controller|Mux0~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~157_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~156_combout\ & ((\RAM_controller|Mux0~70_combout\))) # (!\RAM_controller|Mux0~156_combout\ & (\RAM_controller|Mux0~68_combout\)))) # 
-- (!\RAM_controller|Add52~8_combout\ & (((\RAM_controller|Mux0~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~68_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~70_combout\,
	datad => \RAM_controller|Mux0~156_combout\,
	combout => \RAM_controller|Mux0~157_combout\);

-- Location: LCCOMB_X26_Y12_N20
\RAM_controller|Mux0~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~163_combout\ = (\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add52~8_combout\)) # (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~116_combout\))) # 
-- (!\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~117_combout\,
	datad => \RAM_controller|Mux0~116_combout\,
	combout => \RAM_controller|Mux0~163_combout\);

-- Location: LCCOMB_X26_Y12_N28
\RAM_controller|Mux0~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~164_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~163_combout\ & (\RAM_controller|Mux0~118_combout\)) # (!\RAM_controller|Mux0~163_combout\ & ((\RAM_controller|Mux0~115_combout\))))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~118_combout\,
	datab => \RAM_controller|Add52~10_combout\,
	datac => \RAM_controller|Mux0~115_combout\,
	datad => \RAM_controller|Mux0~163_combout\,
	combout => \RAM_controller|Mux0~164_combout\);

-- Location: LCCOMB_X23_Y10_N4
\RAM_controller|Mux0~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~158_combout\ = (\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add52~8_combout\)) # (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~104_combout\))) # 
-- (!\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~105_combout\,
	datad => \RAM_controller|Mux0~104_combout\,
	combout => \RAM_controller|Mux0~158_combout\);

-- Location: LCCOMB_X23_Y10_N18
\RAM_controller|Mux0~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~159_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~158_combout\ & ((\RAM_controller|Mux0~106_combout\))) # (!\RAM_controller|Mux0~158_combout\ & (\RAM_controller|Mux0~103_combout\)))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Mux0~103_combout\,
	datac => \RAM_controller|Mux0~158_combout\,
	datad => \RAM_controller|Mux0~106_combout\,
	combout => \RAM_controller|Mux0~159_combout\);

-- Location: LCCOMB_X23_Y11_N8
\RAM_controller|Mux0~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~160_combout\ = (\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Add52~8_combout\) # (\RAM_controller|Mux0~55_combout\)))) # (!\RAM_controller|Add52~10_combout\ & (\RAM_controller|Mux0~57_combout\ & 
-- (!\RAM_controller|Add52~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Mux0~57_combout\,
	datac => \RAM_controller|Add52~8_combout\,
	datad => \RAM_controller|Mux0~55_combout\,
	combout => \RAM_controller|Mux0~160_combout\);

-- Location: LCCOMB_X23_Y11_N6
\RAM_controller|Mux0~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~161_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~160_combout\ & ((\RAM_controller|Mux0~58_combout\))) # (!\RAM_controller|Mux0~160_combout\ & (\RAM_controller|Mux0~56_combout\)))) # 
-- (!\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Mux0~160_combout\,
	datac => \RAM_controller|Mux0~56_combout\,
	datad => \RAM_controller|Mux0~58_combout\,
	combout => \RAM_controller|Mux0~161_combout\);

-- Location: LCCOMB_X19_Y18_N20
\RAM_controller|Mux0~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~162_combout\ = (\RAM_controller|Add52~2_combout\ & (\RAM_controller|Add52~0_combout\)) # (!\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add52~0_combout\ & (\RAM_controller|Mux0~159_combout\)) # 
-- (!\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~159_combout\,
	datad => \RAM_controller|Mux0~161_combout\,
	combout => \RAM_controller|Mux0~162_combout\);

-- Location: LCCOMB_X19_Y18_N30
\RAM_controller|Mux0~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~165_combout\ = (\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Mux0~162_combout\ & ((\RAM_controller|Mux0~164_combout\))) # (!\RAM_controller|Mux0~162_combout\ & (\RAM_controller|Mux0~157_combout\)))) # 
-- (!\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Mux0~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~157_combout\,
	datab => \RAM_controller|Add52~2_combout\,
	datac => \RAM_controller|Mux0~164_combout\,
	datad => \RAM_controller|Mux0~162_combout\,
	combout => \RAM_controller|Mux0~165_combout\);

-- Location: LCCOMB_X15_Y12_N8
\RAM_controller|Mux0~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~166_combout\ = (\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add52~8_combout\)) # (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~79_combout\)) # 
-- (!\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~79_combout\,
	datad => \RAM_controller|Mux0~81_combout\,
	combout => \RAM_controller|Mux0~166_combout\);

-- Location: LCCOMB_X15_Y12_N28
\RAM_controller|Mux0~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~167_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~166_combout\ & (\RAM_controller|Mux0~82_combout\)) # (!\RAM_controller|Mux0~166_combout\ & ((\RAM_controller|Mux0~80_combout\))))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~82_combout\,
	datab => \RAM_controller|Add52~10_combout\,
	datac => \RAM_controller|Mux0~166_combout\,
	datad => \RAM_controller|Mux0~80_combout\,
	combout => \RAM_controller|Mux0~167_combout\);

-- Location: LCCOMB_X19_Y15_N14
\RAM_controller|Mux0~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~173_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~75_combout\) # ((\RAM_controller|Add52~10_combout\)))) # (!\RAM_controller|Add52~8_combout\ & (((!\RAM_controller|Add52~10_combout\ & 
-- \RAM_controller|Mux0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Mux0~75_combout\,
	datac => \RAM_controller|Add52~10_combout\,
	datad => \RAM_controller|Mux0~77_combout\,
	combout => \RAM_controller|Mux0~173_combout\);

-- Location: LCCOMB_X19_Y15_N12
\RAM_controller|Mux0~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~174_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~173_combout\ & ((\RAM_controller|Mux0~78_combout\))) # (!\RAM_controller|Mux0~173_combout\ & (\RAM_controller|Mux0~76_combout\)))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~76_combout\,
	datab => \RAM_controller|Add52~10_combout\,
	datac => \RAM_controller|Mux0~173_combout\,
	datad => \RAM_controller|Mux0~78_combout\,
	combout => \RAM_controller|Mux0~174_combout\);

-- Location: LCCOMB_X17_Y10_N14
\RAM_controller|Mux0~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~170_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\) # ((\RAM_controller|Mux0~96_combout\)))) # (!\RAM_controller|Add52~10_combout\ & (!\RAM_controller|Add52~8_combout\ & 
-- ((\RAM_controller|Mux0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~96_combout\,
	datad => \RAM_controller|Mux0~97_combout\,
	combout => \RAM_controller|Mux0~170_combout\);

-- Location: LCCOMB_X17_Y10_N8
\RAM_controller|Mux0~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~171_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~170_combout\ & ((\RAM_controller|Mux0~98_combout\))) # (!\RAM_controller|Mux0~170_combout\ & (\RAM_controller|Mux0~95_combout\)))) # 
-- (!\RAM_controller|Add52~8_combout\ & (((\RAM_controller|Mux0~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~95_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~170_combout\,
	datad => \RAM_controller|Mux0~98_combout\,
	combout => \RAM_controller|Mux0~171_combout\);

-- Location: LCCOMB_X17_Y18_N28
\RAM_controller|Mux0~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~168_combout\ = (\RAM_controller|Add52~8_combout\ & (\RAM_controller|Add52~10_combout\)) # (!\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Add52~10_combout\ & (\RAM_controller|Mux0~92_combout\)) # 
-- (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Add52~10_combout\,
	datac => \RAM_controller|Mux0~92_combout\,
	datad => \RAM_controller|Mux0~93_combout\,
	combout => \RAM_controller|Mux0~168_combout\);

-- Location: LCCOMB_X17_Y18_N10
\RAM_controller|Mux0~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~169_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~168_combout\ & (\RAM_controller|Mux0~94_combout\)) # (!\RAM_controller|Mux0~168_combout\ & ((\RAM_controller|Mux0~91_combout\))))) # 
-- (!\RAM_controller|Add52~8_combout\ & (((\RAM_controller|Mux0~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Mux0~94_combout\,
	datac => \RAM_controller|Mux0~91_combout\,
	datad => \RAM_controller|Mux0~168_combout\,
	combout => \RAM_controller|Mux0~169_combout\);

-- Location: LCCOMB_X19_Y18_N0
\RAM_controller|Mux0~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~172_combout\ = (\RAM_controller|Add52~2_combout\ & (((\RAM_controller|Add52~0_combout\) # (\RAM_controller|Mux0~169_combout\)))) # (!\RAM_controller|Add52~2_combout\ & (\RAM_controller|Mux0~171_combout\ & 
-- (!\RAM_controller|Add52~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Mux0~171_combout\,
	datac => \RAM_controller|Add52~0_combout\,
	datad => \RAM_controller|Mux0~169_combout\,
	combout => \RAM_controller|Mux0~172_combout\);

-- Location: LCCOMB_X19_Y18_N22
\RAM_controller|Mux0~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~175_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~172_combout\ & ((\RAM_controller|Mux0~174_combout\))) # (!\RAM_controller|Mux0~172_combout\ & (\RAM_controller|Mux0~167_combout\)))) # 
-- (!\RAM_controller|Add52~0_combout\ & (((\RAM_controller|Mux0~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~167_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~174_combout\,
	datad => \RAM_controller|Mux0~172_combout\,
	combout => \RAM_controller|Mux0~175_combout\);

-- Location: LCCOMB_X24_Y14_N14
\RAM_controller|Mux0~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~176_combout\ = (\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add52~8_combout\)) # (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~111_combout\))) # 
-- (!\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~113_combout\,
	datad => \RAM_controller|Mux0~111_combout\,
	combout => \RAM_controller|Mux0~176_combout\);

-- Location: LCCOMB_X24_Y14_N20
\RAM_controller|Mux0~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~177_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~176_combout\ & (\RAM_controller|Mux0~114_combout\)) # (!\RAM_controller|Mux0~176_combout\ & ((\RAM_controller|Mux0~112_combout\))))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~114_combout\,
	datab => \RAM_controller|Add52~10_combout\,
	datac => \RAM_controller|Mux0~176_combout\,
	datad => \RAM_controller|Mux0~112_combout\,
	combout => \RAM_controller|Mux0~177_combout\);

-- Location: LCCOMB_X26_Y14_N10
\RAM_controller|Mux0~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~183_combout\ = (\RAM_controller|Add52~10_combout\ & (\RAM_controller|Add52~8_combout\)) # (!\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~107_combout\))) # 
-- (!\RAM_controller|Add52~8_combout\ & (\RAM_controller|Mux0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~109_combout\,
	datad => \RAM_controller|Mux0~107_combout\,
	combout => \RAM_controller|Mux0~183_combout\);

-- Location: LCCOMB_X26_Y14_N6
\RAM_controller|Mux0~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~184_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Mux0~183_combout\ & (\RAM_controller|Mux0~110_combout\)) # (!\RAM_controller|Mux0~183_combout\ & ((\RAM_controller|Mux0~108_combout\))))) # 
-- (!\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Mux0~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Mux0~110_combout\,
	datac => \RAM_controller|Mux0~108_combout\,
	datad => \RAM_controller|Mux0~183_combout\,
	combout => \RAM_controller|Mux0~184_combout\);

-- Location: LCCOMB_X19_Y19_N28
\RAM_controller|Mux0~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~180_combout\ = (\RAM_controller|Add52~10_combout\ & ((\RAM_controller|Add52~8_combout\) # ((\RAM_controller|Mux0~64_combout\)))) # (!\RAM_controller|Add52~10_combout\ & (!\RAM_controller|Add52~8_combout\ & 
-- (\RAM_controller|Mux0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Add52~8_combout\,
	datac => \RAM_controller|Mux0~65_combout\,
	datad => \RAM_controller|Mux0~64_combout\,
	combout => \RAM_controller|Mux0~180_combout\);

-- Location: LCCOMB_X19_Y19_N30
\RAM_controller|Mux0~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~181_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~180_combout\ & ((\RAM_controller|Mux0~66_combout\))) # (!\RAM_controller|Mux0~180_combout\ & (\RAM_controller|Mux0~63_combout\)))) # 
-- (!\RAM_controller|Add52~8_combout\ & (((\RAM_controller|Mux0~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Mux0~63_combout\,
	datac => \RAM_controller|Mux0~66_combout\,
	datad => \RAM_controller|Mux0~180_combout\,
	combout => \RAM_controller|Mux0~181_combout\);

-- Location: LCCOMB_X20_Y19_N30
\RAM_controller|Mux0~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~178_combout\ = (\RAM_controller|Add52~10_combout\ & (((\RAM_controller|Add52~8_combout\) # (\RAM_controller|Mux0~60_combout\)))) # (!\RAM_controller|Add52~10_combout\ & (\RAM_controller|Mux0~61_combout\ & 
-- (!\RAM_controller|Add52~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~10_combout\,
	datab => \RAM_controller|Mux0~61_combout\,
	datac => \RAM_controller|Add52~8_combout\,
	datad => \RAM_controller|Mux0~60_combout\,
	combout => \RAM_controller|Mux0~178_combout\);

-- Location: LCCOMB_X19_Y18_N12
\RAM_controller|Mux0~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~179_combout\ = (\RAM_controller|Add52~8_combout\ & ((\RAM_controller|Mux0~178_combout\ & ((\RAM_controller|Mux0~62_combout\))) # (!\RAM_controller|Mux0~178_combout\ & (\RAM_controller|Mux0~59_combout\)))) # 
-- (!\RAM_controller|Add52~8_combout\ & (((\RAM_controller|Mux0~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~8_combout\,
	datab => \RAM_controller|Mux0~59_combout\,
	datac => \RAM_controller|Mux0~178_combout\,
	datad => \RAM_controller|Mux0~62_combout\,
	combout => \RAM_controller|Mux0~179_combout\);

-- Location: LCCOMB_X19_Y18_N6
\RAM_controller|Mux0~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~182_combout\ = (\RAM_controller|Add52~2_combout\ & ((\RAM_controller|Add52~0_combout\) # ((\RAM_controller|Mux0~179_combout\)))) # (!\RAM_controller|Add52~2_combout\ & (!\RAM_controller|Add52~0_combout\ & 
-- (\RAM_controller|Mux0~181_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~2_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~181_combout\,
	datad => \RAM_controller|Mux0~179_combout\,
	combout => \RAM_controller|Mux0~182_combout\);

-- Location: LCCOMB_X19_Y18_N16
\RAM_controller|Mux0~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~185_combout\ = (\RAM_controller|Add52~0_combout\ & ((\RAM_controller|Mux0~182_combout\ & ((\RAM_controller|Mux0~184_combout\))) # (!\RAM_controller|Mux0~182_combout\ & (\RAM_controller|Mux0~177_combout\)))) # 
-- (!\RAM_controller|Add52~0_combout\ & (((\RAM_controller|Mux0~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~177_combout\,
	datab => \RAM_controller|Add52~0_combout\,
	datac => \RAM_controller|Mux0~184_combout\,
	datad => \RAM_controller|Mux0~182_combout\,
	combout => \RAM_controller|Mux0~185_combout\);

-- Location: LCCOMB_X19_Y18_N2
\RAM_controller|Mux0~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~186_combout\ = (\RAM_controller|Add52~6_combout\ & ((\RAM_controller|Add52~4_combout\) # ((\RAM_controller|Mux0~175_combout\)))) # (!\RAM_controller|Add52~6_combout\ & (!\RAM_controller|Add52~4_combout\ & 
-- ((\RAM_controller|Mux0~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~6_combout\,
	datab => \RAM_controller|Add52~4_combout\,
	datac => \RAM_controller|Mux0~175_combout\,
	datad => \RAM_controller|Mux0~185_combout\,
	combout => \RAM_controller|Mux0~186_combout\);

-- Location: LCCOMB_X19_Y18_N14
\RAM_controller|Mux0~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~197_combout\ = (\RAM_controller|Add52~4_combout\ & ((\RAM_controller|Mux0~186_combout\ & (\RAM_controller|Mux0~196_combout\)) # (!\RAM_controller|Mux0~186_combout\ & ((\RAM_controller|Mux0~165_combout\))))) # 
-- (!\RAM_controller|Add52~4_combout\ & (((\RAM_controller|Mux0~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~4_combout\,
	datab => \RAM_controller|Mux0~196_combout\,
	datac => \RAM_controller|Mux0~165_combout\,
	datad => \RAM_controller|Mux0~186_combout\,
	combout => \RAM_controller|Mux0~197_combout\);

-- Location: LCCOMB_X23_Y18_N12
\RAM_controller|parity_check~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~10_combout\ = (\RAM_controller|parity_check~9_combout\ & ((\RAM_controller|Add52~12_combout\ & (!\RAM_controller|Mux0~155_combout\)) # (!\RAM_controller|Add52~12_combout\ & ((!\RAM_controller|Mux0~197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add52~12_combout\,
	datab => \RAM_controller|parity_check~9_combout\,
	datac => \RAM_controller|Mux0~155_combout\,
	datad => \RAM_controller|Mux0~197_combout\,
	combout => \RAM_controller|parity_check~10_combout\);

-- Location: LCCOMB_X23_Y18_N16
\RAM_controller|parity_check~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~13_combout\ = (!\VGA_controller|Vcount\(9) & ((\RAM_controller|parity_check~8_combout\) # ((!\VGA_controller|Vcount\(8) & \RAM_controller|parity_check~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \VGA_controller|Vcount\(8),
	datac => \RAM_controller|parity_check~8_combout\,
	datad => \RAM_controller|parity_check~10_combout\,
	combout => \RAM_controller|parity_check~13_combout\);

-- Location: LCCOMB_X22_Y18_N8
\RAM_controller|D_out~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out~2_combout\ = (\RAM_controller|LessThan24~2_combout\ & (!\VGA_controller|Vcount\(9) & (\RAM_controller|ReadEna~3_combout\ & \RAM_controller|parity_check~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~2_combout\,
	datab => \VGA_controller|Vcount\(9),
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|parity_check~13_combout\,
	combout => \RAM_controller|D_out~2_combout\);

-- Location: LCCOMB_X20_Y20_N0
\RAM_controller|D_out~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out~5_combout\ = (!\RAM_controller|LessThan24~2_combout\ & \RAM_controller|LessThan23~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|LessThan24~2_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|D_out~5_combout\);

-- Location: LCCOMB_X14_Y20_N28
\RAM_controller|D_out~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out~4_combout\ = (!\VGA_controller|Vcount\(8) & (!\RAM_controller|LessThan23~1_combout\ & ((!\VGA_controller|Vcount\(7)) # (!\RAM_controller|Add53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add53~0_combout\,
	datab => \VGA_controller|Vcount\(8),
	datac => \VGA_controller|Vcount\(7),
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|D_out~4_combout\);

-- Location: LCCOMB_X14_Y21_N26
\RAM_controller|parity_check~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~14_combout\ = (\RAM_controller|parity_check~6_combout\ & ((\VGA_controller|Vcount\(7) & (!\RAM_controller|Add53~0_combout\)) # (!\VGA_controller|Vcount\(7) & ((\RAM_controller|LessThan15~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|parity_check~6_combout\,
	datab => \RAM_controller|Add53~0_combout\,
	datac => \RAM_controller|LessThan15~0_combout\,
	datad => \VGA_controller|Vcount\(7),
	combout => \RAM_controller|parity_check~14_combout\);

-- Location: LCCOMB_X19_Y18_N8
\RAM_controller|parity_check~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~11_combout\ = (\RAM_controller|parity_check~14_combout\ & ((\RAM_controller|Add52~12_combout\ & ((!\RAM_controller|Mux0~155_combout\))) # (!\RAM_controller|Add52~12_combout\ & (!\RAM_controller|Mux0~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|parity_check~14_combout\,
	datab => \RAM_controller|Add52~12_combout\,
	datac => \RAM_controller|Mux0~197_combout\,
	datad => \RAM_controller|Mux0~155_combout\,
	combout => \RAM_controller|parity_check~11_combout\);

-- Location: LCCOMB_X23_Y18_N10
\RAM_controller|parity_check~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|parity_check~12_combout\ = (!\VGA_controller|Vcount\(9) & ((\RAM_controller|Add53~3_combout\ & (\RAM_controller|Mux1~36_combout\)) # (!\RAM_controller|Add53~3_combout\ & ((\RAM_controller|Mux1~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|Add53~3_combout\,
	datac => \RAM_controller|Mux1~36_combout\,
	datad => \RAM_controller|Mux1~78_combout\,
	combout => \RAM_controller|parity_check~12_combout\);

-- Location: LCCOMB_X15_Y21_N4
\RAM_controller|read_addressing~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~0_combout\ = (\RAM_controller|LessThan15~2_combout\ & (!\VGA_controller|Vcount\(9) & \RAM_controller|ReadEna~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan15~2_combout\,
	datac => \VGA_controller|Vcount\(9),
	datad => \RAM_controller|ReadEna~2_combout\,
	combout => \RAM_controller|read_addressing~0_combout\);

-- Location: LCCOMB_X19_Y18_N10
\RAM_controller|D_out~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out~3_combout\ = (\RAM_controller|read_addressing~0_combout\ & ((\RAM_controller|parity_check~11_combout\) # ((\RAM_controller|parity_check~7_combout\ & \RAM_controller|parity_check~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|parity_check~7_combout\,
	datab => \RAM_controller|parity_check~11_combout\,
	datac => \RAM_controller|parity_check~12_combout\,
	datad => \RAM_controller|read_addressing~0_combout\,
	combout => \RAM_controller|D_out~3_combout\);

-- Location: LCCOMB_X20_Y18_N8
\RAM_controller|D_out[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~6_combout\ = (\RAM_controller|readEna_32~0_combout\ & (!\RAM_controller|D_out~5_combout\ & (!\RAM_controller|D_out~4_combout\ & \RAM_controller|D_out~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_32~0_combout\,
	datab => \RAM_controller|D_out~5_combout\,
	datac => \RAM_controller|D_out~4_combout\,
	datad => \RAM_controller|D_out~3_combout\,
	combout => \RAM_controller|D_out[3]~6_combout\);

-- Location: LCCOMB_X20_Y18_N6
\RAM_controller|D_out[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~7_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\ & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2) & ((\RAM_controller|D_out~2_combout\) # 
-- (\RAM_controller|D_out[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \RAM_controller|D_out~2_combout\,
	datad => \RAM_controller|D_out[3]~6_combout\,
	combout => \RAM_controller|D_out[0]~7_combout\);

-- Location: LCCOMB_X23_Y18_N20
\RAM_controller|D_out~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out~8_combout\ = (\RAM_controller|LessThan22~0_combout\ & (((!\VGA_controller|Vcount\(8)) # (!\VGA_controller|Vcount\(7))) # (!\RAM_controller|LessThan21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~0_combout\,
	datab => \RAM_controller|LessThan22~0_combout\,
	datac => \VGA_controller|Vcount\(7),
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|D_out~8_combout\);

-- Location: LCCOMB_X23_Y18_N22
\RAM_controller|D_out[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~12_combout\ = (((!\RAM_controller|readEna_32~0_combout\ & !\RAM_controller|D_out~8_combout\)) # (!\RAM_controller|parity_check~13_combout\)) # (!\RAM_controller|read_addressing~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_32~0_combout\,
	datab => \RAM_controller|D_out~8_combout\,
	datac => \RAM_controller|read_addressing~0_combout\,
	datad => \RAM_controller|parity_check~13_combout\,
	combout => \RAM_controller|D_out[3]~12_combout\);

-- Location: LCCOMB_X22_Y18_N22
\RAM_controller|D_out[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~16_combout\ = (\RAM_controller|LessThan21~1_combout\ & (\RAM_controller|parity_check~13_combout\ & (\RAM_controller|ReadEna~2_combout\ & \RAM_controller|D_out[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~1_combout\,
	datab => \RAM_controller|parity_check~13_combout\,
	datac => \RAM_controller|ReadEna~2_combout\,
	datad => \RAM_controller|D_out[3]~12_combout\,
	combout => \RAM_controller|D_out[3]~16_combout\);

-- Location: LCCOMB_X22_Y18_N10
\RAM_controller|D_out[3]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~29_combout\ = (\RAM_controller|LessThan24~2_combout\ & ((\RAM_controller|D_out~4_combout\) # ((\RAM_controller|D_out[3]~12_combout\)))) # (!\RAM_controller|LessThan24~2_combout\ & (!\RAM_controller|LessThan23~1_combout\ & 
-- ((\RAM_controller|D_out~4_combout\) # (\RAM_controller|D_out[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~2_combout\,
	datab => \RAM_controller|D_out~4_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|D_out[3]~12_combout\,
	combout => \RAM_controller|D_out[3]~29_combout\);

-- Location: LCCOMB_X22_Y18_N24
\RAM_controller|D_out[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~13_combout\ = (!\RAM_controller|D_out~2_combout\ & ((\RAM_controller|D_out~3_combout\ & ((\RAM_controller|D_out[3]~29_combout\))) # (!\RAM_controller|D_out~3_combout\ & (\RAM_controller|D_out[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|D_out~3_combout\,
	datab => \RAM_controller|D_out[3]~12_combout\,
	datac => \RAM_controller|D_out~2_combout\,
	datad => \RAM_controller|D_out[3]~29_combout\,
	combout => \RAM_controller|D_out[3]~13_combout\);

-- Location: LCCOMB_X22_Y18_N20
\RAM_controller|D_out[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~17_combout\ = (!\RAM_controller|D_out[3]~16_combout\ & (\RAM_controller|D_out[3]~13_combout\ & ((!\RAM_controller|D_out~4_combout\) # (!\RAM_controller|D_out~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|D_out~3_combout\,
	datab => \RAM_controller|D_out~4_combout\,
	datac => \RAM_controller|D_out[3]~16_combout\,
	datad => \RAM_controller|D_out[3]~13_combout\,
	combout => \RAM_controller|D_out[3]~17_combout\);

-- Location: LCCOMB_X22_Y18_N14
\RAM_controller|D_out[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~18_combout\ = (!\RAM_controller|D_out[3]~17_combout\ & (((!\RAM_controller|D_out~2_combout\ & !\RAM_controller|D_out[3]~6_combout\)) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \RAM_controller|D_out~2_combout\,
	datac => \RAM_controller|D_out[3]~6_combout\,
	datad => \RAM_controller|D_out[3]~17_combout\,
	combout => \RAM_controller|D_out[3]~18_combout\);

-- Location: LCCOMB_X20_Y16_N20
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3) = (!\RAM_controller|writeDir_32\(14) & (!\RAM_controller|writeDir_32\(15) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(14),
	datac => \RAM_controller|writeDir_32\(15),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3));

-- Location: LCCOMB_X16_Y21_N12
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3) = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3));

-- Location: M9K_X25_Y27_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y16_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3) = (\RAM_controller|writeDir_32\(14) & (!\RAM_controller|writeDir_32\(15) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(15),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3));

-- Location: LCCOMB_X16_Y21_N4
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3) = (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3));

-- Location: M9K_X25_Y13_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3) = (!\RAM_controller|writeDir_32\(14) & (!\RAM_controller|writeDir_32\(15) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(14),
	datac => \RAM_controller|writeDir_32\(15),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3));

-- Location: LCCOMB_X17_Y21_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3) = (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3));

-- Location: M9K_X25_Y23_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N28
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8~portbdataout\) # ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & 
-- !\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\);

-- Location: LCCOMB_X20_Y16_N6
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3) = (!\RAM_controller|writeDir_32\(15) & (\RAM_controller|writeDir_32\(14) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|writeDir_32\(14),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3));

-- Location: LCCOMB_X16_Y21_N28
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\ = (\RAM_controller|readDir_32\(13) & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(13),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\);

-- Location: M9K_X25_Y4_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N14
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\ & 
-- (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12~portbdataout\) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\ & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\);

-- Location: LCCOMB_X17_Y13_N24
\RAM_controller|writeEna_8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_8~0_combout\ = (\RAM_controller|LessThan8~2_combout\ & \RAM_controller|v_count_write\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|LessThan8~2_combout\,
	datad => \RAM_controller|v_count_write\(8),
	combout => \RAM_controller|writeEna_8~0_combout\);

-- Location: LCCOMB_X14_Y16_N2
\RAM_controller|writeEna_8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_8~1_combout\ = (\RAM_controller|writeEna_8~0_combout\ & (((!\RAM_controller|write_couters~0_combout\ & !\RAM_controller|v_count_write\(5))) # (!\RAM_controller|write_couters~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~0_combout\,
	datab => \RAM_controller|v_count_write\(5),
	datac => \RAM_controller|writeEna_8~0_combout\,
	datad => \RAM_controller|write_couters~1_combout\,
	combout => \RAM_controller|writeEna_8~1_combout\);

-- Location: LCCOMB_X14_Y16_N14
\RAM_controller|writeEna_8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_8~2_combout\ = (\RAM_controller|LessThan5~3_combout\ & (\RAM_controller|writeEna~4_combout\ & ((\RAM_controller|writeEna_8~1_combout\) # (!\RAM_controller|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan6~0_combout\,
	datab => \RAM_controller|LessThan5~3_combout\,
	datac => \RAM_controller|writeEna~4_combout\,
	datad => \RAM_controller|writeEna_8~1_combout\,
	combout => \RAM_controller|writeEna_8~2_combout\);

-- Location: LCCOMB_X15_Y13_N0
\RAM_controller|Write_addressing~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~5_combout\ = (!\RAM_controller|v_count_write\(9) & (\RAM_controller|writeEna~4_combout\ & (!\RAM_controller|v_count_write\(8) & \RAM_controller|LessThan6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	datab => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|v_count_write\(8),
	datad => \RAM_controller|LessThan6~1_combout\,
	combout => \RAM_controller|Write_addressing~5_combout\);

-- Location: LCCOMB_X14_Y16_N26
\RAM_controller|writeDir_8[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[0]~2_combout\ = (\RAM_controller|Write_addressing~5_combout\) # ((\RAM_controller|writeEna~4_combout\ & ((\RAM_controller|writeEna_8~0_combout\) # (!\RAM_controller|LessThan7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~4_combout\,
	datab => \RAM_controller|LessThan7~1_combout\,
	datac => \RAM_controller|writeEna_8~0_combout\,
	datad => \RAM_controller|Write_addressing~5_combout\,
	combout => \RAM_controller|writeDir_8[0]~2_combout\);

-- Location: LCCOMB_X14_Y16_N18
\RAM_controller|writeDir_8[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[0]~9_combout\ = (\RAM_controller|writeDir_8[0]~2_combout\ & (((\RAM_controller|v_count_write\(9)) # (\RAM_controller|LessThan5~3_combout\)) # (!\RAM_controller|writeEna~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~4_combout\,
	datab => \RAM_controller|v_count_write\(9),
	datac => \RAM_controller|writeDir_8[0]~2_combout\,
	datad => \RAM_controller|LessThan5~3_combout\,
	combout => \RAM_controller|writeDir_8[0]~9_combout\);

-- Location: CLKCTRL_G3
\RAM_controller|writeDir_8[0]~9clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|writeDir_8[0]~9clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\);

-- Location: LCCOMB_X14_Y13_N18
\RAM_controller|Add23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~0_combout\ = \RAM_controller|v_count_write\(2) $ (VCC)
-- \RAM_controller|Add23~1\ = CARRY(\RAM_controller|v_count_write\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datad => VCC,
	combout => \RAM_controller|Add23~0_combout\,
	cout => \RAM_controller|Add23~1\);

-- Location: LCCOMB_X14_Y13_N20
\RAM_controller|Add23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~2_combout\ = (\RAM_controller|v_count_write\(3) & (!\RAM_controller|Add23~1\)) # (!\RAM_controller|v_count_write\(3) & ((\RAM_controller|Add23~1\) # (GND)))
-- \RAM_controller|Add23~3\ = CARRY((!\RAM_controller|Add23~1\) # (!\RAM_controller|v_count_write\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datad => VCC,
	cin => \RAM_controller|Add23~1\,
	combout => \RAM_controller|Add23~2_combout\,
	cout => \RAM_controller|Add23~3\);

-- Location: LCCOMB_X14_Y13_N22
\RAM_controller|Add23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~4_combout\ = (\RAM_controller|v_count_write\(4) & (\RAM_controller|Add23~3\ $ (GND))) # (!\RAM_controller|v_count_write\(4) & (!\RAM_controller|Add23~3\ & VCC))
-- \RAM_controller|Add23~5\ = CARRY((\RAM_controller|v_count_write\(4) & !\RAM_controller|Add23~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add23~3\,
	combout => \RAM_controller|Add23~4_combout\,
	cout => \RAM_controller|Add23~5\);

-- Location: LCCOMB_X14_Y13_N24
\RAM_controller|Add23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~6_combout\ = (\RAM_controller|v_count_write\(5) & (!\RAM_controller|Add23~5\)) # (!\RAM_controller|v_count_write\(5) & ((\RAM_controller|Add23~5\) # (GND)))
-- \RAM_controller|Add23~7\ = CARRY((!\RAM_controller|Add23~5\) # (!\RAM_controller|v_count_write\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datad => VCC,
	cin => \RAM_controller|Add23~5\,
	combout => \RAM_controller|Add23~6_combout\,
	cout => \RAM_controller|Add23~7\);

-- Location: LCCOMB_X14_Y13_N26
\RAM_controller|Add23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~8_combout\ = (\RAM_controller|v_count_write\(6) & ((GND) # (!\RAM_controller|Add23~7\))) # (!\RAM_controller|v_count_write\(6) & (\RAM_controller|Add23~7\ $ (GND)))
-- \RAM_controller|Add23~9\ = CARRY((\RAM_controller|v_count_write\(6)) # (!\RAM_controller|Add23~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(6),
	datad => VCC,
	cin => \RAM_controller|Add23~7\,
	combout => \RAM_controller|Add23~8_combout\,
	cout => \RAM_controller|Add23~9\);

-- Location: LCCOMB_X14_Y13_N28
\RAM_controller|Add23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~10_combout\ = (\RAM_controller|v_count_write\(7) & (!\RAM_controller|Add23~9\)) # (!\RAM_controller|v_count_write\(7) & ((\RAM_controller|Add23~9\) # (GND)))
-- \RAM_controller|Add23~11\ = CARRY((!\RAM_controller|Add23~9\) # (!\RAM_controller|v_count_write\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(7),
	datad => VCC,
	cin => \RAM_controller|Add23~9\,
	combout => \RAM_controller|Add23~10_combout\,
	cout => \RAM_controller|Add23~11\);

-- Location: LCCOMB_X14_Y13_N30
\RAM_controller|Add23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~12_combout\ = \RAM_controller|v_count_write\(8) $ (!\RAM_controller|Add23~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(8),
	cin => \RAM_controller|Add23~11\,
	combout => \RAM_controller|Add23~12_combout\);

-- Location: LCCOMB_X14_Y13_N0
\RAM_controller|Add24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~1_cout\ = CARRY(!\RAM_controller|v_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datad => VCC,
	cout => \RAM_controller|Add24~1_cout\);

-- Location: LCCOMB_X14_Y13_N2
\RAM_controller|Add24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~2_combout\ = (\RAM_controller|v_count_write\(1) & ((\RAM_controller|Add24~1_cout\) # (GND))) # (!\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add24~1_cout\))
-- \RAM_controller|Add24~3\ = CARRY((\RAM_controller|v_count_write\(1)) # (!\RAM_controller|Add24~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(1),
	datad => VCC,
	cin => \RAM_controller|Add24~1_cout\,
	combout => \RAM_controller|Add24~2_combout\,
	cout => \RAM_controller|Add24~3\);

-- Location: LCCOMB_X14_Y13_N4
\RAM_controller|Add24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~4_combout\ = (\RAM_controller|Add23~0_combout\ & (!\RAM_controller|Add24~3\ & VCC)) # (!\RAM_controller|Add23~0_combout\ & (\RAM_controller|Add24~3\ $ (GND)))
-- \RAM_controller|Add24~5\ = CARRY((!\RAM_controller|Add23~0_combout\ & !\RAM_controller|Add24~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add23~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~3\,
	combout => \RAM_controller|Add24~4_combout\,
	cout => \RAM_controller|Add24~5\);

-- Location: LCCOMB_X14_Y13_N6
\RAM_controller|Add24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~6_combout\ = (\RAM_controller|Add23~2_combout\ & ((\RAM_controller|Add24~5\) # (GND))) # (!\RAM_controller|Add23~2_combout\ & (!\RAM_controller|Add24~5\))
-- \RAM_controller|Add24~7\ = CARRY((\RAM_controller|Add23~2_combout\) # (!\RAM_controller|Add24~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add23~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~5\,
	combout => \RAM_controller|Add24~6_combout\,
	cout => \RAM_controller|Add24~7\);

-- Location: LCCOMB_X14_Y13_N8
\RAM_controller|Add24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~8_combout\ = (\RAM_controller|Add23~4_combout\ & (!\RAM_controller|Add24~7\ & VCC)) # (!\RAM_controller|Add23~4_combout\ & (\RAM_controller|Add24~7\ $ (GND)))
-- \RAM_controller|Add24~9\ = CARRY((!\RAM_controller|Add23~4_combout\ & !\RAM_controller|Add24~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~7\,
	combout => \RAM_controller|Add24~8_combout\,
	cout => \RAM_controller|Add24~9\);

-- Location: LCCOMB_X14_Y13_N10
\RAM_controller|Add24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~10_combout\ = (\RAM_controller|Add23~6_combout\ & ((\RAM_controller|Add24~9\) # (GND))) # (!\RAM_controller|Add23~6_combout\ & (!\RAM_controller|Add24~9\))
-- \RAM_controller|Add24~11\ = CARRY((\RAM_controller|Add23~6_combout\) # (!\RAM_controller|Add24~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~9\,
	combout => \RAM_controller|Add24~10_combout\,
	cout => \RAM_controller|Add24~11\);

-- Location: LCCOMB_X14_Y13_N12
\RAM_controller|Add24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~12_combout\ = (\RAM_controller|Add23~8_combout\ & (!\RAM_controller|Add24~11\ & VCC)) # (!\RAM_controller|Add23~8_combout\ & (\RAM_controller|Add24~11\ $ (GND)))
-- \RAM_controller|Add24~13\ = CARRY((!\RAM_controller|Add23~8_combout\ & !\RAM_controller|Add24~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add23~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~11\,
	combout => \RAM_controller|Add24~12_combout\,
	cout => \RAM_controller|Add24~13\);

-- Location: LCCOMB_X14_Y13_N14
\RAM_controller|Add24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~14_combout\ = (\RAM_controller|Add23~10_combout\ & ((\RAM_controller|Add24~13\) # (GND))) # (!\RAM_controller|Add23~10_combout\ & (!\RAM_controller|Add24~13\))
-- \RAM_controller|Add24~15\ = CARRY((\RAM_controller|Add23~10_combout\) # (!\RAM_controller|Add24~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~13\,
	combout => \RAM_controller|Add24~14_combout\,
	cout => \RAM_controller|Add24~15\);

-- Location: LCCOMB_X14_Y13_N16
\RAM_controller|Add24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~16_combout\ = \RAM_controller|Add24~15\ $ (\RAM_controller|Add23~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add23~12_combout\,
	cin => \RAM_controller|Add24~15\,
	combout => \RAM_controller|Add24~16_combout\);

-- Location: LCCOMB_X15_Y13_N18
\RAM_controller|Add25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~0_combout\ = (\RAM_controller|Add24~8_combout\ & (\RAM_controller|v_count_write\(0) $ (VCC))) # (!\RAM_controller|Add24~8_combout\ & (\RAM_controller|v_count_write\(0) & VCC))
-- \RAM_controller|Add25~1\ = CARRY((\RAM_controller|Add24~8_combout\ & \RAM_controller|v_count_write\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add24~8_combout\,
	datab => \RAM_controller|v_count_write\(0),
	datad => VCC,
	combout => \RAM_controller|Add25~0_combout\,
	cout => \RAM_controller|Add25~1\);

-- Location: LCCOMB_X15_Y13_N20
\RAM_controller|Add25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~2_combout\ = (\RAM_controller|Add24~10_combout\ & ((\RAM_controller|v_count_write\(1) & (\RAM_controller|Add25~1\ & VCC)) # (!\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add25~1\)))) # (!\RAM_controller|Add24~10_combout\ & 
-- ((\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add25~1\)) # (!\RAM_controller|v_count_write\(1) & ((\RAM_controller|Add25~1\) # (GND)))))
-- \RAM_controller|Add25~3\ = CARRY((\RAM_controller|Add24~10_combout\ & (!\RAM_controller|v_count_write\(1) & !\RAM_controller|Add25~1\)) # (!\RAM_controller|Add24~10_combout\ & ((!\RAM_controller|Add25~1\) # (!\RAM_controller|v_count_write\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add24~10_combout\,
	datab => \RAM_controller|v_count_write\(1),
	datad => VCC,
	cin => \RAM_controller|Add25~1\,
	combout => \RAM_controller|Add25~2_combout\,
	cout => \RAM_controller|Add25~3\);

-- Location: LCCOMB_X15_Y13_N22
\RAM_controller|Add25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~4_combout\ = ((\RAM_controller|Add24~12_combout\ $ (\RAM_controller|Add23~0_combout\ $ (!\RAM_controller|Add25~3\)))) # (GND)
-- \RAM_controller|Add25~5\ = CARRY((\RAM_controller|Add24~12_combout\ & ((\RAM_controller|Add23~0_combout\) # (!\RAM_controller|Add25~3\))) # (!\RAM_controller|Add24~12_combout\ & (\RAM_controller|Add23~0_combout\ & !\RAM_controller|Add25~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add24~12_combout\,
	datab => \RAM_controller|Add23~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add25~3\,
	combout => \RAM_controller|Add25~4_combout\,
	cout => \RAM_controller|Add25~5\);

-- Location: LCCOMB_X15_Y13_N24
\RAM_controller|Add25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~6_combout\ = (\RAM_controller|Add23~2_combout\ & ((\RAM_controller|Add24~14_combout\ & (\RAM_controller|Add25~5\ & VCC)) # (!\RAM_controller|Add24~14_combout\ & (!\RAM_controller|Add25~5\)))) # (!\RAM_controller|Add23~2_combout\ & 
-- ((\RAM_controller|Add24~14_combout\ & (!\RAM_controller|Add25~5\)) # (!\RAM_controller|Add24~14_combout\ & ((\RAM_controller|Add25~5\) # (GND)))))
-- \RAM_controller|Add25~7\ = CARRY((\RAM_controller|Add23~2_combout\ & (!\RAM_controller|Add24~14_combout\ & !\RAM_controller|Add25~5\)) # (!\RAM_controller|Add23~2_combout\ & ((!\RAM_controller|Add25~5\) # (!\RAM_controller|Add24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~2_combout\,
	datab => \RAM_controller|Add24~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add25~5\,
	combout => \RAM_controller|Add25~6_combout\,
	cout => \RAM_controller|Add25~7\);

-- Location: LCCOMB_X15_Y13_N26
\RAM_controller|Add25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~8_combout\ = \RAM_controller|Add24~16_combout\ $ (\RAM_controller|Add25~7\ $ (!\RAM_controller|Add23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add24~16_combout\,
	datad => \RAM_controller|Add23~4_combout\,
	cin => \RAM_controller|Add25~7\,
	combout => \RAM_controller|Add25~8_combout\);

-- Location: LCCOMB_X15_Y14_N16
\RAM_controller|Add10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~0_combout\ = \RAM_controller|v_count_write\(1) $ (VCC)
-- \RAM_controller|Add10~1\ = CARRY(\RAM_controller|v_count_write\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(1),
	datad => VCC,
	combout => \RAM_controller|Add10~0_combout\,
	cout => \RAM_controller|Add10~1\);

-- Location: LCCOMB_X15_Y14_N18
\RAM_controller|Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~2_combout\ = (\RAM_controller|v_count_write\(2) & (!\RAM_controller|Add10~1\)) # (!\RAM_controller|v_count_write\(2) & ((\RAM_controller|Add10~1\) # (GND)))
-- \RAM_controller|Add10~3\ = CARRY((!\RAM_controller|Add10~1\) # (!\RAM_controller|v_count_write\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datad => VCC,
	cin => \RAM_controller|Add10~1\,
	combout => \RAM_controller|Add10~2_combout\,
	cout => \RAM_controller|Add10~3\);

-- Location: LCCOMB_X15_Y14_N20
\RAM_controller|Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~4_combout\ = (\RAM_controller|v_count_write\(3) & (\RAM_controller|Add10~3\ $ (GND))) # (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|Add10~3\ & VCC))
-- \RAM_controller|Add10~5\ = CARRY((\RAM_controller|v_count_write\(3) & !\RAM_controller|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(3),
	datad => VCC,
	cin => \RAM_controller|Add10~3\,
	combout => \RAM_controller|Add10~4_combout\,
	cout => \RAM_controller|Add10~5\);

-- Location: LCCOMB_X15_Y14_N22
\RAM_controller|Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~6_combout\ = (\RAM_controller|v_count_write\(4) & (\RAM_controller|Add10~5\ & VCC)) # (!\RAM_controller|v_count_write\(4) & (!\RAM_controller|Add10~5\))
-- \RAM_controller|Add10~7\ = CARRY((!\RAM_controller|v_count_write\(4) & !\RAM_controller|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add10~5\,
	combout => \RAM_controller|Add10~6_combout\,
	cout => \RAM_controller|Add10~7\);

-- Location: LCCOMB_X15_Y14_N24
\RAM_controller|Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~8_combout\ = (\RAM_controller|v_count_write\(5) & ((GND) # (!\RAM_controller|Add10~7\))) # (!\RAM_controller|v_count_write\(5) & (\RAM_controller|Add10~7\ $ (GND)))
-- \RAM_controller|Add10~9\ = CARRY((\RAM_controller|v_count_write\(5)) # (!\RAM_controller|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datad => VCC,
	cin => \RAM_controller|Add10~7\,
	combout => \RAM_controller|Add10~8_combout\,
	cout => \RAM_controller|Add10~9\);

-- Location: LCCOMB_X15_Y14_N26
\RAM_controller|Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~10_combout\ = (\RAM_controller|v_count_write\(6) & (!\RAM_controller|Add10~9\)) # (!\RAM_controller|v_count_write\(6) & ((\RAM_controller|Add10~9\) # (GND)))
-- \RAM_controller|Add10~11\ = CARRY((!\RAM_controller|Add10~9\) # (!\RAM_controller|v_count_write\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(6),
	datad => VCC,
	cin => \RAM_controller|Add10~9\,
	combout => \RAM_controller|Add10~10_combout\,
	cout => \RAM_controller|Add10~11\);

-- Location: LCCOMB_X15_Y14_N28
\RAM_controller|Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~12_combout\ = (\RAM_controller|v_count_write\(7) & (\RAM_controller|Add10~11\ $ (GND))) # (!\RAM_controller|v_count_write\(7) & (!\RAM_controller|Add10~11\ & VCC))
-- \RAM_controller|Add10~13\ = CARRY((\RAM_controller|v_count_write\(7) & !\RAM_controller|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datad => VCC,
	cin => \RAM_controller|Add10~11\,
	combout => \RAM_controller|Add10~12_combout\,
	cout => \RAM_controller|Add10~13\);

-- Location: LCCOMB_X15_Y14_N30
\RAM_controller|Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~14_combout\ = \RAM_controller|Add10~13\ $ (!\RAM_controller|v_count_write\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|v_count_write\(8),
	cin => \RAM_controller|Add10~13\,
	combout => \RAM_controller|Add10~14_combout\);

-- Location: LCCOMB_X16_Y14_N2
\RAM_controller|Add11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~1_cout\ = CARRY(!\RAM_controller|v_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datad => VCC,
	cout => \RAM_controller|Add11~1_cout\);

-- Location: LCCOMB_X16_Y14_N4
\RAM_controller|Add11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~2_combout\ = (\RAM_controller|Add10~0_combout\ & ((\RAM_controller|Add11~1_cout\) # (GND))) # (!\RAM_controller|Add10~0_combout\ & (!\RAM_controller|Add11~1_cout\))
-- \RAM_controller|Add11~3\ = CARRY((\RAM_controller|Add10~0_combout\) # (!\RAM_controller|Add11~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add10~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~1_cout\,
	combout => \RAM_controller|Add11~2_combout\,
	cout => \RAM_controller|Add11~3\);

-- Location: LCCOMB_X16_Y14_N6
\RAM_controller|Add11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~4_combout\ = (\RAM_controller|Add10~2_combout\ & (!\RAM_controller|Add11~3\ & VCC)) # (!\RAM_controller|Add10~2_combout\ & (\RAM_controller|Add11~3\ $ (GND)))
-- \RAM_controller|Add11~5\ = CARRY((!\RAM_controller|Add10~2_combout\ & !\RAM_controller|Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~3\,
	combout => \RAM_controller|Add11~4_combout\,
	cout => \RAM_controller|Add11~5\);

-- Location: LCCOMB_X16_Y14_N8
\RAM_controller|Add11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~6_combout\ = (\RAM_controller|Add10~4_combout\ & ((\RAM_controller|Add11~5\) # (GND))) # (!\RAM_controller|Add10~4_combout\ & (!\RAM_controller|Add11~5\))
-- \RAM_controller|Add11~7\ = CARRY((\RAM_controller|Add10~4_combout\) # (!\RAM_controller|Add11~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~5\,
	combout => \RAM_controller|Add11~6_combout\,
	cout => \RAM_controller|Add11~7\);

-- Location: LCCOMB_X16_Y14_N10
\RAM_controller|Add11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~8_combout\ = (\RAM_controller|Add10~6_combout\ & (!\RAM_controller|Add11~7\ & VCC)) # (!\RAM_controller|Add10~6_combout\ & (\RAM_controller|Add11~7\ $ (GND)))
-- \RAM_controller|Add11~9\ = CARRY((!\RAM_controller|Add10~6_combout\ & !\RAM_controller|Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~7\,
	combout => \RAM_controller|Add11~8_combout\,
	cout => \RAM_controller|Add11~9\);

-- Location: LCCOMB_X16_Y14_N12
\RAM_controller|Add11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~10_combout\ = (\RAM_controller|Add10~8_combout\ & ((\RAM_controller|Add11~9\) # (GND))) # (!\RAM_controller|Add10~8_combout\ & (!\RAM_controller|Add11~9\))
-- \RAM_controller|Add11~11\ = CARRY((\RAM_controller|Add10~8_combout\) # (!\RAM_controller|Add11~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~9\,
	combout => \RAM_controller|Add11~10_combout\,
	cout => \RAM_controller|Add11~11\);

-- Location: LCCOMB_X16_Y14_N14
\RAM_controller|Add11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~12_combout\ = (\RAM_controller|Add10~10_combout\ & (!\RAM_controller|Add11~11\ & VCC)) # (!\RAM_controller|Add10~10_combout\ & (\RAM_controller|Add11~11\ $ (GND)))
-- \RAM_controller|Add11~13\ = CARRY((!\RAM_controller|Add10~10_combout\ & !\RAM_controller|Add11~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add10~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~11\,
	combout => \RAM_controller|Add11~12_combout\,
	cout => \RAM_controller|Add11~13\);

-- Location: LCCOMB_X16_Y14_N16
\RAM_controller|Add11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~14_combout\ = (\RAM_controller|Add10~12_combout\ & ((\RAM_controller|Add11~13\) # (GND))) # (!\RAM_controller|Add10~12_combout\ & (!\RAM_controller|Add11~13\))
-- \RAM_controller|Add11~15\ = CARRY((\RAM_controller|Add10~12_combout\) # (!\RAM_controller|Add11~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add10~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~13\,
	combout => \RAM_controller|Add11~14_combout\,
	cout => \RAM_controller|Add11~15\);

-- Location: LCCOMB_X16_Y14_N18
\RAM_controller|Add11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~16_combout\ = \RAM_controller|Add11~15\ $ (\RAM_controller|Add10~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add10~14_combout\,
	cin => \RAM_controller|Add11~15\,
	combout => \RAM_controller|Add11~16_combout\);

-- Location: LCCOMB_X16_Y14_N20
\RAM_controller|Add12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~0_combout\ = (\RAM_controller|Add11~8_combout\ & (\RAM_controller|v_count_write\(0) $ (VCC))) # (!\RAM_controller|Add11~8_combout\ & (\RAM_controller|v_count_write\(0) & VCC))
-- \RAM_controller|Add12~1\ = CARRY((\RAM_controller|Add11~8_combout\ & \RAM_controller|v_count_write\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~8_combout\,
	datab => \RAM_controller|v_count_write\(0),
	datad => VCC,
	combout => \RAM_controller|Add12~0_combout\,
	cout => \RAM_controller|Add12~1\);

-- Location: LCCOMB_X16_Y14_N22
\RAM_controller|Add12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~2_combout\ = (\RAM_controller|Add11~10_combout\ & ((\RAM_controller|Add10~0_combout\ & (\RAM_controller|Add12~1\ & VCC)) # (!\RAM_controller|Add10~0_combout\ & (!\RAM_controller|Add12~1\)))) # (!\RAM_controller|Add11~10_combout\ & 
-- ((\RAM_controller|Add10~0_combout\ & (!\RAM_controller|Add12~1\)) # (!\RAM_controller|Add10~0_combout\ & ((\RAM_controller|Add12~1\) # (GND)))))
-- \RAM_controller|Add12~3\ = CARRY((\RAM_controller|Add11~10_combout\ & (!\RAM_controller|Add10~0_combout\ & !\RAM_controller|Add12~1\)) # (!\RAM_controller|Add11~10_combout\ & ((!\RAM_controller|Add12~1\) # (!\RAM_controller|Add10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~10_combout\,
	datab => \RAM_controller|Add10~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add12~1\,
	combout => \RAM_controller|Add12~2_combout\,
	cout => \RAM_controller|Add12~3\);

-- Location: LCCOMB_X16_Y14_N24
\RAM_controller|Add12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~4_combout\ = ((\RAM_controller|Add10~2_combout\ $ (\RAM_controller|Add11~12_combout\ $ (!\RAM_controller|Add12~3\)))) # (GND)
-- \RAM_controller|Add12~5\ = CARRY((\RAM_controller|Add10~2_combout\ & ((\RAM_controller|Add11~12_combout\) # (!\RAM_controller|Add12~3\))) # (!\RAM_controller|Add10~2_combout\ & (\RAM_controller|Add11~12_combout\ & !\RAM_controller|Add12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add10~2_combout\,
	datab => \RAM_controller|Add11~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add12~3\,
	combout => \RAM_controller|Add12~4_combout\,
	cout => \RAM_controller|Add12~5\);

-- Location: LCCOMB_X16_Y14_N26
\RAM_controller|Add12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~6_combout\ = (\RAM_controller|Add11~14_combout\ & ((\RAM_controller|Add10~4_combout\ & (\RAM_controller|Add12~5\ & VCC)) # (!\RAM_controller|Add10~4_combout\ & (!\RAM_controller|Add12~5\)))) # (!\RAM_controller|Add11~14_combout\ & 
-- ((\RAM_controller|Add10~4_combout\ & (!\RAM_controller|Add12~5\)) # (!\RAM_controller|Add10~4_combout\ & ((\RAM_controller|Add12~5\) # (GND)))))
-- \RAM_controller|Add12~7\ = CARRY((\RAM_controller|Add11~14_combout\ & (!\RAM_controller|Add10~4_combout\ & !\RAM_controller|Add12~5\)) # (!\RAM_controller|Add11~14_combout\ & ((!\RAM_controller|Add12~5\) # (!\RAM_controller|Add10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~14_combout\,
	datab => \RAM_controller|Add10~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add12~5\,
	combout => \RAM_controller|Add12~6_combout\,
	cout => \RAM_controller|Add12~7\);

-- Location: LCCOMB_X16_Y14_N28
\RAM_controller|Add12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~8_combout\ = \RAM_controller|Add11~16_combout\ $ (\RAM_controller|Add10~6_combout\ $ (!\RAM_controller|Add12~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~16_combout\,
	datab => \RAM_controller|Add10~6_combout\,
	cin => \RAM_controller|Add12~7\,
	combout => \RAM_controller|Add12~8_combout\);

-- Location: LCCOMB_X16_Y14_N0
\RAM_controller|Add25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~10_combout\ = (\RAM_controller|Write_addressing~5_combout\ & ((\RAM_controller|Add12~8_combout\))) # (!\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|Add25~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add25~8_combout\,
	datac => \RAM_controller|Add12~8_combout\,
	datad => \RAM_controller|Write_addressing~5_combout\,
	combout => \RAM_controller|Add25~10_combout\);

-- Location: LCCOMB_X15_Y13_N6
\RAM_controller|Add25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~11_combout\ = (\RAM_controller|Write_addressing~5_combout\ & ((\RAM_controller|Add12~6_combout\))) # (!\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|Add25~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add25~6_combout\,
	datac => \RAM_controller|Write_addressing~5_combout\,
	datad => \RAM_controller|Add12~6_combout\,
	combout => \RAM_controller|Add25~11_combout\);

-- Location: LCCOMB_X15_Y16_N2
\RAM_controller|Add25~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~12_combout\ = (\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|Add12~4_combout\)) # (!\RAM_controller|Write_addressing~5_combout\ & ((\RAM_controller|Add25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add12~4_combout\,
	datab => \RAM_controller|Write_addressing~5_combout\,
	datac => \RAM_controller|Add25~4_combout\,
	combout => \RAM_controller|Add25~12_combout\);

-- Location: LCCOMB_X16_Y14_N30
\RAM_controller|Add25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~13_combout\ = (\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|Add12~2_combout\)) # (!\RAM_controller|Write_addressing~5_combout\ & ((\RAM_controller|Add25~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add12~2_combout\,
	datac => \RAM_controller|Write_addressing~5_combout\,
	datad => \RAM_controller|Add25~2_combout\,
	combout => \RAM_controller|Add25~13_combout\);

-- Location: LCCOMB_X15_Y16_N8
\RAM_controller|Add25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~14_combout\ = (\RAM_controller|Write_addressing~5_combout\ & ((\RAM_controller|Add12~0_combout\))) # (!\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|Add25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add25~0_combout\,
	datac => \RAM_controller|Add12~0_combout\,
	datad => \RAM_controller|Write_addressing~5_combout\,
	combout => \RAM_controller|Add25~14_combout\);

-- Location: LCCOMB_X15_Y13_N28
\RAM_controller|Add13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~16_combout\ = (\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|Add11~6_combout\)) # (!\RAM_controller|Write_addressing~5_combout\ & ((\RAM_controller|Add24~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~6_combout\,
	datab => \RAM_controller|Write_addressing~5_combout\,
	datac => \RAM_controller|Add24~6_combout\,
	combout => \RAM_controller|Add13~16_combout\);

-- Location: LCCOMB_X15_Y13_N2
\RAM_controller|Add13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~17_combout\ = (\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|Add11~4_combout\)) # (!\RAM_controller|Write_addressing~5_combout\ & ((\RAM_controller|Add24~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~4_combout\,
	datab => \RAM_controller|Write_addressing~5_combout\,
	datac => \RAM_controller|Add24~4_combout\,
	combout => \RAM_controller|Add13~17_combout\);

-- Location: LCCOMB_X15_Y13_N12
\RAM_controller|Add13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~18_combout\ = (\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|Add11~2_combout\)) # (!\RAM_controller|Write_addressing~5_combout\ & ((\RAM_controller|Add24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~2_combout\,
	datac => \RAM_controller|Add24~2_combout\,
	datad => \RAM_controller|Write_addressing~5_combout\,
	combout => \RAM_controller|Add13~18_combout\);

-- Location: LCCOMB_X15_Y16_N12
\RAM_controller|Add13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~19_combout\ = (\RAM_controller|v_count_write\(0) & (\RAM_controller|Add18~4_combout\ $ (GND))) # (!\RAM_controller|v_count_write\(0) & (!\RAM_controller|Add18~4_combout\ & VCC))
-- \RAM_controller|Add13~20\ = CARRY((\RAM_controller|v_count_write\(0) & !\RAM_controller|Add18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Add18~4_combout\,
	datad => VCC,
	combout => \RAM_controller|Add13~19_combout\,
	cout => \RAM_controller|Add13~20\);

-- Location: LCCOMB_X15_Y16_N14
\RAM_controller|Add13~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~21_combout\ = (\RAM_controller|Add13~18_combout\ & ((\RAM_controller|Add18~3_combout\ & (\RAM_controller|Add13~20\ & VCC)) # (!\RAM_controller|Add18~3_combout\ & (!\RAM_controller|Add13~20\)))) # (!\RAM_controller|Add13~18_combout\ & 
-- ((\RAM_controller|Add18~3_combout\ & (!\RAM_controller|Add13~20\)) # (!\RAM_controller|Add18~3_combout\ & ((\RAM_controller|Add13~20\) # (GND)))))
-- \RAM_controller|Add13~22\ = CARRY((\RAM_controller|Add13~18_combout\ & (!\RAM_controller|Add18~3_combout\ & !\RAM_controller|Add13~20\)) # (!\RAM_controller|Add13~18_combout\ & ((!\RAM_controller|Add13~20\) # (!\RAM_controller|Add18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~18_combout\,
	datab => \RAM_controller|Add18~3_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~20\,
	combout => \RAM_controller|Add13~21_combout\,
	cout => \RAM_controller|Add13~22\);

-- Location: LCCOMB_X15_Y16_N16
\RAM_controller|Add13~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~23_combout\ = ((\RAM_controller|Add13~17_combout\ $ (\RAM_controller|Add18~2_combout\ $ (\RAM_controller|Add13~22\)))) # (GND)
-- \RAM_controller|Add13~24\ = CARRY((\RAM_controller|Add13~17_combout\ & ((!\RAM_controller|Add13~22\) # (!\RAM_controller|Add18~2_combout\))) # (!\RAM_controller|Add13~17_combout\ & (!\RAM_controller|Add18~2_combout\ & !\RAM_controller|Add13~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~17_combout\,
	datab => \RAM_controller|Add18~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~22\,
	combout => \RAM_controller|Add13~23_combout\,
	cout => \RAM_controller|Add13~24\);

-- Location: LCCOMB_X15_Y16_N18
\RAM_controller|Add13~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~25_combout\ = (\RAM_controller|Add13~16_combout\ & ((\RAM_controller|Add18~1_combout\ & (!\RAM_controller|Add13~24\)) # (!\RAM_controller|Add18~1_combout\ & (\RAM_controller|Add13~24\ & VCC)))) # (!\RAM_controller|Add13~16_combout\ & 
-- ((\RAM_controller|Add18~1_combout\ & ((\RAM_controller|Add13~24\) # (GND))) # (!\RAM_controller|Add18~1_combout\ & (!\RAM_controller|Add13~24\))))
-- \RAM_controller|Add13~26\ = CARRY((\RAM_controller|Add13~16_combout\ & (\RAM_controller|Add18~1_combout\ & !\RAM_controller|Add13~24\)) # (!\RAM_controller|Add13~16_combout\ & ((\RAM_controller|Add18~1_combout\) # (!\RAM_controller|Add13~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~16_combout\,
	datab => \RAM_controller|Add18~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~24\,
	combout => \RAM_controller|Add13~25_combout\,
	cout => \RAM_controller|Add13~26\);

-- Location: LCCOMB_X15_Y16_N20
\RAM_controller|Add13~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~27_combout\ = ((\RAM_controller|Add25~14_combout\ $ (\RAM_controller|Add18~0_combout\ $ (\RAM_controller|Add13~26\)))) # (GND)
-- \RAM_controller|Add13~28\ = CARRY((\RAM_controller|Add25~14_combout\ & ((!\RAM_controller|Add13~26\) # (!\RAM_controller|Add18~0_combout\))) # (!\RAM_controller|Add25~14_combout\ & (!\RAM_controller|Add18~0_combout\ & !\RAM_controller|Add13~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add25~14_combout\,
	datab => \RAM_controller|Add18~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~26\,
	combout => \RAM_controller|Add13~27_combout\,
	cout => \RAM_controller|Add13~28\);

-- Location: LCCOMB_X15_Y16_N22
\RAM_controller|Add13~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~29_combout\ = (\RAM_controller|Add25~13_combout\ & (!\RAM_controller|Add13~28\)) # (!\RAM_controller|Add25~13_combout\ & ((\RAM_controller|Add13~28\) # (GND)))
-- \RAM_controller|Add13~30\ = CARRY((!\RAM_controller|Add13~28\) # (!\RAM_controller|Add25~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add25~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~28\,
	combout => \RAM_controller|Add13~29_combout\,
	cout => \RAM_controller|Add13~30\);

-- Location: LCCOMB_X15_Y16_N24
\RAM_controller|Add13~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~31_combout\ = (\RAM_controller|Add25~12_combout\ & (\RAM_controller|Add13~30\ $ (GND))) # (!\RAM_controller|Add25~12_combout\ & (!\RAM_controller|Add13~30\ & VCC))
-- \RAM_controller|Add13~32\ = CARRY((\RAM_controller|Add25~12_combout\ & !\RAM_controller|Add13~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add25~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~30\,
	combout => \RAM_controller|Add13~31_combout\,
	cout => \RAM_controller|Add13~32\);

-- Location: LCCOMB_X15_Y16_N26
\RAM_controller|Add13~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~33_combout\ = (\RAM_controller|Add25~11_combout\ & (!\RAM_controller|Add13~32\)) # (!\RAM_controller|Add25~11_combout\ & ((\RAM_controller|Add13~32\) # (GND)))
-- \RAM_controller|Add13~34\ = CARRY((!\RAM_controller|Add13~32\) # (!\RAM_controller|Add25~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add25~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~32\,
	combout => \RAM_controller|Add13~33_combout\,
	cout => \RAM_controller|Add13~34\);

-- Location: LCCOMB_X15_Y16_N28
\RAM_controller|Add13~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~35_combout\ = \RAM_controller|Add25~10_combout\ $ (!\RAM_controller|Add13~34\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add25~10_combout\,
	cin => \RAM_controller|Add13~34\,
	combout => \RAM_controller|Add13~35_combout\);

-- Location: LCCOMB_X14_Y16_N20
\RAM_controller|Add13~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~38_combout\ = (\RAM_controller|Add13~35_combout\ & (((\RAM_controller|LessThan7~1_combout\) # (!\RAM_controller|LessThan6~0_combout\)) # (!\RAM_controller|writeEna~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~4_combout\,
	datab => \RAM_controller|LessThan6~0_combout\,
	datac => \RAM_controller|LessThan7~1_combout\,
	datad => \RAM_controller|Add13~35_combout\,
	combout => \RAM_controller|Add13~38_combout\);

-- Location: LCCOMB_X14_Y16_N6
\RAM_controller|writeDir_8[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(13) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~38_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8\(13),
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	datad => \RAM_controller|Add13~38_combout\,
	combout => \RAM_controller|writeDir_8\(13));

-- Location: LCCOMB_X14_Y16_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1) = (\RAM_controller|writeEna_8~2_combout\ & \RAM_controller|writeDir_8\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeEna_8~2_combout\,
	datad => \RAM_controller|writeDir_8\(13),
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1));

-- Location: LCCOMB_X14_Y20_N16
\RAM_controller|readEna_8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_8~0_combout\ = (\RAM_controller|LessThan16~0_combout\ & (((\RAM_controller|LessThan21~1_combout\ & !\RAM_controller|LessThan19~1_combout\)))) # (!\RAM_controller|LessThan16~0_combout\ & (((\RAM_controller|LessThan21~1_combout\ & 
-- !\RAM_controller|LessThan19~1_combout\)) # (!\VGA_controller|Vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan16~0_combout\,
	datab => \VGA_controller|Vcount\(8),
	datac => \RAM_controller|LessThan21~1_combout\,
	datad => \RAM_controller|LessThan19~1_combout\,
	combout => \RAM_controller|readEna_8~0_combout\);

-- Location: LCCOMB_X14_Y21_N20
\RAM_controller|readEna_8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_8~1_combout\ = (\RAM_controller|LessThan24~2_combout\) # ((!\RAM_controller|LessThan15~0_combout\ & (!\VGA_controller|Vcount\(7) & \RAM_controller|parity_check~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan15~0_combout\,
	datab => \VGA_controller|Vcount\(7),
	datac => \RAM_controller|parity_check~6_combout\,
	datad => \RAM_controller|LessThan24~2_combout\,
	combout => \RAM_controller|readEna_8~1_combout\);

-- Location: LCCOMB_X14_Y20_N22
\RAM_controller|readEna_8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_8~2_combout\ = (!\RAM_controller|LessThan23~1_combout\ & (\RAM_controller|readEna_8~0_combout\ & (!\RAM_controller|readEna_8~1_combout\ & \RAM_controller|ReadEna~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|readEna_8~0_combout\,
	datac => \RAM_controller|readEna_8~1_combout\,
	datad => \RAM_controller|ReadEna~2_combout\,
	combout => \RAM_controller|readEna_8~2_combout\);

-- Location: FF_X14_Y20_N23
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|readEna_8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X11_Y22_N12
\RAM_controller|Add36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~0_combout\ = \VGA_controller|Vcount\(1) $ (VCC)
-- \RAM_controller|Add36~1\ = CARRY(\VGA_controller|Vcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	combout => \RAM_controller|Add36~0_combout\,
	cout => \RAM_controller|Add36~1\);

-- Location: LCCOMB_X11_Y22_N14
\RAM_controller|Add36~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~2_combout\ = (\VGA_controller|Vcount\(2) & (!\RAM_controller|Add36~1\)) # (!\VGA_controller|Vcount\(2) & ((\RAM_controller|Add36~1\) # (GND)))
-- \RAM_controller|Add36~3\ = CARRY((!\RAM_controller|Add36~1\) # (!\VGA_controller|Vcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add36~1\,
	combout => \RAM_controller|Add36~2_combout\,
	cout => \RAM_controller|Add36~3\);

-- Location: LCCOMB_X11_Y22_N16
\RAM_controller|Add36~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~4_combout\ = (\VGA_controller|Vcount\(3) & (\RAM_controller|Add36~3\ $ (GND))) # (!\VGA_controller|Vcount\(3) & (!\RAM_controller|Add36~3\ & VCC))
-- \RAM_controller|Add36~5\ = CARRY((\VGA_controller|Vcount\(3) & !\RAM_controller|Add36~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add36~3\,
	combout => \RAM_controller|Add36~4_combout\,
	cout => \RAM_controller|Add36~5\);

-- Location: LCCOMB_X11_Y22_N18
\RAM_controller|Add36~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~6_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add36~5\ & VCC)) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add36~5\))
-- \RAM_controller|Add36~7\ = CARRY((!\VGA_controller|Vcount\(4) & !\RAM_controller|Add36~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add36~5\,
	combout => \RAM_controller|Add36~6_combout\,
	cout => \RAM_controller|Add36~7\);

-- Location: LCCOMB_X11_Y22_N20
\RAM_controller|Add36~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~8_combout\ = (\VGA_controller|Vcount\(5) & ((GND) # (!\RAM_controller|Add36~7\))) # (!\VGA_controller|Vcount\(5) & (\RAM_controller|Add36~7\ $ (GND)))
-- \RAM_controller|Add36~9\ = CARRY((\VGA_controller|Vcount\(5)) # (!\RAM_controller|Add36~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add36~7\,
	combout => \RAM_controller|Add36~8_combout\,
	cout => \RAM_controller|Add36~9\);

-- Location: LCCOMB_X11_Y22_N22
\RAM_controller|Add36~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~10_combout\ = (\VGA_controller|Vcount\(6) & (!\RAM_controller|Add36~9\)) # (!\VGA_controller|Vcount\(6) & ((\RAM_controller|Add36~9\) # (GND)))
-- \RAM_controller|Add36~11\ = CARRY((!\RAM_controller|Add36~9\) # (!\VGA_controller|Vcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add36~9\,
	combout => \RAM_controller|Add36~10_combout\,
	cout => \RAM_controller|Add36~11\);

-- Location: LCCOMB_X11_Y22_N24
\RAM_controller|Add36~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~12_combout\ = (\VGA_controller|Vcount\(7) & (\RAM_controller|Add36~11\ $ (GND))) # (!\VGA_controller|Vcount\(7) & (!\RAM_controller|Add36~11\ & VCC))
-- \RAM_controller|Add36~13\ = CARRY((\VGA_controller|Vcount\(7) & !\RAM_controller|Add36~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add36~11\,
	combout => \RAM_controller|Add36~12_combout\,
	cout => \RAM_controller|Add36~13\);

-- Location: LCCOMB_X11_Y22_N26
\RAM_controller|Add36~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~14_combout\ = \RAM_controller|Add36~13\ $ (!\VGA_controller|Vcount\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|Vcount\(8),
	cin => \RAM_controller|Add36~13\,
	combout => \RAM_controller|Add36~14_combout\);

-- Location: LCCOMB_X11_Y20_N4
\RAM_controller|Add37~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add37~1_cout\);

-- Location: LCCOMB_X11_Y20_N6
\RAM_controller|Add37~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~2_combout\ = (\RAM_controller|Add36~0_combout\ & ((\RAM_controller|Add37~1_cout\) # (GND))) # (!\RAM_controller|Add36~0_combout\ & (!\RAM_controller|Add37~1_cout\))
-- \RAM_controller|Add37~3\ = CARRY((\RAM_controller|Add36~0_combout\) # (!\RAM_controller|Add37~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~1_cout\,
	combout => \RAM_controller|Add37~2_combout\,
	cout => \RAM_controller|Add37~3\);

-- Location: LCCOMB_X11_Y20_N8
\RAM_controller|Add37~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~4_combout\ = (\RAM_controller|Add36~2_combout\ & (!\RAM_controller|Add37~3\ & VCC)) # (!\RAM_controller|Add36~2_combout\ & (\RAM_controller|Add37~3\ $ (GND)))
-- \RAM_controller|Add37~5\ = CARRY((!\RAM_controller|Add36~2_combout\ & !\RAM_controller|Add37~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~3\,
	combout => \RAM_controller|Add37~4_combout\,
	cout => \RAM_controller|Add37~5\);

-- Location: LCCOMB_X11_Y20_N10
\RAM_controller|Add37~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~6_combout\ = (\RAM_controller|Add36~4_combout\ & ((\RAM_controller|Add37~5\) # (GND))) # (!\RAM_controller|Add36~4_combout\ & (!\RAM_controller|Add37~5\))
-- \RAM_controller|Add37~7\ = CARRY((\RAM_controller|Add36~4_combout\) # (!\RAM_controller|Add37~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~5\,
	combout => \RAM_controller|Add37~6_combout\,
	cout => \RAM_controller|Add37~7\);

-- Location: LCCOMB_X11_Y20_N12
\RAM_controller|Add37~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~8_combout\ = (\RAM_controller|Add36~6_combout\ & (!\RAM_controller|Add37~7\ & VCC)) # (!\RAM_controller|Add36~6_combout\ & (\RAM_controller|Add37~7\ $ (GND)))
-- \RAM_controller|Add37~9\ = CARRY((!\RAM_controller|Add36~6_combout\ & !\RAM_controller|Add37~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~7\,
	combout => \RAM_controller|Add37~8_combout\,
	cout => \RAM_controller|Add37~9\);

-- Location: LCCOMB_X11_Y20_N14
\RAM_controller|Add37~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~10_combout\ = (\RAM_controller|Add36~8_combout\ & ((\RAM_controller|Add37~9\) # (GND))) # (!\RAM_controller|Add36~8_combout\ & (!\RAM_controller|Add37~9\))
-- \RAM_controller|Add37~11\ = CARRY((\RAM_controller|Add36~8_combout\) # (!\RAM_controller|Add37~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~9\,
	combout => \RAM_controller|Add37~10_combout\,
	cout => \RAM_controller|Add37~11\);

-- Location: LCCOMB_X11_Y20_N16
\RAM_controller|Add37~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~12_combout\ = (\RAM_controller|Add36~10_combout\ & (!\RAM_controller|Add37~11\ & VCC)) # (!\RAM_controller|Add36~10_combout\ & (\RAM_controller|Add37~11\ $ (GND)))
-- \RAM_controller|Add37~13\ = CARRY((!\RAM_controller|Add36~10_combout\ & !\RAM_controller|Add37~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~11\,
	combout => \RAM_controller|Add37~12_combout\,
	cout => \RAM_controller|Add37~13\);

-- Location: LCCOMB_X11_Y20_N18
\RAM_controller|Add37~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~14_combout\ = (\RAM_controller|Add36~12_combout\ & ((\RAM_controller|Add37~13\) # (GND))) # (!\RAM_controller|Add36~12_combout\ & (!\RAM_controller|Add37~13\))
-- \RAM_controller|Add37~15\ = CARRY((\RAM_controller|Add36~12_combout\) # (!\RAM_controller|Add37~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~13\,
	combout => \RAM_controller|Add37~14_combout\,
	cout => \RAM_controller|Add37~15\);

-- Location: LCCOMB_X11_Y20_N20
\RAM_controller|Add37~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~16_combout\ = \RAM_controller|Add36~14_combout\ $ (\RAM_controller|Add37~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~14_combout\,
	cin => \RAM_controller|Add37~15\,
	combout => \RAM_controller|Add37~16_combout\);

-- Location: LCCOMB_X11_Y20_N22
\RAM_controller|Add38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~0_combout\ = (\RAM_controller|Add37~8_combout\ & (\VGA_controller|Vcount\(0) $ (VCC))) # (!\RAM_controller|Add37~8_combout\ & (\VGA_controller|Vcount\(0) & VCC))
-- \RAM_controller|Add38~1\ = CARRY((\RAM_controller|Add37~8_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add37~8_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add38~0_combout\,
	cout => \RAM_controller|Add38~1\);

-- Location: LCCOMB_X11_Y20_N24
\RAM_controller|Add38~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~2_combout\ = (\RAM_controller|Add36~0_combout\ & ((\RAM_controller|Add37~10_combout\ & (\RAM_controller|Add38~1\ & VCC)) # (!\RAM_controller|Add37~10_combout\ & (!\RAM_controller|Add38~1\)))) # (!\RAM_controller|Add36~0_combout\ & 
-- ((\RAM_controller|Add37~10_combout\ & (!\RAM_controller|Add38~1\)) # (!\RAM_controller|Add37~10_combout\ & ((\RAM_controller|Add38~1\) # (GND)))))
-- \RAM_controller|Add38~3\ = CARRY((\RAM_controller|Add36~0_combout\ & (!\RAM_controller|Add37~10_combout\ & !\RAM_controller|Add38~1\)) # (!\RAM_controller|Add36~0_combout\ & ((!\RAM_controller|Add38~1\) # (!\RAM_controller|Add37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~0_combout\,
	datab => \RAM_controller|Add37~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add38~1\,
	combout => \RAM_controller|Add38~2_combout\,
	cout => \RAM_controller|Add38~3\);

-- Location: LCCOMB_X11_Y20_N26
\RAM_controller|Add38~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~4_combout\ = ((\RAM_controller|Add36~2_combout\ $ (\RAM_controller|Add37~12_combout\ $ (!\RAM_controller|Add38~3\)))) # (GND)
-- \RAM_controller|Add38~5\ = CARRY((\RAM_controller|Add36~2_combout\ & ((\RAM_controller|Add37~12_combout\) # (!\RAM_controller|Add38~3\))) # (!\RAM_controller|Add36~2_combout\ & (\RAM_controller|Add37~12_combout\ & !\RAM_controller|Add38~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~2_combout\,
	datab => \RAM_controller|Add37~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add38~3\,
	combout => \RAM_controller|Add38~4_combout\,
	cout => \RAM_controller|Add38~5\);

-- Location: LCCOMB_X11_Y20_N28
\RAM_controller|Add38~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~6_combout\ = (\RAM_controller|Add37~14_combout\ & ((\RAM_controller|Add36~4_combout\ & (\RAM_controller|Add38~5\ & VCC)) # (!\RAM_controller|Add36~4_combout\ & (!\RAM_controller|Add38~5\)))) # (!\RAM_controller|Add37~14_combout\ & 
-- ((\RAM_controller|Add36~4_combout\ & (!\RAM_controller|Add38~5\)) # (!\RAM_controller|Add36~4_combout\ & ((\RAM_controller|Add38~5\) # (GND)))))
-- \RAM_controller|Add38~7\ = CARRY((\RAM_controller|Add37~14_combout\ & (!\RAM_controller|Add36~4_combout\ & !\RAM_controller|Add38~5\)) # (!\RAM_controller|Add37~14_combout\ & ((!\RAM_controller|Add38~5\) # (!\RAM_controller|Add36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add37~14_combout\,
	datab => \RAM_controller|Add36~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add38~5\,
	combout => \RAM_controller|Add38~6_combout\,
	cout => \RAM_controller|Add38~7\);

-- Location: LCCOMB_X11_Y20_N30
\RAM_controller|Add38~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~8_combout\ = \RAM_controller|Add37~16_combout\ $ (\RAM_controller|Add38~7\ $ (!\RAM_controller|Add36~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add37~16_combout\,
	datad => \RAM_controller|Add36~6_combout\,
	cin => \RAM_controller|Add38~7\,
	combout => \RAM_controller|Add38~8_combout\);

-- Location: LCCOMB_X12_Y22_N18
\RAM_controller|Add48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add48~0_combout\ = \VGA_controller|Vcount\(2) $ (VCC)
-- \RAM_controller|Add48~1\ = CARRY(\VGA_controller|Vcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	combout => \RAM_controller|Add48~0_combout\,
	cout => \RAM_controller|Add48~1\);

-- Location: LCCOMB_X12_Y22_N20
\RAM_controller|Add48~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add48~2_combout\ = (\VGA_controller|Vcount\(3) & (!\RAM_controller|Add48~1\)) # (!\VGA_controller|Vcount\(3) & ((\RAM_controller|Add48~1\) # (GND)))
-- \RAM_controller|Add48~3\ = CARRY((!\RAM_controller|Add48~1\) # (!\VGA_controller|Vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add48~1\,
	combout => \RAM_controller|Add48~2_combout\,
	cout => \RAM_controller|Add48~3\);

-- Location: LCCOMB_X12_Y22_N22
\RAM_controller|Add48~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add48~4_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add48~3\ $ (GND))) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add48~3\ & VCC))
-- \RAM_controller|Add48~5\ = CARRY((\VGA_controller|Vcount\(4) & !\RAM_controller|Add48~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add48~3\,
	combout => \RAM_controller|Add48~4_combout\,
	cout => \RAM_controller|Add48~5\);

-- Location: LCCOMB_X12_Y22_N24
\RAM_controller|Add48~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add48~6_combout\ = (\VGA_controller|Vcount\(5) & (!\RAM_controller|Add48~5\)) # (!\VGA_controller|Vcount\(5) & ((\RAM_controller|Add48~5\) # (GND)))
-- \RAM_controller|Add48~7\ = CARRY((!\RAM_controller|Add48~5\) # (!\VGA_controller|Vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add48~5\,
	combout => \RAM_controller|Add48~6_combout\,
	cout => \RAM_controller|Add48~7\);

-- Location: LCCOMB_X12_Y22_N26
\RAM_controller|Add48~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add48~8_combout\ = (\VGA_controller|Vcount\(6) & ((GND) # (!\RAM_controller|Add48~7\))) # (!\VGA_controller|Vcount\(6) & (\RAM_controller|Add48~7\ $ (GND)))
-- \RAM_controller|Add48~9\ = CARRY((\VGA_controller|Vcount\(6)) # (!\RAM_controller|Add48~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add48~7\,
	combout => \RAM_controller|Add48~8_combout\,
	cout => \RAM_controller|Add48~9\);

-- Location: LCCOMB_X12_Y22_N28
\RAM_controller|Add48~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add48~10_combout\ = (\VGA_controller|Vcount\(7) & (!\RAM_controller|Add48~9\)) # (!\VGA_controller|Vcount\(7) & ((\RAM_controller|Add48~9\) # (GND)))
-- \RAM_controller|Add48~11\ = CARRY((!\RAM_controller|Add48~9\) # (!\VGA_controller|Vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add48~9\,
	combout => \RAM_controller|Add48~10_combout\,
	cout => \RAM_controller|Add48~11\);

-- Location: LCCOMB_X12_Y22_N30
\RAM_controller|Add48~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add48~12_combout\ = \VGA_controller|Vcount\(8) $ (!\RAM_controller|Add48~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(8),
	cin => \RAM_controller|Add48~11\,
	combout => \RAM_controller|Add48~12_combout\);

-- Location: LCCOMB_X14_Y22_N12
\RAM_controller|Add49~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add49~1_cout\);

-- Location: LCCOMB_X14_Y22_N14
\RAM_controller|Add49~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~2_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Add49~1_cout\) # (GND))) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add49~1_cout\))
-- \RAM_controller|Add49~3\ = CARRY((\VGA_controller|Vcount\(1)) # (!\RAM_controller|Add49~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add49~1_cout\,
	combout => \RAM_controller|Add49~2_combout\,
	cout => \RAM_controller|Add49~3\);

-- Location: LCCOMB_X14_Y22_N16
\RAM_controller|Add49~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~4_combout\ = (\RAM_controller|Add48~0_combout\ & (!\RAM_controller|Add49~3\ & VCC)) # (!\RAM_controller|Add48~0_combout\ & (\RAM_controller|Add49~3\ $ (GND)))
-- \RAM_controller|Add49~5\ = CARRY((!\RAM_controller|Add48~0_combout\ & !\RAM_controller|Add49~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add48~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add49~3\,
	combout => \RAM_controller|Add49~4_combout\,
	cout => \RAM_controller|Add49~5\);

-- Location: LCCOMB_X14_Y22_N18
\RAM_controller|Add49~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~6_combout\ = (\RAM_controller|Add48~2_combout\ & ((\RAM_controller|Add49~5\) # (GND))) # (!\RAM_controller|Add48~2_combout\ & (!\RAM_controller|Add49~5\))
-- \RAM_controller|Add49~7\ = CARRY((\RAM_controller|Add48~2_combout\) # (!\RAM_controller|Add49~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add48~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add49~5\,
	combout => \RAM_controller|Add49~6_combout\,
	cout => \RAM_controller|Add49~7\);

-- Location: LCCOMB_X14_Y22_N20
\RAM_controller|Add49~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~8_combout\ = (\RAM_controller|Add48~4_combout\ & (!\RAM_controller|Add49~7\ & VCC)) # (!\RAM_controller|Add48~4_combout\ & (\RAM_controller|Add49~7\ $ (GND)))
-- \RAM_controller|Add49~9\ = CARRY((!\RAM_controller|Add48~4_combout\ & !\RAM_controller|Add49~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add48~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add49~7\,
	combout => \RAM_controller|Add49~8_combout\,
	cout => \RAM_controller|Add49~9\);

-- Location: LCCOMB_X14_Y22_N22
\RAM_controller|Add49~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~10_combout\ = (\RAM_controller|Add48~6_combout\ & ((\RAM_controller|Add49~9\) # (GND))) # (!\RAM_controller|Add48~6_combout\ & (!\RAM_controller|Add49~9\))
-- \RAM_controller|Add49~11\ = CARRY((\RAM_controller|Add48~6_combout\) # (!\RAM_controller|Add49~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add48~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add49~9\,
	combout => \RAM_controller|Add49~10_combout\,
	cout => \RAM_controller|Add49~11\);

-- Location: LCCOMB_X14_Y22_N24
\RAM_controller|Add49~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~12_combout\ = (\RAM_controller|Add48~8_combout\ & (!\RAM_controller|Add49~11\ & VCC)) # (!\RAM_controller|Add48~8_combout\ & (\RAM_controller|Add49~11\ $ (GND)))
-- \RAM_controller|Add49~13\ = CARRY((!\RAM_controller|Add48~8_combout\ & !\RAM_controller|Add49~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add48~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add49~11\,
	combout => \RAM_controller|Add49~12_combout\,
	cout => \RAM_controller|Add49~13\);

-- Location: LCCOMB_X14_Y22_N26
\RAM_controller|Add49~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~14_combout\ = (\RAM_controller|Add48~10_combout\ & ((\RAM_controller|Add49~13\) # (GND))) # (!\RAM_controller|Add48~10_combout\ & (!\RAM_controller|Add49~13\))
-- \RAM_controller|Add49~15\ = CARRY((\RAM_controller|Add48~10_combout\) # (!\RAM_controller|Add49~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add48~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add49~13\,
	combout => \RAM_controller|Add49~14_combout\,
	cout => \RAM_controller|Add49~15\);

-- Location: LCCOMB_X14_Y22_N28
\RAM_controller|Add49~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~16_combout\ = \RAM_controller|Add49~15\ $ (\RAM_controller|Add48~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add48~12_combout\,
	cin => \RAM_controller|Add49~15\,
	combout => \RAM_controller|Add49~16_combout\);

-- Location: LCCOMB_X14_Y22_N2
\RAM_controller|Add50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~0_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add49~8_combout\ $ (VCC))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Add49~8_combout\ & VCC))
-- \RAM_controller|Add50~1\ = CARRY((\VGA_controller|Vcount\(0) & \RAM_controller|Add49~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add49~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add50~0_combout\,
	cout => \RAM_controller|Add50~1\);

-- Location: LCCOMB_X14_Y22_N4
\RAM_controller|Add50~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~2_combout\ = (\RAM_controller|Add49~10_combout\ & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Add50~1\ & VCC)) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add50~1\)))) # (!\RAM_controller|Add49~10_combout\ & 
-- ((\VGA_controller|Vcount\(1) & (!\RAM_controller|Add50~1\)) # (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Add50~1\) # (GND)))))
-- \RAM_controller|Add50~3\ = CARRY((\RAM_controller|Add49~10_combout\ & (!\VGA_controller|Vcount\(1) & !\RAM_controller|Add50~1\)) # (!\RAM_controller|Add49~10_combout\ & ((!\RAM_controller|Add50~1\) # (!\VGA_controller|Vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add49~10_combout\,
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add50~1\,
	combout => \RAM_controller|Add50~2_combout\,
	cout => \RAM_controller|Add50~3\);

-- Location: LCCOMB_X14_Y22_N6
\RAM_controller|Add50~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~4_combout\ = ((\RAM_controller|Add48~0_combout\ $ (\RAM_controller|Add49~12_combout\ $ (!\RAM_controller|Add50~3\)))) # (GND)
-- \RAM_controller|Add50~5\ = CARRY((\RAM_controller|Add48~0_combout\ & ((\RAM_controller|Add49~12_combout\) # (!\RAM_controller|Add50~3\))) # (!\RAM_controller|Add48~0_combout\ & (\RAM_controller|Add49~12_combout\ & !\RAM_controller|Add50~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add48~0_combout\,
	datab => \RAM_controller|Add49~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add50~3\,
	combout => \RAM_controller|Add50~4_combout\,
	cout => \RAM_controller|Add50~5\);

-- Location: LCCOMB_X14_Y22_N8
\RAM_controller|Add50~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~6_combout\ = (\RAM_controller|Add48~2_combout\ & ((\RAM_controller|Add49~14_combout\ & (\RAM_controller|Add50~5\ & VCC)) # (!\RAM_controller|Add49~14_combout\ & (!\RAM_controller|Add50~5\)))) # (!\RAM_controller|Add48~2_combout\ & 
-- ((\RAM_controller|Add49~14_combout\ & (!\RAM_controller|Add50~5\)) # (!\RAM_controller|Add49~14_combout\ & ((\RAM_controller|Add50~5\) # (GND)))))
-- \RAM_controller|Add50~7\ = CARRY((\RAM_controller|Add48~2_combout\ & (!\RAM_controller|Add49~14_combout\ & !\RAM_controller|Add50~5\)) # (!\RAM_controller|Add48~2_combout\ & ((!\RAM_controller|Add50~5\) # (!\RAM_controller|Add49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add48~2_combout\,
	datab => \RAM_controller|Add49~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add50~5\,
	combout => \RAM_controller|Add50~6_combout\,
	cout => \RAM_controller|Add50~7\);

-- Location: LCCOMB_X14_Y22_N10
\RAM_controller|Add50~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~8_combout\ = \RAM_controller|Add49~16_combout\ $ (\RAM_controller|Add50~7\ $ (!\RAM_controller|Add48~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add49~16_combout\,
	datad => \RAM_controller|Add48~4_combout\,
	cin => \RAM_controller|Add50~7\,
	combout => \RAM_controller|Add50~8_combout\);

-- Location: LCCOMB_X15_Y22_N26
\RAM_controller|read_addressing~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~2_combout\ = (\RAM_controller|LessThan15~2_combout\ & (\RAM_controller|ReadEna~2_combout\ & (!\RAM_controller|LessThan16~1_combout\ & !\VGA_controller|Vcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan15~2_combout\,
	datab => \RAM_controller|ReadEna~2_combout\,
	datac => \RAM_controller|LessThan16~1_combout\,
	datad => \VGA_controller|Vcount\(9),
	combout => \RAM_controller|read_addressing~2_combout\);

-- Location: LCCOMB_X15_Y20_N4
\RAM_controller|Add50~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~10_combout\ = (\RAM_controller|read_addressing~2_combout\ & (\RAM_controller|Add38~8_combout\)) # (!\RAM_controller|read_addressing~2_combout\ & ((\RAM_controller|Add50~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add38~8_combout\,
	datac => \RAM_controller|Add50~8_combout\,
	datad => \RAM_controller|read_addressing~2_combout\,
	combout => \RAM_controller|Add50~10_combout\);

-- Location: LCCOMB_X15_Y20_N2
\RAM_controller|Add50~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~11_combout\ = (\RAM_controller|read_addressing~2_combout\ & (\RAM_controller|Add38~6_combout\)) # (!\RAM_controller|read_addressing~2_combout\ & ((\RAM_controller|Add50~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~2_combout\,
	datab => \RAM_controller|Add38~6_combout\,
	datad => \RAM_controller|Add50~6_combout\,
	combout => \RAM_controller|Add50~11_combout\);

-- Location: LCCOMB_X15_Y20_N8
\RAM_controller|Add50~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~12_combout\ = (\RAM_controller|read_addressing~2_combout\ & ((\RAM_controller|Add38~4_combout\))) # (!\RAM_controller|read_addressing~2_combout\ & (\RAM_controller|Add50~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|read_addressing~2_combout\,
	datac => \RAM_controller|Add50~4_combout\,
	datad => \RAM_controller|Add38~4_combout\,
	combout => \RAM_controller|Add50~12_combout\);

-- Location: LCCOMB_X15_Y20_N30
\RAM_controller|Add50~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~13_combout\ = (\RAM_controller|read_addressing~0_combout\ & ((\RAM_controller|LessThan16~1_combout\ & ((\RAM_controller|Add50~2_combout\))) # (!\RAM_controller|LessThan16~1_combout\ & (\RAM_controller|Add38~2_combout\)))) # 
-- (!\RAM_controller|read_addressing~0_combout\ & (((\RAM_controller|Add50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~0_combout\,
	datab => \RAM_controller|LessThan16~1_combout\,
	datac => \RAM_controller|Add38~2_combout\,
	datad => \RAM_controller|Add50~2_combout\,
	combout => \RAM_controller|Add50~13_combout\);

-- Location: LCCOMB_X15_Y20_N0
\RAM_controller|Add50~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~14_combout\ = (\RAM_controller|read_addressing~0_combout\ & ((\RAM_controller|LessThan16~1_combout\ & ((\RAM_controller|Add50~0_combout\))) # (!\RAM_controller|LessThan16~1_combout\ & (\RAM_controller|Add38~0_combout\)))) # 
-- (!\RAM_controller|read_addressing~0_combout\ & (((\RAM_controller|Add50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~0_combout\,
	datab => \RAM_controller|Add38~0_combout\,
	datac => \RAM_controller|LessThan16~1_combout\,
	datad => \RAM_controller|Add50~0_combout\,
	combout => \RAM_controller|Add50~14_combout\);

-- Location: LCCOMB_X15_Y20_N10
\RAM_controller|Add39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~0_combout\ = (\RAM_controller|read_addressing~0_combout\ & ((\RAM_controller|LessThan16~1_combout\ & ((\RAM_controller|Add49~6_combout\))) # (!\RAM_controller|LessThan16~1_combout\ & (\RAM_controller|Add37~6_combout\)))) # 
-- (!\RAM_controller|read_addressing~0_combout\ & (((\RAM_controller|Add49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add37~6_combout\,
	datab => \RAM_controller|Add49~6_combout\,
	datac => \RAM_controller|read_addressing~0_combout\,
	datad => \RAM_controller|LessThan16~1_combout\,
	combout => \RAM_controller|Add39~0_combout\);

-- Location: LCCOMB_X14_Y20_N2
\RAM_controller|Add39~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~1_combout\ = (\RAM_controller|LessThan16~1_combout\ & (((\RAM_controller|Add49~4_combout\)))) # (!\RAM_controller|LessThan16~1_combout\ & ((\RAM_controller|read_addressing~0_combout\ & (\RAM_controller|Add37~4_combout\)) # 
-- (!\RAM_controller|read_addressing~0_combout\ & ((\RAM_controller|Add49~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan16~1_combout\,
	datab => \RAM_controller|Add37~4_combout\,
	datac => \RAM_controller|Add49~4_combout\,
	datad => \RAM_controller|read_addressing~0_combout\,
	combout => \RAM_controller|Add39~1_combout\);

-- Location: LCCOMB_X14_Y21_N10
\RAM_controller|Add39~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~2_combout\ = ((\VGA_controller|Vcount\(9)) # (\RAM_controller|LessThan16~1_combout\)) # (!\RAM_controller|LessThan15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan15~2_combout\,
	datab => \VGA_controller|Vcount\(9),
	datad => \RAM_controller|LessThan16~1_combout\,
	combout => \RAM_controller|Add39~2_combout\);

-- Location: LCCOMB_X15_Y20_N6
\RAM_controller|Add39~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~3_combout\ = (\RAM_controller|Add39~2_combout\ & (((\RAM_controller|Add49~2_combout\)))) # (!\RAM_controller|Add39~2_combout\ & ((\RAM_controller|ReadEna~2_combout\ & (\RAM_controller|Add37~2_combout\)) # 
-- (!\RAM_controller|ReadEna~2_combout\ & ((\RAM_controller|Add49~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add37~2_combout\,
	datab => \RAM_controller|Add49~2_combout\,
	datac => \RAM_controller|Add39~2_combout\,
	datad => \RAM_controller|ReadEna~2_combout\,
	combout => \RAM_controller|Add39~3_combout\);

-- Location: LCCOMB_X15_Y20_N12
\RAM_controller|Add39~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~4_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add43~4_combout\ $ (GND))) # (!\VGA_controller|Vcount\(0) & (!\RAM_controller|Add43~4_combout\ & VCC))
-- \RAM_controller|Add39~5\ = CARRY((\VGA_controller|Vcount\(0) & !\RAM_controller|Add43~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add43~4_combout\,
	datad => VCC,
	combout => \RAM_controller|Add39~4_combout\,
	cout => \RAM_controller|Add39~5\);

-- Location: LCCOMB_X15_Y20_N14
\RAM_controller|Add39~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~6_combout\ = (\RAM_controller|Add39~3_combout\ & ((\RAM_controller|Add43~3_combout\ & (\RAM_controller|Add39~5\ & VCC)) # (!\RAM_controller|Add43~3_combout\ & (!\RAM_controller|Add39~5\)))) # (!\RAM_controller|Add39~3_combout\ & 
-- ((\RAM_controller|Add43~3_combout\ & (!\RAM_controller|Add39~5\)) # (!\RAM_controller|Add43~3_combout\ & ((\RAM_controller|Add39~5\) # (GND)))))
-- \RAM_controller|Add39~7\ = CARRY((\RAM_controller|Add39~3_combout\ & (!\RAM_controller|Add43~3_combout\ & !\RAM_controller|Add39~5\)) # (!\RAM_controller|Add39~3_combout\ & ((!\RAM_controller|Add39~5\) # (!\RAM_controller|Add43~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~3_combout\,
	datab => \RAM_controller|Add43~3_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~5\,
	combout => \RAM_controller|Add39~6_combout\,
	cout => \RAM_controller|Add39~7\);

-- Location: LCCOMB_X15_Y20_N16
\RAM_controller|Add39~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~8_combout\ = ((\RAM_controller|Add39~1_combout\ $ (\RAM_controller|Add43~2_combout\ $ (\RAM_controller|Add39~7\)))) # (GND)
-- \RAM_controller|Add39~9\ = CARRY((\RAM_controller|Add39~1_combout\ & ((!\RAM_controller|Add39~7\) # (!\RAM_controller|Add43~2_combout\))) # (!\RAM_controller|Add39~1_combout\ & (!\RAM_controller|Add43~2_combout\ & !\RAM_controller|Add39~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~1_combout\,
	datab => \RAM_controller|Add43~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~7\,
	combout => \RAM_controller|Add39~8_combout\,
	cout => \RAM_controller|Add39~9\);

-- Location: LCCOMB_X15_Y20_N18
\RAM_controller|Add39~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~10_combout\ = (\RAM_controller|Add39~0_combout\ & ((\RAM_controller|Add43~1_combout\ & (!\RAM_controller|Add39~9\)) # (!\RAM_controller|Add43~1_combout\ & (\RAM_controller|Add39~9\ & VCC)))) # (!\RAM_controller|Add39~0_combout\ & 
-- ((\RAM_controller|Add43~1_combout\ & ((\RAM_controller|Add39~9\) # (GND))) # (!\RAM_controller|Add43~1_combout\ & (!\RAM_controller|Add39~9\))))
-- \RAM_controller|Add39~11\ = CARRY((\RAM_controller|Add39~0_combout\ & (\RAM_controller|Add43~1_combout\ & !\RAM_controller|Add39~9\)) # (!\RAM_controller|Add39~0_combout\ & ((\RAM_controller|Add43~1_combout\) # (!\RAM_controller|Add39~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~0_combout\,
	datab => \RAM_controller|Add43~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~9\,
	combout => \RAM_controller|Add39~10_combout\,
	cout => \RAM_controller|Add39~11\);

-- Location: LCCOMB_X15_Y20_N20
\RAM_controller|Add39~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~12_combout\ = ((\RAM_controller|Add50~14_combout\ $ (\RAM_controller|Add43~0_combout\ $ (\RAM_controller|Add39~11\)))) # (GND)
-- \RAM_controller|Add39~13\ = CARRY((\RAM_controller|Add50~14_combout\ & ((!\RAM_controller|Add39~11\) # (!\RAM_controller|Add43~0_combout\))) # (!\RAM_controller|Add50~14_combout\ & (!\RAM_controller|Add43~0_combout\ & !\RAM_controller|Add39~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add50~14_combout\,
	datab => \RAM_controller|Add43~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~11\,
	combout => \RAM_controller|Add39~12_combout\,
	cout => \RAM_controller|Add39~13\);

-- Location: LCCOMB_X15_Y20_N22
\RAM_controller|Add39~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~14_combout\ = (\RAM_controller|Add50~13_combout\ & (!\RAM_controller|Add39~13\)) # (!\RAM_controller|Add50~13_combout\ & ((\RAM_controller|Add39~13\) # (GND)))
-- \RAM_controller|Add39~15\ = CARRY((!\RAM_controller|Add39~13\) # (!\RAM_controller|Add50~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add50~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~13\,
	combout => \RAM_controller|Add39~14_combout\,
	cout => \RAM_controller|Add39~15\);

-- Location: LCCOMB_X15_Y20_N24
\RAM_controller|Add39~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~16_combout\ = (\RAM_controller|Add50~12_combout\ & (\RAM_controller|Add39~15\ $ (GND))) # (!\RAM_controller|Add50~12_combout\ & (!\RAM_controller|Add39~15\ & VCC))
-- \RAM_controller|Add39~17\ = CARRY((\RAM_controller|Add50~12_combout\ & !\RAM_controller|Add39~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add50~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~15\,
	combout => \RAM_controller|Add39~16_combout\,
	cout => \RAM_controller|Add39~17\);

-- Location: LCCOMB_X15_Y20_N26
\RAM_controller|Add39~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~18_combout\ = (\RAM_controller|Add50~11_combout\ & (!\RAM_controller|Add39~17\)) # (!\RAM_controller|Add50~11_combout\ & ((\RAM_controller|Add39~17\) # (GND)))
-- \RAM_controller|Add39~19\ = CARRY((!\RAM_controller|Add39~17\) # (!\RAM_controller|Add50~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add50~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~17\,
	combout => \RAM_controller|Add39~18_combout\,
	cout => \RAM_controller|Add39~19\);

-- Location: LCCOMB_X15_Y20_N28
\RAM_controller|Add39~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~20_combout\ = \RAM_controller|Add50~10_combout\ $ (!\RAM_controller|Add39~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add50~10_combout\,
	cin => \RAM_controller|Add39~19\,
	combout => \RAM_controller|Add39~20_combout\);

-- Location: LCCOMB_X14_Y20_N8
\RAM_controller|Add39~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~22_combout\ = (\RAM_controller|Add39~20_combout\ & ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|readEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readEna_32~0_combout\,
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|Add39~20_combout\,
	combout => \RAM_controller|Add39~22_combout\);

-- Location: LCCOMB_X15_Y22_N22
\RAM_controller|read_addressing~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~3_combout\ = (\RAM_controller|LessThan15~2_combout\ & (\RAM_controller|ReadEna~2_combout\ & (\RAM_controller|LessThan23~1_combout\ & !\VGA_controller|Vcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan15~2_combout\,
	datab => \RAM_controller|ReadEna~2_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \VGA_controller|Vcount\(9),
	combout => \RAM_controller|read_addressing~3_combout\);

-- Location: LCCOMB_X15_Y22_N0
\RAM_controller|readEna_16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_16~0_combout\ = (!\RAM_controller|LessThan21~1_combout\ & (\RAM_controller|LessThan22~0_combout\ & !\VGA_controller|Vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~1_combout\,
	datac => \RAM_controller|LessThan22~0_combout\,
	datad => \VGA_controller|Vcount\(9),
	combout => \RAM_controller|readEna_16~0_combout\);

-- Location: LCCOMB_X15_Y22_N24
\RAM_controller|readDir_8[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[0]~0_combout\ = (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|read_addressing~2_combout\) # ((\RAM_controller|ReadEna~3_combout\ & !\RAM_controller|readEna_16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~2_combout\,
	datab => \RAM_controller|ReadEna~3_combout\,
	datac => \RAM_controller|read_addressing~3_combout\,
	datad => \RAM_controller|readEna_16~0_combout\,
	combout => \RAM_controller|readDir_8[0]~0_combout\);

-- Location: CLKCTRL_G11
\RAM_controller|readDir_8[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|readDir_8[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|readDir_8[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X14_Y20_N12
\RAM_controller|readDir_8[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(13) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & ((\RAM_controller|Add39~22_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|readDir_8\(13),
	datac => \RAM_controller|Add39~22_combout\,
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(13));

-- Location: LCCOMB_X14_Y20_N14
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~5_combout\ = (!\SW[1]~input_o\ & (\RAM_controller|readDir_8\(13) & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\) # 
-- (\RAM_controller|readEna_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\,
	datac => \RAM_controller|readEna_8~2_combout\,
	datad => \RAM_controller|readDir_8\(13),
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~5_combout\);

-- Location: LCCOMB_X17_Y16_N8
\RAM_controller|writeDir_8[13]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[13]~3_combout\ = (\RAM_controller|writeEna~4_combout\ & (\RAM_controller|LessThan7~1_combout\ $ (((\RAM_controller|LessThan6~0_combout\) # (\RAM_controller|v_count_write\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan6~0_combout\,
	datab => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|v_count_write\(9),
	datad => \RAM_controller|LessThan7~1_combout\,
	combout => \RAM_controller|writeDir_8[13]~3_combout\);

-- Location: LCCOMB_X16_Y19_N8
\RAM_controller|writeDir_8[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[0]~4_combout\ = (\RAM_controller|h_count_write\(0) & !\RAM_controller|writeDir_8[13]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write\(0),
	datab => \RAM_controller|writeDir_8[13]~3_combout\,
	combout => \RAM_controller|writeDir_8[0]~4_combout\);

-- Location: LCCOMB_X16_Y19_N10
\RAM_controller|writeDir_8[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(0) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & (\RAM_controller|writeDir_8[0]~4_combout\)) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- ((\RAM_controller|writeDir_8\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8[0]~4_combout\,
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	datad => \RAM_controller|writeDir_8\(0),
	combout => \RAM_controller|writeDir_8\(0));

-- Location: LCCOMB_X16_Y19_N18
\RAM_controller|writeDir_8[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[1]~5_combout\ = (!\RAM_controller|writeDir_8[13]~3_combout\ & \RAM_controller|h_count_write\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_8[13]~3_combout\,
	datac => \RAM_controller|h_count_write\(1),
	combout => \RAM_controller|writeDir_8[1]~5_combout\);

-- Location: LCCOMB_X16_Y19_N20
\RAM_controller|writeDir_8[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(1) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & (\RAM_controller|writeDir_8[1]~5_combout\)) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- ((\RAM_controller|writeDir_8\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8[1]~5_combout\,
	datab => \RAM_controller|writeDir_8\(1),
	datac => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|writeDir_8\(1));

-- Location: LCCOMB_X17_Y16_N22
\RAM_controller|writeDir_8[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[2]~6_combout\ = (\RAM_controller|h_count_write\(2) & !\RAM_controller|writeDir_8[13]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write\(2),
	datac => \RAM_controller|writeDir_8[13]~3_combout\,
	combout => \RAM_controller|writeDir_8[2]~6_combout\);

-- Location: LCCOMB_X17_Y16_N16
\RAM_controller|writeDir_8[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(2) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|writeDir_8[2]~6_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|writeDir_8\(2),
	datac => \RAM_controller|writeDir_8[2]~6_combout\,
	datad => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(2));

-- Location: LCCOMB_X16_Y19_N0
\RAM_controller|writeDir_8[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[3]~7_combout\ = (!\RAM_controller|writeDir_8[13]~3_combout\ & \RAM_controller|h_count_write\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_8[13]~3_combout\,
	datad => \RAM_controller|h_count_write\(3),
	combout => \RAM_controller|writeDir_8[3]~7_combout\);

-- Location: LCCOMB_X16_Y19_N26
\RAM_controller|writeDir_8[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(3) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|writeDir_8[3]~7_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8\(3),
	datab => \RAM_controller|writeDir_8[3]~7_combout\,
	datac => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|writeDir_8\(3));

-- Location: LCCOMB_X17_Y17_N30
\RAM_controller|writeDir_8[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[4]~8_combout\ = (\RAM_controller|writeDir_8[13]~3_combout\) # (\RAM_controller|h_count_write\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8[13]~3_combout\,
	datac => \RAM_controller|h_count_write\(4),
	combout => \RAM_controller|writeDir_8[4]~8_combout\);

-- Location: LCCOMB_X16_Y16_N10
\RAM_controller|writeDir_8[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(4) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & (!\RAM_controller|writeDir_8[4]~8_combout\)) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- ((\RAM_controller|writeDir_8\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|writeDir_8[4]~8_combout\,
	datac => \RAM_controller|writeDir_8\(4),
	datad => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(4));

-- Location: LCCOMB_X17_Y16_N24
\RAM_controller|Add13~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~37_combout\ = (\RAM_controller|Add13~19_combout\ & (((\RAM_controller|LessThan7~1_combout\) # (!\RAM_controller|LessThan6~0_combout\)) # (!\RAM_controller|writeEna~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~4_combout\,
	datab => \RAM_controller|Add13~19_combout\,
	datac => \RAM_controller|LessThan7~1_combout\,
	datad => \RAM_controller|LessThan6~0_combout\,
	combout => \RAM_controller|Add13~37_combout\);

-- Location: LCCOMB_X17_Y16_N2
\RAM_controller|writeDir_8[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(5) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~37_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|writeDir_8\(5),
	datac => \RAM_controller|Add13~37_combout\,
	datad => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(5));

-- Location: LCCOMB_X16_Y16_N2
\RAM_controller|Add13~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~39_combout\ = (\RAM_controller|Add13~21_combout\ & (((\RAM_controller|LessThan7~1_combout\) # (!\RAM_controller|LessThan6~0_combout\)) # (!\RAM_controller|writeEna~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~21_combout\,
	datab => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|LessThan7~1_combout\,
	datad => \RAM_controller|LessThan6~0_combout\,
	combout => \RAM_controller|Add13~39_combout\);

-- Location: LCCOMB_X16_Y16_N16
\RAM_controller|writeDir_8[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(6) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~39_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|writeDir_8\(6),
	datac => \RAM_controller|Add13~39_combout\,
	datad => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(6));

-- Location: LCCOMB_X16_Y16_N22
\RAM_controller|Add13~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~40_combout\ = (\RAM_controller|Add13~23_combout\ & (((\RAM_controller|LessThan7~1_combout\) # (!\RAM_controller|writeEna~4_combout\)) # (!\RAM_controller|LessThan6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~23_combout\,
	datab => \RAM_controller|LessThan6~0_combout\,
	datac => \RAM_controller|writeEna~4_combout\,
	datad => \RAM_controller|LessThan7~1_combout\,
	combout => \RAM_controller|Add13~40_combout\);

-- Location: LCCOMB_X16_Y16_N0
\RAM_controller|writeDir_8[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(7) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~40_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|writeDir_8\(7),
	datac => \RAM_controller|Add13~40_combout\,
	datad => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(7));

-- Location: LCCOMB_X17_Y16_N26
\RAM_controller|Add13~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~41_combout\ = (\RAM_controller|Add13~25_combout\ & (((\RAM_controller|LessThan7~1_combout\) # (!\RAM_controller|writeEna~4_combout\)) # (!\RAM_controller|LessThan6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan6~0_combout\,
	datab => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|Add13~25_combout\,
	datad => \RAM_controller|LessThan7~1_combout\,
	combout => \RAM_controller|Add13~41_combout\);

-- Location: LCCOMB_X17_Y16_N20
\RAM_controller|writeDir_8[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(8) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~41_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|writeDir_8\(8),
	datac => \RAM_controller|Add13~41_combout\,
	datad => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(8));

-- Location: LCCOMB_X16_Y16_N14
\RAM_controller|Add13~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~42_combout\ = (\RAM_controller|Add13~27_combout\ & ((\RAM_controller|LessThan7~1_combout\) # ((!\RAM_controller|LessThan6~0_combout\) # (!\RAM_controller|writeEna~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~1_combout\,
	datab => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|LessThan6~0_combout\,
	datad => \RAM_controller|Add13~27_combout\,
	combout => \RAM_controller|Add13~42_combout\);

-- Location: LCCOMB_X16_Y16_N20
\RAM_controller|writeDir_8[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(9) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~42_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|writeDir_8\(9),
	datac => \RAM_controller|Add13~42_combout\,
	datad => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(9));

-- Location: LCCOMB_X15_Y16_N30
\RAM_controller|Add13~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~43_combout\ = (\RAM_controller|Add13~29_combout\ & ((\RAM_controller|LessThan7~1_combout\) # ((!\RAM_controller|writeEna~4_combout\) # (!\RAM_controller|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~29_combout\,
	datab => \RAM_controller|LessThan7~1_combout\,
	datac => \RAM_controller|LessThan6~0_combout\,
	datad => \RAM_controller|writeEna~4_combout\,
	combout => \RAM_controller|Add13~43_combout\);

-- Location: LCCOMB_X15_Y16_N6
\RAM_controller|writeDir_8[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(10) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~43_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8\(10),
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	datad => \RAM_controller|Add13~43_combout\,
	combout => \RAM_controller|writeDir_8\(10));

-- Location: LCCOMB_X14_Y16_N12
\RAM_controller|Add13~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~44_combout\ = (\RAM_controller|Add13~31_combout\ & (((\RAM_controller|LessThan7~1_combout\) # (!\RAM_controller|LessThan6~0_combout\)) # (!\RAM_controller|writeEna~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~4_combout\,
	datab => \RAM_controller|LessThan6~0_combout\,
	datac => \RAM_controller|LessThan7~1_combout\,
	datad => \RAM_controller|Add13~31_combout\,
	combout => \RAM_controller|Add13~44_combout\);

-- Location: LCCOMB_X14_Y16_N30
\RAM_controller|writeDir_8[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(11) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~44_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8\(11),
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	datad => \RAM_controller|Add13~44_combout\,
	combout => \RAM_controller|writeDir_8\(11));

-- Location: LCCOMB_X15_Y16_N4
\RAM_controller|Add13~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~45_combout\ = (\RAM_controller|Add13~33_combout\ & (((\RAM_controller|LessThan7~1_combout\) # (!\RAM_controller|writeEna~4_combout\)) # (!\RAM_controller|LessThan6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan6~0_combout\,
	datab => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|Add13~33_combout\,
	datad => \RAM_controller|LessThan7~1_combout\,
	combout => \RAM_controller|Add13~45_combout\);

-- Location: LCCOMB_X15_Y16_N0
\RAM_controller|writeDir_8[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(12) = (!\RAM_controller|Write_addressing~3_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & ((\RAM_controller|Add13~45_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[0]~9clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|writeDir_8\(12),
	datac => \RAM_controller|Add13~45_combout\,
	datad => \RAM_controller|writeDir_8[0]~9clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(12));

-- Location: LCCOMB_X15_Y23_N0
\RAM_controller|readDir_8[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[0]~1_combout\ = (\VGA_controller|Hcount\(0) & ((\RAM_controller|read_addressing~2_combout\) # ((\RAM_controller|LessThan22~0_combout\) # (!\RAM_controller|read_addressing~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~2_combout\,
	datab => \RAM_controller|LessThan22~0_combout\,
	datac => \VGA_controller|Hcount\(0),
	datad => \RAM_controller|read_addressing~0_combout\,
	combout => \RAM_controller|readDir_8[0]~1_combout\);

-- Location: LCCOMB_X15_Y21_N20
\RAM_controller|readDir_8[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(0) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_8[0]~1_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|readDir_8\(0),
	datac => \RAM_controller|readDir_8[0]~1_combout\,
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(0));

-- Location: LCCOMB_X15_Y23_N22
\RAM_controller|readDir_8[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[1]~2_combout\ = (\VGA_controller|Hcount\(1) & ((\RAM_controller|read_addressing~2_combout\) # ((\RAM_controller|LessThan22~0_combout\) # (!\RAM_controller|read_addressing~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~2_combout\,
	datab => \RAM_controller|LessThan22~0_combout\,
	datac => \VGA_controller|Hcount\(1),
	datad => \RAM_controller|read_addressing~0_combout\,
	combout => \RAM_controller|readDir_8[1]~2_combout\);

-- Location: LCCOMB_X15_Y21_N14
\RAM_controller|readDir_8[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(1) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & ((\RAM_controller|readDir_8[1]~2_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|readDir_8\(1),
	datac => \RAM_controller|readDir_8[1]~2_combout\,
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(1));

-- Location: LCCOMB_X15_Y23_N20
\RAM_controller|readDir_8[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[2]~3_combout\ = (\VGA_controller|Hcount\(2) & ((\RAM_controller|read_addressing~2_combout\) # ((\RAM_controller|LessThan22~0_combout\) # (!\RAM_controller|read_addressing~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~2_combout\,
	datab => \VGA_controller|Hcount\(2),
	datac => \RAM_controller|LessThan22~0_combout\,
	datad => \RAM_controller|read_addressing~0_combout\,
	combout => \RAM_controller|readDir_8[2]~3_combout\);

-- Location: LCCOMB_X15_Y21_N22
\RAM_controller|readDir_8[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(2) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_8[2]~3_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|readDir_8[2]~3_combout\,
	datac => \RAM_controller|readDir_8\(2),
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(2));

-- Location: LCCOMB_X15_Y23_N30
\RAM_controller|readDir_8[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[3]~4_combout\ = (\VGA_controller|Hcount\(3) & ((\RAM_controller|read_addressing~2_combout\) # ((\RAM_controller|LessThan22~0_combout\) # (!\RAM_controller|read_addressing~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~2_combout\,
	datab => \VGA_controller|Hcount\(3),
	datac => \RAM_controller|LessThan22~0_combout\,
	datad => \RAM_controller|read_addressing~0_combout\,
	combout => \RAM_controller|readDir_8[3]~4_combout\);

-- Location: LCCOMB_X15_Y21_N30
\RAM_controller|readDir_8[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(3) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & (\RAM_controller|readDir_8[3]~4_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|readDir_8[3]~4_combout\,
	datac => \RAM_controller|readDir_8\(3),
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(3));

-- Location: LCCOMB_X15_Y22_N28
\RAM_controller|readDir_8[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[4]~5_combout\ = (\VGA_controller|Hcount\(4)) # ((!\RAM_controller|LessThan22~0_combout\ & (\RAM_controller|read_addressing~0_combout\ & !\RAM_controller|read_addressing~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan22~0_combout\,
	datab => \VGA_controller|Hcount\(4),
	datac => \RAM_controller|read_addressing~0_combout\,
	datad => \RAM_controller|read_addressing~2_combout\,
	combout => \RAM_controller|readDir_8[4]~5_combout\);

-- Location: LCCOMB_X15_Y21_N26
\RAM_controller|readDir_8[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(4) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & (!\RAM_controller|readDir_8[4]~5_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|readDir_8[4]~5_combout\,
	datac => \RAM_controller|readDir_8\(4),
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(4));

-- Location: LCCOMB_X14_Y20_N18
\RAM_controller|Add39~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~23_combout\ = (\RAM_controller|Add39~4_combout\ & (((!\RAM_controller|LessThan15~2_combout\) # (!\RAM_controller|readEna_32~0_combout\)) # (!\RAM_controller|ReadEna~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~4_combout\,
	datab => \RAM_controller|ReadEna~2_combout\,
	datac => \RAM_controller|readEna_32~0_combout\,
	datad => \RAM_controller|LessThan15~2_combout\,
	combout => \RAM_controller|Add39~23_combout\);

-- Location: LCCOMB_X14_Y21_N8
\RAM_controller|readDir_8[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(5) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & (\RAM_controller|Add39~23_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~23_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|readDir_8\(5),
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(5));

-- Location: LCCOMB_X16_Y20_N12
\RAM_controller|Add39~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~24_combout\ = (\RAM_controller|Add39~6_combout\ & ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|readEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add39~6_combout\,
	datac => \RAM_controller|readEna_32~0_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|Add39~24_combout\);

-- Location: LCCOMB_X16_Y20_N14
\RAM_controller|readDir_8[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(6) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & (\RAM_controller|Add39~24_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~24_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|readDir_8\(6),
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(6));

-- Location: LCCOMB_X16_Y20_N2
\RAM_controller|Add39~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~25_combout\ = (\RAM_controller|Add39~8_combout\ & ((!\RAM_controller|readEna_32~0_combout\) # (!\RAM_controller|ReadEna~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add39~8_combout\,
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|readEna_32~0_combout\,
	combout => \RAM_controller|Add39~25_combout\);

-- Location: LCCOMB_X16_Y20_N16
\RAM_controller|readDir_8[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(7) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & ((\RAM_controller|Add39~25_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|readDir_8\(7),
	datac => \RAM_controller|Add39~25_combout\,
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(7));

-- Location: LCCOMB_X16_Y20_N24
\RAM_controller|Add39~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~26_combout\ = (\RAM_controller|Add39~10_combout\ & ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|readEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add39~10_combout\,
	datac => \RAM_controller|readEna_32~0_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|Add39~26_combout\);

-- Location: LCCOMB_X16_Y20_N22
\RAM_controller|readDir_8[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(8) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & ((\RAM_controller|Add39~26_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(8),
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add39~26_combout\,
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(8));

-- Location: LCCOMB_X16_Y20_N10
\RAM_controller|Add39~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~27_combout\ = (\RAM_controller|Add39~12_combout\ & ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|readEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add39~12_combout\,
	datac => \RAM_controller|readEna_32~0_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|Add39~27_combout\);

-- Location: LCCOMB_X16_Y20_N4
\RAM_controller|readDir_8[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(9) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & (\RAM_controller|Add39~27_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~27_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|readDir_8\(9),
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(9));

-- Location: LCCOMB_X16_Y20_N28
\RAM_controller|Add39~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~28_combout\ = (\RAM_controller|Add39~14_combout\ & ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|readEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add39~14_combout\,
	datac => \RAM_controller|readEna_32~0_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|Add39~28_combout\);

-- Location: LCCOMB_X16_Y20_N18
\RAM_controller|readDir_8[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(10) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & ((\RAM_controller|Add39~28_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|readDir_8\(10),
	datac => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	datad => \RAM_controller|Add39~28_combout\,
	combout => \RAM_controller|readDir_8\(10));

-- Location: LCCOMB_X16_Y20_N30
\RAM_controller|Add39~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~29_combout\ = (\RAM_controller|Add39~16_combout\ & ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|readEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readEna_32~0_combout\,
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|Add39~16_combout\,
	combout => \RAM_controller|Add39~29_combout\);

-- Location: LCCOMB_X16_Y20_N20
\RAM_controller|readDir_8[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(11) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & ((\RAM_controller|Add39~29_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(11),
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add39~29_combout\,
	datad => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(11));

-- Location: LCCOMB_X16_Y20_N0
\RAM_controller|Add39~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~30_combout\ = (\RAM_controller|Add39~18_combout\ & ((!\RAM_controller|readEna_32~0_combout\) # (!\RAM_controller|ReadEna~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|ReadEna~3_combout\,
	datac => \RAM_controller|Add39~18_combout\,
	datad => \RAM_controller|readEna_32~0_combout\,
	combout => \RAM_controller|Add39~30_combout\);

-- Location: LCCOMB_X16_Y20_N26
\RAM_controller|readDir_8[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(12) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & ((\RAM_controller|Add39~30_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[0]~0clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(12),
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|readDir_8[0]~0clkctrl_outclk\,
	datad => \RAM_controller|Add39~30_combout\,
	combout => \RAM_controller|readDir_8\(12));

-- Location: M9K_X13_Y21_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	portbre => \RAM_controller|readEna_8~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~5_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N20
\RAM_controller|D_out[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~9_combout\ = (!\RAM_controller|D_out~5_combout\ & ((\RAM_controller|readEna_32~0_combout\) # ((\RAM_controller|D_out~4_combout\) # (!\RAM_controller|D_out~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_32~0_combout\,
	datab => \RAM_controller|D_out~5_combout\,
	datac => \RAM_controller|D_out~4_combout\,
	datad => \RAM_controller|D_out~8_combout\,
	combout => \RAM_controller|D_out[3]~9_combout\);

-- Location: LCCOMB_X14_Y20_N30
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0_combout\ = (\RAM_controller|readDir_8\(13) & !\SW[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|readDir_8\(13),
	datad => \SW[1]~input_o\,
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0_combout\);

-- Location: FF_X14_Y20_N31
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0_combout\,
	ena => \RAM_controller|readEna_8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X20_Y18_N30
\RAM_controller|D_out[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~10_combout\ = (\RAM_controller|D_out[3]~9_combout\ & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\RAM_controller|readEna_32~0_combout\ & !\RAM_controller|D_out~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_32~0_combout\,
	datab => \RAM_controller|D_out[3]~9_combout\,
	datac => \RAM_controller|D_out~4_combout\,
	datad => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \RAM_controller|D_out[3]~10_combout\);

-- Location: LCCOMB_X22_Y18_N30
\RAM_controller|D_out[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~11_combout\ = (\RAM_controller|D_out~2_combout\) # ((\RAM_controller|D_out~3_combout\ & (\RAM_controller|D_out[3]~10_combout\)) # (!\RAM_controller|D_out~3_combout\ & 
-- ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|D_out[3]~10_combout\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|D_out~2_combout\,
	datad => \RAM_controller|D_out~3_combout\,
	combout => \RAM_controller|D_out[3]~11_combout\);

-- Location: LCCOMB_X14_Y16_N28
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0) = (\RAM_controller|writeEna_8~2_combout\ & !\RAM_controller|writeDir_8\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeEna_8~2_combout\,
	datad => \RAM_controller|writeDir_8\(13),
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0));

-- Location: LCCOMB_X14_Y20_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~4_combout\ = (\SW[1]~input_o\ & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\) # ((\RAM_controller|readEna_8~2_combout\)))) # 
-- (!\SW[1]~input_o\ & (!\RAM_controller|readDir_8\(13) & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\,
	datac => \RAM_controller|readEna_8~2_combout\,
	datad => \RAM_controller|readDir_8\(13),
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~4_combout\);

-- Location: M9K_X13_Y19_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	portbre => \RAM_controller|readEna_8~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~4_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X11_Y19_N18
\RAM_controller|Add44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add44~0_combout\ = \VGA_controller|Vcount\(3) $ (VCC)
-- \RAM_controller|Add44~1\ = CARRY(\VGA_controller|Vcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datad => VCC,
	combout => \RAM_controller|Add44~0_combout\,
	cout => \RAM_controller|Add44~1\);

-- Location: LCCOMB_X11_Y19_N20
\RAM_controller|Add44~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add44~2_combout\ = (\VGA_controller|Vcount\(4) & (!\RAM_controller|Add44~1\)) # (!\VGA_controller|Vcount\(4) & ((\RAM_controller|Add44~1\) # (GND)))
-- \RAM_controller|Add44~3\ = CARRY((!\RAM_controller|Add44~1\) # (!\VGA_controller|Vcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add44~1\,
	combout => \RAM_controller|Add44~2_combout\,
	cout => \RAM_controller|Add44~3\);

-- Location: LCCOMB_X11_Y19_N22
\RAM_controller|Add44~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add44~4_combout\ = (\VGA_controller|Vcount\(5) & (\RAM_controller|Add44~3\ $ (GND))) # (!\VGA_controller|Vcount\(5) & (!\RAM_controller|Add44~3\ & VCC))
-- \RAM_controller|Add44~5\ = CARRY((\VGA_controller|Vcount\(5) & !\RAM_controller|Add44~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add44~3\,
	combout => \RAM_controller|Add44~4_combout\,
	cout => \RAM_controller|Add44~5\);

-- Location: LCCOMB_X11_Y19_N24
\RAM_controller|Add44~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add44~6_combout\ = (\VGA_controller|Vcount\(6) & (!\RAM_controller|Add44~5\)) # (!\VGA_controller|Vcount\(6) & ((\RAM_controller|Add44~5\) # (GND)))
-- \RAM_controller|Add44~7\ = CARRY((!\RAM_controller|Add44~5\) # (!\VGA_controller|Vcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add44~5\,
	combout => \RAM_controller|Add44~6_combout\,
	cout => \RAM_controller|Add44~7\);

-- Location: LCCOMB_X11_Y19_N26
\RAM_controller|Add44~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add44~8_combout\ = (\VGA_controller|Vcount\(7) & ((GND) # (!\RAM_controller|Add44~7\))) # (!\VGA_controller|Vcount\(7) & (\RAM_controller|Add44~7\ $ (GND)))
-- \RAM_controller|Add44~9\ = CARRY((\VGA_controller|Vcount\(7)) # (!\RAM_controller|Add44~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add44~7\,
	combout => \RAM_controller|Add44~8_combout\,
	cout => \RAM_controller|Add44~9\);

-- Location: LCCOMB_X11_Y19_N28
\RAM_controller|Add44~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add44~10_combout\ = (\VGA_controller|Vcount\(8) & (!\RAM_controller|Add44~9\)) # (!\VGA_controller|Vcount\(8) & ((\RAM_controller|Add44~9\) # (GND)))
-- \RAM_controller|Add44~11\ = CARRY((!\RAM_controller|Add44~9\) # (!\VGA_controller|Vcount\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add44~9\,
	combout => \RAM_controller|Add44~10_combout\,
	cout => \RAM_controller|Add44~11\);

-- Location: LCCOMB_X10_Y19_N12
\RAM_controller|Add45~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add45~1_cout\);

-- Location: LCCOMB_X10_Y19_N14
\RAM_controller|Add45~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~2_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Add45~1_cout\) # (GND))) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add45~1_cout\))
-- \RAM_controller|Add45~3\ = CARRY((\VGA_controller|Vcount\(1)) # (!\RAM_controller|Add45~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add45~1_cout\,
	combout => \RAM_controller|Add45~2_combout\,
	cout => \RAM_controller|Add45~3\);

-- Location: LCCOMB_X10_Y19_N16
\RAM_controller|Add45~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~4_combout\ = (\VGA_controller|Vcount\(2) & (!\RAM_controller|Add45~3\ & VCC)) # (!\VGA_controller|Vcount\(2) & (\RAM_controller|Add45~3\ $ (GND)))
-- \RAM_controller|Add45~5\ = CARRY((!\VGA_controller|Vcount\(2) & !\RAM_controller|Add45~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add45~3\,
	combout => \RAM_controller|Add45~4_combout\,
	cout => \RAM_controller|Add45~5\);

-- Location: LCCOMB_X10_Y19_N18
\RAM_controller|Add45~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~6_combout\ = (\RAM_controller|Add44~0_combout\ & ((\RAM_controller|Add45~5\) # (GND))) # (!\RAM_controller|Add44~0_combout\ & (!\RAM_controller|Add45~5\))
-- \RAM_controller|Add45~7\ = CARRY((\RAM_controller|Add44~0_combout\) # (!\RAM_controller|Add45~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add44~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add45~5\,
	combout => \RAM_controller|Add45~6_combout\,
	cout => \RAM_controller|Add45~7\);

-- Location: LCCOMB_X10_Y19_N20
\RAM_controller|Add45~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~8_combout\ = (\RAM_controller|Add44~2_combout\ & (!\RAM_controller|Add45~7\ & VCC)) # (!\RAM_controller|Add44~2_combout\ & (\RAM_controller|Add45~7\ $ (GND)))
-- \RAM_controller|Add45~9\ = CARRY((!\RAM_controller|Add44~2_combout\ & !\RAM_controller|Add45~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add44~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add45~7\,
	combout => \RAM_controller|Add45~8_combout\,
	cout => \RAM_controller|Add45~9\);

-- Location: LCCOMB_X10_Y19_N22
\RAM_controller|Add45~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~10_combout\ = (\RAM_controller|Add44~4_combout\ & ((\RAM_controller|Add45~9\) # (GND))) # (!\RAM_controller|Add44~4_combout\ & (!\RAM_controller|Add45~9\))
-- \RAM_controller|Add45~11\ = CARRY((\RAM_controller|Add44~4_combout\) # (!\RAM_controller|Add45~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add44~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add45~9\,
	combout => \RAM_controller|Add45~10_combout\,
	cout => \RAM_controller|Add45~11\);

-- Location: LCCOMB_X10_Y19_N24
\RAM_controller|Add45~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~12_combout\ = (\RAM_controller|Add44~6_combout\ & (!\RAM_controller|Add45~11\ & VCC)) # (!\RAM_controller|Add44~6_combout\ & (\RAM_controller|Add45~11\ $ (GND)))
-- \RAM_controller|Add45~13\ = CARRY((!\RAM_controller|Add44~6_combout\ & !\RAM_controller|Add45~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add44~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add45~11\,
	combout => \RAM_controller|Add45~12_combout\,
	cout => \RAM_controller|Add45~13\);

-- Location: LCCOMB_X10_Y19_N26
\RAM_controller|Add45~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~14_combout\ = (\RAM_controller|Add44~8_combout\ & ((\RAM_controller|Add45~13\) # (GND))) # (!\RAM_controller|Add44~8_combout\ & (!\RAM_controller|Add45~13\))
-- \RAM_controller|Add45~15\ = CARRY((\RAM_controller|Add44~8_combout\) # (!\RAM_controller|Add45~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add44~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add45~13\,
	combout => \RAM_controller|Add45~14_combout\,
	cout => \RAM_controller|Add45~15\);

-- Location: LCCOMB_X10_Y19_N28
\RAM_controller|Add45~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~16_combout\ = (\RAM_controller|Add44~10_combout\ & (!\RAM_controller|Add45~15\ & VCC)) # (!\RAM_controller|Add44~10_combout\ & (\RAM_controller|Add45~15\ $ (GND)))
-- \RAM_controller|Add45~17\ = CARRY((!\RAM_controller|Add44~10_combout\ & !\RAM_controller|Add45~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add44~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add45~15\,
	combout => \RAM_controller|Add45~16_combout\,
	cout => \RAM_controller|Add45~17\);

-- Location: LCCOMB_X10_Y19_N0
\RAM_controller|Add46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~0_combout\ = (\RAM_controller|Add45~8_combout\ & (\VGA_controller|Vcount\(0) $ (VCC))) # (!\RAM_controller|Add45~8_combout\ & (\VGA_controller|Vcount\(0) & VCC))
-- \RAM_controller|Add46~1\ = CARRY((\RAM_controller|Add45~8_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~8_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add46~0_combout\,
	cout => \RAM_controller|Add46~1\);

-- Location: LCCOMB_X10_Y19_N2
\RAM_controller|Add46~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~2_combout\ = (\RAM_controller|Add45~10_combout\ & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Add46~1\ & VCC)) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add46~1\)))) # (!\RAM_controller|Add45~10_combout\ & 
-- ((\VGA_controller|Vcount\(1) & (!\RAM_controller|Add46~1\)) # (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Add46~1\) # (GND)))))
-- \RAM_controller|Add46~3\ = CARRY((\RAM_controller|Add45~10_combout\ & (!\VGA_controller|Vcount\(1) & !\RAM_controller|Add46~1\)) # (!\RAM_controller|Add45~10_combout\ & ((!\RAM_controller|Add46~1\) # (!\VGA_controller|Vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~10_combout\,
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add46~1\,
	combout => \RAM_controller|Add46~2_combout\,
	cout => \RAM_controller|Add46~3\);

-- Location: LCCOMB_X10_Y19_N4
\RAM_controller|Add46~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~4_combout\ = ((\VGA_controller|Vcount\(2) $ (\RAM_controller|Add45~12_combout\ $ (!\RAM_controller|Add46~3\)))) # (GND)
-- \RAM_controller|Add46~5\ = CARRY((\VGA_controller|Vcount\(2) & ((\RAM_controller|Add45~12_combout\) # (!\RAM_controller|Add46~3\))) # (!\VGA_controller|Vcount\(2) & (\RAM_controller|Add45~12_combout\ & !\RAM_controller|Add46~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Add45~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~3\,
	combout => \RAM_controller|Add46~4_combout\,
	cout => \RAM_controller|Add46~5\);

-- Location: LCCOMB_X10_Y19_N6
\RAM_controller|Add46~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~6_combout\ = (\RAM_controller|Add44~0_combout\ & ((\RAM_controller|Add45~14_combout\ & (\RAM_controller|Add46~5\ & VCC)) # (!\RAM_controller|Add45~14_combout\ & (!\RAM_controller|Add46~5\)))) # (!\RAM_controller|Add44~0_combout\ & 
-- ((\RAM_controller|Add45~14_combout\ & (!\RAM_controller|Add46~5\)) # (!\RAM_controller|Add45~14_combout\ & ((\RAM_controller|Add46~5\) # (GND)))))
-- \RAM_controller|Add46~7\ = CARRY((\RAM_controller|Add44~0_combout\ & (!\RAM_controller|Add45~14_combout\ & !\RAM_controller|Add46~5\)) # (!\RAM_controller|Add44~0_combout\ & ((!\RAM_controller|Add46~5\) # (!\RAM_controller|Add45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add44~0_combout\,
	datab => \RAM_controller|Add45~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~5\,
	combout => \RAM_controller|Add46~6_combout\,
	cout => \RAM_controller|Add46~7\);

-- Location: LCCOMB_X10_Y19_N8
\RAM_controller|Add46~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~8_combout\ = ((\RAM_controller|Add45~16_combout\ $ (\RAM_controller|Add44~2_combout\ $ (!\RAM_controller|Add46~7\)))) # (GND)
-- \RAM_controller|Add46~9\ = CARRY((\RAM_controller|Add45~16_combout\ & ((\RAM_controller|Add44~2_combout\) # (!\RAM_controller|Add46~7\))) # (!\RAM_controller|Add45~16_combout\ & (\RAM_controller|Add44~2_combout\ & !\RAM_controller|Add46~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~16_combout\,
	datab => \RAM_controller|Add44~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~7\,
	combout => \RAM_controller|Add46~8_combout\,
	cout => \RAM_controller|Add46~9\);

-- Location: LCCOMB_X11_Y19_N0
\RAM_controller|Add32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~0_combout\ = \VGA_controller|Vcount\(1) $ (VCC)
-- \RAM_controller|Add32~1\ = CARRY(\VGA_controller|Vcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	combout => \RAM_controller|Add32~0_combout\,
	cout => \RAM_controller|Add32~1\);

-- Location: LCCOMB_X11_Y19_N2
\RAM_controller|Add32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~2_combout\ = (\VGA_controller|Vcount\(2) & (\RAM_controller|Add32~1\ & VCC)) # (!\VGA_controller|Vcount\(2) & (!\RAM_controller|Add32~1\))
-- \RAM_controller|Add32~3\ = CARRY((!\VGA_controller|Vcount\(2) & !\RAM_controller|Add32~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add32~1\,
	combout => \RAM_controller|Add32~2_combout\,
	cout => \RAM_controller|Add32~3\);

-- Location: LCCOMB_X11_Y19_N4
\RAM_controller|Add32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~4_combout\ = (\VGA_controller|Vcount\(3) & (\RAM_controller|Add32~3\ $ (GND))) # (!\VGA_controller|Vcount\(3) & (!\RAM_controller|Add32~3\ & VCC))
-- \RAM_controller|Add32~5\ = CARRY((\VGA_controller|Vcount\(3) & !\RAM_controller|Add32~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add32~3\,
	combout => \RAM_controller|Add32~4_combout\,
	cout => \RAM_controller|Add32~5\);

-- Location: LCCOMB_X11_Y19_N6
\RAM_controller|Add32~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~6_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add32~5\ & VCC)) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add32~5\))
-- \RAM_controller|Add32~7\ = CARRY((!\VGA_controller|Vcount\(4) & !\RAM_controller|Add32~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add32~5\,
	combout => \RAM_controller|Add32~6_combout\,
	cout => \RAM_controller|Add32~7\);

-- Location: LCCOMB_X11_Y19_N8
\RAM_controller|Add32~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~8_combout\ = (\VGA_controller|Vcount\(5) & ((GND) # (!\RAM_controller|Add32~7\))) # (!\VGA_controller|Vcount\(5) & (\RAM_controller|Add32~7\ $ (GND)))
-- \RAM_controller|Add32~9\ = CARRY((\VGA_controller|Vcount\(5)) # (!\RAM_controller|Add32~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add32~7\,
	combout => \RAM_controller|Add32~8_combout\,
	cout => \RAM_controller|Add32~9\);

-- Location: LCCOMB_X11_Y19_N10
\RAM_controller|Add32~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~10_combout\ = (\VGA_controller|Vcount\(6) & (\RAM_controller|Add32~9\ & VCC)) # (!\VGA_controller|Vcount\(6) & (!\RAM_controller|Add32~9\))
-- \RAM_controller|Add32~11\ = CARRY((!\VGA_controller|Vcount\(6) & !\RAM_controller|Add32~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add32~9\,
	combout => \RAM_controller|Add32~10_combout\,
	cout => \RAM_controller|Add32~11\);

-- Location: LCCOMB_X11_Y19_N12
\RAM_controller|Add32~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~12_combout\ = (\VGA_controller|Vcount\(7) & (\RAM_controller|Add32~11\ $ (GND))) # (!\VGA_controller|Vcount\(7) & (!\RAM_controller|Add32~11\ & VCC))
-- \RAM_controller|Add32~13\ = CARRY((\VGA_controller|Vcount\(7) & !\RAM_controller|Add32~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add32~11\,
	combout => \RAM_controller|Add32~12_combout\,
	cout => \RAM_controller|Add32~13\);

-- Location: LCCOMB_X11_Y19_N14
\RAM_controller|Add32~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~14_combout\ = (\VGA_controller|Vcount\(8) & (\RAM_controller|Add32~13\ & VCC)) # (!\VGA_controller|Vcount\(8) & (!\RAM_controller|Add32~13\))
-- \RAM_controller|Add32~15\ = CARRY((!\VGA_controller|Vcount\(8) & !\RAM_controller|Add32~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add32~13\,
	combout => \RAM_controller|Add32~14_combout\,
	cout => \RAM_controller|Add32~15\);

-- Location: LCCOMB_X12_Y18_N12
\RAM_controller|Add33~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add33~1_cout\);

-- Location: LCCOMB_X12_Y18_N14
\RAM_controller|Add33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~2_combout\ = (\RAM_controller|Add32~0_combout\ & ((\RAM_controller|Add33~1_cout\) # (GND))) # (!\RAM_controller|Add32~0_combout\ & (!\RAM_controller|Add33~1_cout\))
-- \RAM_controller|Add33~3\ = CARRY((\RAM_controller|Add32~0_combout\) # (!\RAM_controller|Add33~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~1_cout\,
	combout => \RAM_controller|Add33~2_combout\,
	cout => \RAM_controller|Add33~3\);

-- Location: LCCOMB_X12_Y18_N16
\RAM_controller|Add33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~4_combout\ = (\RAM_controller|Add32~2_combout\ & (!\RAM_controller|Add33~3\ & VCC)) # (!\RAM_controller|Add32~2_combout\ & (\RAM_controller|Add33~3\ $ (GND)))
-- \RAM_controller|Add33~5\ = CARRY((!\RAM_controller|Add32~2_combout\ & !\RAM_controller|Add33~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~3\,
	combout => \RAM_controller|Add33~4_combout\,
	cout => \RAM_controller|Add33~5\);

-- Location: LCCOMB_X12_Y18_N18
\RAM_controller|Add33~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~6_combout\ = (\RAM_controller|Add32~4_combout\ & ((\RAM_controller|Add33~5\) # (GND))) # (!\RAM_controller|Add32~4_combout\ & (!\RAM_controller|Add33~5\))
-- \RAM_controller|Add33~7\ = CARRY((\RAM_controller|Add32~4_combout\) # (!\RAM_controller|Add33~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~5\,
	combout => \RAM_controller|Add33~6_combout\,
	cout => \RAM_controller|Add33~7\);

-- Location: LCCOMB_X12_Y18_N20
\RAM_controller|Add33~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~8_combout\ = (\RAM_controller|Add32~6_combout\ & (!\RAM_controller|Add33~7\ & VCC)) # (!\RAM_controller|Add32~6_combout\ & (\RAM_controller|Add33~7\ $ (GND)))
-- \RAM_controller|Add33~9\ = CARRY((!\RAM_controller|Add32~6_combout\ & !\RAM_controller|Add33~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~7\,
	combout => \RAM_controller|Add33~8_combout\,
	cout => \RAM_controller|Add33~9\);

-- Location: LCCOMB_X12_Y18_N22
\RAM_controller|Add33~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~10_combout\ = (\RAM_controller|Add32~8_combout\ & ((\RAM_controller|Add33~9\) # (GND))) # (!\RAM_controller|Add32~8_combout\ & (!\RAM_controller|Add33~9\))
-- \RAM_controller|Add33~11\ = CARRY((\RAM_controller|Add32~8_combout\) # (!\RAM_controller|Add33~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~9\,
	combout => \RAM_controller|Add33~10_combout\,
	cout => \RAM_controller|Add33~11\);

-- Location: LCCOMB_X12_Y18_N24
\RAM_controller|Add33~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~12_combout\ = (\RAM_controller|Add32~10_combout\ & (!\RAM_controller|Add33~11\ & VCC)) # (!\RAM_controller|Add32~10_combout\ & (\RAM_controller|Add33~11\ $ (GND)))
-- \RAM_controller|Add33~13\ = CARRY((!\RAM_controller|Add32~10_combout\ & !\RAM_controller|Add33~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~11\,
	combout => \RAM_controller|Add33~12_combout\,
	cout => \RAM_controller|Add33~13\);

-- Location: LCCOMB_X12_Y18_N26
\RAM_controller|Add33~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~14_combout\ = (\RAM_controller|Add32~12_combout\ & ((\RAM_controller|Add33~13\) # (GND))) # (!\RAM_controller|Add32~12_combout\ & (!\RAM_controller|Add33~13\))
-- \RAM_controller|Add33~15\ = CARRY((\RAM_controller|Add32~12_combout\) # (!\RAM_controller|Add33~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~13\,
	combout => \RAM_controller|Add33~14_combout\,
	cout => \RAM_controller|Add33~15\);

-- Location: LCCOMB_X12_Y18_N28
\RAM_controller|Add33~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~16_combout\ = (\RAM_controller|Add32~14_combout\ & (!\RAM_controller|Add33~15\ & VCC)) # (!\RAM_controller|Add32~14_combout\ & (\RAM_controller|Add33~15\ $ (GND)))
-- \RAM_controller|Add33~17\ = CARRY((!\RAM_controller|Add32~14_combout\ & !\RAM_controller|Add33~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~15\,
	combout => \RAM_controller|Add33~16_combout\,
	cout => \RAM_controller|Add33~17\);

-- Location: LCCOMB_X11_Y18_N6
\RAM_controller|Add34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~0_combout\ = (\RAM_controller|Add33~8_combout\ & (\VGA_controller|Vcount\(0) $ (VCC))) # (!\RAM_controller|Add33~8_combout\ & (\VGA_controller|Vcount\(0) & VCC))
-- \RAM_controller|Add34~1\ = CARRY((\RAM_controller|Add33~8_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add33~8_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add34~0_combout\,
	cout => \RAM_controller|Add34~1\);

-- Location: LCCOMB_X11_Y18_N8
\RAM_controller|Add34~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~2_combout\ = (\RAM_controller|Add32~0_combout\ & ((\RAM_controller|Add33~10_combout\ & (\RAM_controller|Add34~1\ & VCC)) # (!\RAM_controller|Add33~10_combout\ & (!\RAM_controller|Add34~1\)))) # (!\RAM_controller|Add32~0_combout\ & 
-- ((\RAM_controller|Add33~10_combout\ & (!\RAM_controller|Add34~1\)) # (!\RAM_controller|Add33~10_combout\ & ((\RAM_controller|Add34~1\) # (GND)))))
-- \RAM_controller|Add34~3\ = CARRY((\RAM_controller|Add32~0_combout\ & (!\RAM_controller|Add33~10_combout\ & !\RAM_controller|Add34~1\)) # (!\RAM_controller|Add32~0_combout\ & ((!\RAM_controller|Add34~1\) # (!\RAM_controller|Add33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~0_combout\,
	datab => \RAM_controller|Add33~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add34~1\,
	combout => \RAM_controller|Add34~2_combout\,
	cout => \RAM_controller|Add34~3\);

-- Location: LCCOMB_X11_Y18_N10
\RAM_controller|Add34~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~4_combout\ = ((\RAM_controller|Add33~12_combout\ $ (\RAM_controller|Add32~2_combout\ $ (!\RAM_controller|Add34~3\)))) # (GND)
-- \RAM_controller|Add34~5\ = CARRY((\RAM_controller|Add33~12_combout\ & ((\RAM_controller|Add32~2_combout\) # (!\RAM_controller|Add34~3\))) # (!\RAM_controller|Add33~12_combout\ & (\RAM_controller|Add32~2_combout\ & !\RAM_controller|Add34~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add33~12_combout\,
	datab => \RAM_controller|Add32~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add34~3\,
	combout => \RAM_controller|Add34~4_combout\,
	cout => \RAM_controller|Add34~5\);

-- Location: LCCOMB_X11_Y18_N12
\RAM_controller|Add34~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~6_combout\ = (\RAM_controller|Add32~4_combout\ & ((\RAM_controller|Add33~14_combout\ & (\RAM_controller|Add34~5\ & VCC)) # (!\RAM_controller|Add33~14_combout\ & (!\RAM_controller|Add34~5\)))) # (!\RAM_controller|Add32~4_combout\ & 
-- ((\RAM_controller|Add33~14_combout\ & (!\RAM_controller|Add34~5\)) # (!\RAM_controller|Add33~14_combout\ & ((\RAM_controller|Add34~5\) # (GND)))))
-- \RAM_controller|Add34~7\ = CARRY((\RAM_controller|Add32~4_combout\ & (!\RAM_controller|Add33~14_combout\ & !\RAM_controller|Add34~5\)) # (!\RAM_controller|Add32~4_combout\ & ((!\RAM_controller|Add34~5\) # (!\RAM_controller|Add33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~4_combout\,
	datab => \RAM_controller|Add33~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add34~5\,
	combout => \RAM_controller|Add34~6_combout\,
	cout => \RAM_controller|Add34~7\);

-- Location: LCCOMB_X11_Y18_N14
\RAM_controller|Add34~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~8_combout\ = ((\RAM_controller|Add33~16_combout\ $ (\RAM_controller|Add32~6_combout\ $ (!\RAM_controller|Add34~7\)))) # (GND)
-- \RAM_controller|Add34~9\ = CARRY((\RAM_controller|Add33~16_combout\ & ((\RAM_controller|Add32~6_combout\) # (!\RAM_controller|Add34~7\))) # (!\RAM_controller|Add33~16_combout\ & (\RAM_controller|Add32~6_combout\ & !\RAM_controller|Add34~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add33~16_combout\,
	datab => \RAM_controller|Add32~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add34~7\,
	combout => \RAM_controller|Add34~8_combout\,
	cout => \RAM_controller|Add34~9\);

-- Location: LCCOMB_X11_Y18_N4
\RAM_controller|Add46~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~10_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add34~8_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add46~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add46~8_combout\,
	datad => \RAM_controller|Add34~8_combout\,
	combout => \RAM_controller|Add46~10_combout\);

-- Location: LCCOMB_X11_Y18_N18
\RAM_controller|Add46~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~11_combout\ = (\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add34~6_combout\)) # (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add46~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add34~6_combout\,
	datac => \RAM_controller|read_addressing~3_combout\,
	datad => \RAM_controller|Add46~6_combout\,
	combout => \RAM_controller|Add46~11_combout\);

-- Location: LCCOMB_X11_Y18_N24
\RAM_controller|Add46~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~12_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add34~4_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add46~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~3_combout\,
	datab => \RAM_controller|Add46~4_combout\,
	datad => \RAM_controller|Add34~4_combout\,
	combout => \RAM_controller|Add46~12_combout\);

-- Location: LCCOMB_X11_Y18_N2
\RAM_controller|Add46~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~13_combout\ = (\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add34~2_combout\)) # (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add46~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add34~2_combout\,
	datad => \RAM_controller|Add46~2_combout\,
	combout => \RAM_controller|Add46~13_combout\);

-- Location: LCCOMB_X11_Y18_N20
\RAM_controller|Add46~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~14_combout\ = (\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add34~0_combout\)) # (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add46~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add34~0_combout\,
	datac => \RAM_controller|Add46~0_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add46~14_combout\);

-- Location: LCCOMB_X12_Y18_N4
\RAM_controller|Add35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~0_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add33~6_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add45~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~6_combout\,
	datac => \RAM_controller|read_addressing~3_combout\,
	datad => \RAM_controller|Add33~6_combout\,
	combout => \RAM_controller|Add35~0_combout\);

-- Location: LCCOMB_X12_Y18_N10
\RAM_controller|Add35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~1_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add33~4_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add45~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add45~4_combout\,
	datac => \RAM_controller|Add33~4_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add35~1_combout\);

-- Location: LCCOMB_X14_Y18_N20
\RAM_controller|Add35~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~2_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add33~2_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add45~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add45~2_combout\,
	datad => \RAM_controller|Add33~2_combout\,
	combout => \RAM_controller|Add35~2_combout\);

-- Location: LCCOMB_X15_Y18_N0
\RAM_controller|Add35~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~3_combout\ = (\RAM_controller|Add43~4_combout\ & (\VGA_controller|Vcount\(0) & VCC)) # (!\RAM_controller|Add43~4_combout\ & (\VGA_controller|Vcount\(0) $ (VCC)))
-- \RAM_controller|Add35~4\ = CARRY((!\RAM_controller|Add43~4_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~4_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add35~3_combout\,
	cout => \RAM_controller|Add35~4\);

-- Location: LCCOMB_X15_Y18_N2
\RAM_controller|Add35~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~5_combout\ = (\RAM_controller|Add43~3_combout\ & ((\RAM_controller|Add35~2_combout\ & (\RAM_controller|Add35~4\ & VCC)) # (!\RAM_controller|Add35~2_combout\ & (!\RAM_controller|Add35~4\)))) # (!\RAM_controller|Add43~3_combout\ & 
-- ((\RAM_controller|Add35~2_combout\ & (!\RAM_controller|Add35~4\)) # (!\RAM_controller|Add35~2_combout\ & ((\RAM_controller|Add35~4\) # (GND)))))
-- \RAM_controller|Add35~6\ = CARRY((\RAM_controller|Add43~3_combout\ & (!\RAM_controller|Add35~2_combout\ & !\RAM_controller|Add35~4\)) # (!\RAM_controller|Add43~3_combout\ & ((!\RAM_controller|Add35~4\) # (!\RAM_controller|Add35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~3_combout\,
	datab => \RAM_controller|Add35~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~4\,
	combout => \RAM_controller|Add35~5_combout\,
	cout => \RAM_controller|Add35~6\);

-- Location: LCCOMB_X15_Y18_N4
\RAM_controller|Add35~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~7_combout\ = ((\RAM_controller|Add43~2_combout\ $ (\RAM_controller|Add35~1_combout\ $ (\RAM_controller|Add35~6\)))) # (GND)
-- \RAM_controller|Add35~8\ = CARRY((\RAM_controller|Add43~2_combout\ & (\RAM_controller|Add35~1_combout\ & !\RAM_controller|Add35~6\)) # (!\RAM_controller|Add43~2_combout\ & ((\RAM_controller|Add35~1_combout\) # (!\RAM_controller|Add35~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~2_combout\,
	datab => \RAM_controller|Add35~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~6\,
	combout => \RAM_controller|Add35~7_combout\,
	cout => \RAM_controller|Add35~8\);

-- Location: LCCOMB_X15_Y18_N6
\RAM_controller|Add35~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~9_combout\ = (\RAM_controller|Add35~0_combout\ & ((\RAM_controller|Add43~1_combout\ & (!\RAM_controller|Add35~8\)) # (!\RAM_controller|Add43~1_combout\ & (\RAM_controller|Add35~8\ & VCC)))) # (!\RAM_controller|Add35~0_combout\ & 
-- ((\RAM_controller|Add43~1_combout\ & ((\RAM_controller|Add35~8\) # (GND))) # (!\RAM_controller|Add43~1_combout\ & (!\RAM_controller|Add35~8\))))
-- \RAM_controller|Add35~10\ = CARRY((\RAM_controller|Add35~0_combout\ & (\RAM_controller|Add43~1_combout\ & !\RAM_controller|Add35~8\)) # (!\RAM_controller|Add35~0_combout\ & ((\RAM_controller|Add43~1_combout\) # (!\RAM_controller|Add35~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~0_combout\,
	datab => \RAM_controller|Add43~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~8\,
	combout => \RAM_controller|Add35~9_combout\,
	cout => \RAM_controller|Add35~10\);

-- Location: LCCOMB_X15_Y18_N8
\RAM_controller|Add35~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~11_combout\ = ((\RAM_controller|Add43~0_combout\ $ (\RAM_controller|Add46~14_combout\ $ (\RAM_controller|Add35~10\)))) # (GND)
-- \RAM_controller|Add35~12\ = CARRY((\RAM_controller|Add43~0_combout\ & (\RAM_controller|Add46~14_combout\ & !\RAM_controller|Add35~10\)) # (!\RAM_controller|Add43~0_combout\ & ((\RAM_controller|Add46~14_combout\) # (!\RAM_controller|Add35~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~0_combout\,
	datab => \RAM_controller|Add46~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~10\,
	combout => \RAM_controller|Add35~11_combout\,
	cout => \RAM_controller|Add35~12\);

-- Location: LCCOMB_X15_Y18_N10
\RAM_controller|Add35~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~13_combout\ = (\RAM_controller|Add46~13_combout\ & (!\RAM_controller|Add35~12\)) # (!\RAM_controller|Add46~13_combout\ & ((\RAM_controller|Add35~12\) # (GND)))
-- \RAM_controller|Add35~14\ = CARRY((!\RAM_controller|Add35~12\) # (!\RAM_controller|Add46~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add46~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~12\,
	combout => \RAM_controller|Add35~13_combout\,
	cout => \RAM_controller|Add35~14\);

-- Location: LCCOMB_X15_Y18_N12
\RAM_controller|Add35~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~15_combout\ = (\RAM_controller|Add46~12_combout\ & (\RAM_controller|Add35~14\ $ (GND))) # (!\RAM_controller|Add46~12_combout\ & (!\RAM_controller|Add35~14\ & VCC))
-- \RAM_controller|Add35~16\ = CARRY((\RAM_controller|Add46~12_combout\ & !\RAM_controller|Add35~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add46~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~14\,
	combout => \RAM_controller|Add35~15_combout\,
	cout => \RAM_controller|Add35~16\);

-- Location: LCCOMB_X15_Y18_N14
\RAM_controller|Add35~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~17_combout\ = (\RAM_controller|Add46~11_combout\ & (!\RAM_controller|Add35~16\)) # (!\RAM_controller|Add46~11_combout\ & ((\RAM_controller|Add35~16\) # (GND)))
-- \RAM_controller|Add35~18\ = CARRY((!\RAM_controller|Add35~16\) # (!\RAM_controller|Add46~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add46~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~16\,
	combout => \RAM_controller|Add35~17_combout\,
	cout => \RAM_controller|Add35~18\);

-- Location: LCCOMB_X15_Y18_N16
\RAM_controller|Add35~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~19_combout\ = (\RAM_controller|Add46~10_combout\ & (\RAM_controller|Add35~18\ $ (GND))) # (!\RAM_controller|Add46~10_combout\ & (!\RAM_controller|Add35~18\ & VCC))
-- \RAM_controller|Add35~20\ = CARRY((\RAM_controller|Add46~10_combout\ & !\RAM_controller|Add35~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add46~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~18\,
	combout => \RAM_controller|Add35~19_combout\,
	cout => \RAM_controller|Add35~20\);

-- Location: LCCOMB_X16_Y18_N26
\RAM_controller|Add35~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~21_combout\ = (\RAM_controller|readDir_16[14]~2_combout\ & \RAM_controller|Add35~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[14]~2_combout\,
	datac => \RAM_controller|Add35~19_combout\,
	combout => \RAM_controller|Add35~21_combout\);

-- Location: LCCOMB_X15_Y22_N6
\RAM_controller|readDir_16[7]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[7]~3_combout\ = (\RAM_controller|LessThan22~0_combout\ & !\RAM_controller|LessThan19~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|LessThan22~0_combout\,
	datad => \RAM_controller|LessThan19~1_combout\,
	combout => \RAM_controller|readDir_16[7]~3_combout\);

-- Location: LCCOMB_X15_Y22_N14
\RAM_controller|readDir_16[7]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[7]~4_combout\ = (\RAM_controller|readDir_16[7]~3_combout\) # ((!\VGA_controller|Vcount\(9) & ((\RAM_controller|LessThan23~1_combout\) # (!\RAM_controller|LessThan16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[7]~3_combout\,
	datab => \RAM_controller|LessThan23~1_combout\,
	datac => \RAM_controller|LessThan16~1_combout\,
	datad => \VGA_controller|Vcount\(9),
	combout => \RAM_controller|readDir_16[7]~4_combout\);

-- Location: LCCOMB_X15_Y22_N16
\RAM_controller|readDir_16[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[7]~12_combout\ = (\RAM_controller|ReadEna~3_combout\ & (\RAM_controller|readDir_16[7]~4_combout\ & ((\VGA_controller|Vcount\(9)) # (!\RAM_controller|LessThan24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|ReadEna~3_combout\,
	datab => \RAM_controller|LessThan24~2_combout\,
	datac => \RAM_controller|readDir_16[7]~4_combout\,
	datad => \VGA_controller|Vcount\(9),
	combout => \RAM_controller|readDir_16[7]~12_combout\);

-- Location: CLKCTRL_G10
\RAM_controller|readDir_16[7]~12clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|readDir_16[7]~12clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|readDir_16[7]~12clkctrl_outclk\);

-- Location: LCCOMB_X16_Y18_N6
\RAM_controller|readDir_16[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(13) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~21_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(13),
	datac => \RAM_controller|Add35~21_combout\,
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(13));

-- Location: LCCOMB_X16_Y18_N4
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_16\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_16\(13),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\);

-- Location: LCCOMB_X16_Y18_N20
\RAM_controller|readEna_16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_16~1_combout\ = (!\RAM_controller|readEna_8~1_combout\ & (\RAM_controller|ReadEna~2_combout\ & ((\RAM_controller|LessThan23~1_combout\) # (\RAM_controller|readEna_16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|readEna_8~1_combout\,
	datac => \RAM_controller|readEna_16~0_combout\,
	datad => \RAM_controller|ReadEna~2_combout\,
	combout => \RAM_controller|readEna_16~1_combout\);

-- Location: FF_X16_Y18_N5
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\,
	ena => \RAM_controller|readEna_16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X15_Y14_N2
\RAM_controller|Add19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~0_combout\ = \RAM_controller|v_count_write\(3) $ (VCC)
-- \RAM_controller|Add19~1\ = CARRY(\RAM_controller|v_count_write\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(3),
	datad => VCC,
	combout => \RAM_controller|Add19~0_combout\,
	cout => \RAM_controller|Add19~1\);

-- Location: LCCOMB_X15_Y14_N4
\RAM_controller|Add19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~2_combout\ = (\RAM_controller|v_count_write\(4) & (!\RAM_controller|Add19~1\)) # (!\RAM_controller|v_count_write\(4) & ((\RAM_controller|Add19~1\) # (GND)))
-- \RAM_controller|Add19~3\ = CARRY((!\RAM_controller|Add19~1\) # (!\RAM_controller|v_count_write\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add19~1\,
	combout => \RAM_controller|Add19~2_combout\,
	cout => \RAM_controller|Add19~3\);

-- Location: LCCOMB_X15_Y14_N6
\RAM_controller|Add19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~4_combout\ = (\RAM_controller|v_count_write\(5) & (\RAM_controller|Add19~3\ $ (GND))) # (!\RAM_controller|v_count_write\(5) & (!\RAM_controller|Add19~3\ & VCC))
-- \RAM_controller|Add19~5\ = CARRY((\RAM_controller|v_count_write\(5) & !\RAM_controller|Add19~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(5),
	datad => VCC,
	cin => \RAM_controller|Add19~3\,
	combout => \RAM_controller|Add19~4_combout\,
	cout => \RAM_controller|Add19~5\);

-- Location: LCCOMB_X15_Y14_N8
\RAM_controller|Add19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~6_combout\ = (\RAM_controller|v_count_write\(6) & (!\RAM_controller|Add19~5\)) # (!\RAM_controller|v_count_write\(6) & ((\RAM_controller|Add19~5\) # (GND)))
-- \RAM_controller|Add19~7\ = CARRY((!\RAM_controller|Add19~5\) # (!\RAM_controller|v_count_write\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(6),
	datad => VCC,
	cin => \RAM_controller|Add19~5\,
	combout => \RAM_controller|Add19~6_combout\,
	cout => \RAM_controller|Add19~7\);

-- Location: LCCOMB_X15_Y14_N10
\RAM_controller|Add19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~8_combout\ = (\RAM_controller|v_count_write\(7) & ((GND) # (!\RAM_controller|Add19~7\))) # (!\RAM_controller|v_count_write\(7) & (\RAM_controller|Add19~7\ $ (GND)))
-- \RAM_controller|Add19~9\ = CARRY((\RAM_controller|v_count_write\(7)) # (!\RAM_controller|Add19~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(7),
	datad => VCC,
	cin => \RAM_controller|Add19~7\,
	combout => \RAM_controller|Add19~8_combout\,
	cout => \RAM_controller|Add19~9\);

-- Location: LCCOMB_X15_Y14_N12
\RAM_controller|Add19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~10_combout\ = (\RAM_controller|v_count_write\(8) & (!\RAM_controller|Add19~9\)) # (!\RAM_controller|v_count_write\(8) & ((\RAM_controller|Add19~9\) # (GND)))
-- \RAM_controller|Add19~11\ = CARRY((!\RAM_controller|Add19~9\) # (!\RAM_controller|v_count_write\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(8),
	datad => VCC,
	cin => \RAM_controller|Add19~9\,
	combout => \RAM_controller|Add19~10_combout\,
	cout => \RAM_controller|Add19~11\);

-- Location: LCCOMB_X14_Y14_N0
\RAM_controller|Add20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~1_cout\ = CARRY(!\RAM_controller|v_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(0),
	datad => VCC,
	cout => \RAM_controller|Add20~1_cout\);

-- Location: LCCOMB_X14_Y14_N2
\RAM_controller|Add20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~2_combout\ = (\RAM_controller|v_count_write\(1) & ((\RAM_controller|Add20~1_cout\) # (GND))) # (!\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add20~1_cout\))
-- \RAM_controller|Add20~3\ = CARRY((\RAM_controller|v_count_write\(1)) # (!\RAM_controller|Add20~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(1),
	datad => VCC,
	cin => \RAM_controller|Add20~1_cout\,
	combout => \RAM_controller|Add20~2_combout\,
	cout => \RAM_controller|Add20~3\);

-- Location: LCCOMB_X14_Y14_N4
\RAM_controller|Add20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~4_combout\ = (\RAM_controller|v_count_write\(2) & (!\RAM_controller|Add20~3\ & VCC)) # (!\RAM_controller|v_count_write\(2) & (\RAM_controller|Add20~3\ $ (GND)))
-- \RAM_controller|Add20~5\ = CARRY((!\RAM_controller|v_count_write\(2) & !\RAM_controller|Add20~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(2),
	datad => VCC,
	cin => \RAM_controller|Add20~3\,
	combout => \RAM_controller|Add20~4_combout\,
	cout => \RAM_controller|Add20~5\);

-- Location: LCCOMB_X14_Y14_N6
\RAM_controller|Add20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~6_combout\ = (\RAM_controller|Add19~0_combout\ & ((\RAM_controller|Add20~5\) # (GND))) # (!\RAM_controller|Add19~0_combout\ & (!\RAM_controller|Add20~5\))
-- \RAM_controller|Add20~7\ = CARRY((\RAM_controller|Add19~0_combout\) # (!\RAM_controller|Add20~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~5\,
	combout => \RAM_controller|Add20~6_combout\,
	cout => \RAM_controller|Add20~7\);

-- Location: LCCOMB_X14_Y14_N8
\RAM_controller|Add20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~8_combout\ = (\RAM_controller|Add19~2_combout\ & (!\RAM_controller|Add20~7\ & VCC)) # (!\RAM_controller|Add19~2_combout\ & (\RAM_controller|Add20~7\ $ (GND)))
-- \RAM_controller|Add20~9\ = CARRY((!\RAM_controller|Add19~2_combout\ & !\RAM_controller|Add20~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~7\,
	combout => \RAM_controller|Add20~8_combout\,
	cout => \RAM_controller|Add20~9\);

-- Location: LCCOMB_X14_Y14_N10
\RAM_controller|Add20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~10_combout\ = (\RAM_controller|Add19~4_combout\ & ((\RAM_controller|Add20~9\) # (GND))) # (!\RAM_controller|Add19~4_combout\ & (!\RAM_controller|Add20~9\))
-- \RAM_controller|Add20~11\ = CARRY((\RAM_controller|Add19~4_combout\) # (!\RAM_controller|Add20~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~9\,
	combout => \RAM_controller|Add20~10_combout\,
	cout => \RAM_controller|Add20~11\);

-- Location: LCCOMB_X14_Y14_N12
\RAM_controller|Add20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~12_combout\ = (\RAM_controller|Add19~6_combout\ & (!\RAM_controller|Add20~11\ & VCC)) # (!\RAM_controller|Add19~6_combout\ & (\RAM_controller|Add20~11\ $ (GND)))
-- \RAM_controller|Add20~13\ = CARRY((!\RAM_controller|Add19~6_combout\ & !\RAM_controller|Add20~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add19~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~11\,
	combout => \RAM_controller|Add20~12_combout\,
	cout => \RAM_controller|Add20~13\);

-- Location: LCCOMB_X14_Y14_N14
\RAM_controller|Add20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~14_combout\ = (\RAM_controller|Add19~8_combout\ & ((\RAM_controller|Add20~13\) # (GND))) # (!\RAM_controller|Add19~8_combout\ & (!\RAM_controller|Add20~13\))
-- \RAM_controller|Add20~15\ = CARRY((\RAM_controller|Add19~8_combout\) # (!\RAM_controller|Add20~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~13\,
	combout => \RAM_controller|Add20~14_combout\,
	cout => \RAM_controller|Add20~15\);

-- Location: LCCOMB_X14_Y14_N16
\RAM_controller|Add20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~16_combout\ = (\RAM_controller|Add19~10_combout\ & (!\RAM_controller|Add20~15\ & VCC)) # (!\RAM_controller|Add19~10_combout\ & (\RAM_controller|Add20~15\ $ (GND)))
-- \RAM_controller|Add20~17\ = CARRY((!\RAM_controller|Add19~10_combout\ & !\RAM_controller|Add20~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add19~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~15\,
	combout => \RAM_controller|Add20~16_combout\,
	cout => \RAM_controller|Add20~17\);

-- Location: LCCOMB_X14_Y14_N20
\RAM_controller|Add21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~0_combout\ = (\RAM_controller|Add20~8_combout\ & (\RAM_controller|v_count_write\(0) $ (VCC))) # (!\RAM_controller|Add20~8_combout\ & (\RAM_controller|v_count_write\(0) & VCC))
-- \RAM_controller|Add21~1\ = CARRY((\RAM_controller|Add20~8_combout\ & \RAM_controller|v_count_write\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add20~8_combout\,
	datab => \RAM_controller|v_count_write\(0),
	datad => VCC,
	combout => \RAM_controller|Add21~0_combout\,
	cout => \RAM_controller|Add21~1\);

-- Location: LCCOMB_X14_Y14_N22
\RAM_controller|Add21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~2_combout\ = (\RAM_controller|v_count_write\(1) & ((\RAM_controller|Add20~10_combout\ & (\RAM_controller|Add21~1\ & VCC)) # (!\RAM_controller|Add20~10_combout\ & (!\RAM_controller|Add21~1\)))) # (!\RAM_controller|v_count_write\(1) & 
-- ((\RAM_controller|Add20~10_combout\ & (!\RAM_controller|Add21~1\)) # (!\RAM_controller|Add20~10_combout\ & ((\RAM_controller|Add21~1\) # (GND)))))
-- \RAM_controller|Add21~3\ = CARRY((\RAM_controller|v_count_write\(1) & (!\RAM_controller|Add20~10_combout\ & !\RAM_controller|Add21~1\)) # (!\RAM_controller|v_count_write\(1) & ((!\RAM_controller|Add21~1\) # (!\RAM_controller|Add20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(1),
	datab => \RAM_controller|Add20~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add21~1\,
	combout => \RAM_controller|Add21~2_combout\,
	cout => \RAM_controller|Add21~3\);

-- Location: LCCOMB_X14_Y14_N24
\RAM_controller|Add21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~4_combout\ = ((\RAM_controller|v_count_write\(2) $ (\RAM_controller|Add20~12_combout\ $ (!\RAM_controller|Add21~3\)))) # (GND)
-- \RAM_controller|Add21~5\ = CARRY((\RAM_controller|v_count_write\(2) & ((\RAM_controller|Add20~12_combout\) # (!\RAM_controller|Add21~3\))) # (!\RAM_controller|v_count_write\(2) & (\RAM_controller|Add20~12_combout\ & !\RAM_controller|Add21~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datab => \RAM_controller|Add20~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add21~3\,
	combout => \RAM_controller|Add21~4_combout\,
	cout => \RAM_controller|Add21~5\);

-- Location: LCCOMB_X14_Y14_N26
\RAM_controller|Add21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~6_combout\ = (\RAM_controller|Add20~14_combout\ & ((\RAM_controller|Add19~0_combout\ & (\RAM_controller|Add21~5\ & VCC)) # (!\RAM_controller|Add19~0_combout\ & (!\RAM_controller|Add21~5\)))) # (!\RAM_controller|Add20~14_combout\ & 
-- ((\RAM_controller|Add19~0_combout\ & (!\RAM_controller|Add21~5\)) # (!\RAM_controller|Add19~0_combout\ & ((\RAM_controller|Add21~5\) # (GND)))))
-- \RAM_controller|Add21~7\ = CARRY((\RAM_controller|Add20~14_combout\ & (!\RAM_controller|Add19~0_combout\ & !\RAM_controller|Add21~5\)) # (!\RAM_controller|Add20~14_combout\ & ((!\RAM_controller|Add21~5\) # (!\RAM_controller|Add19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add20~14_combout\,
	datab => \RAM_controller|Add19~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add21~5\,
	combout => \RAM_controller|Add21~6_combout\,
	cout => \RAM_controller|Add21~7\);

-- Location: LCCOMB_X14_Y14_N28
\RAM_controller|Add21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~8_combout\ = ((\RAM_controller|Add20~16_combout\ $ (\RAM_controller|Add19~2_combout\ $ (!\RAM_controller|Add21~7\)))) # (GND)
-- \RAM_controller|Add21~9\ = CARRY((\RAM_controller|Add20~16_combout\ & ((\RAM_controller|Add19~2_combout\) # (!\RAM_controller|Add21~7\))) # (!\RAM_controller|Add20~16_combout\ & (\RAM_controller|Add19~2_combout\ & !\RAM_controller|Add21~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add20~16_combout\,
	datab => \RAM_controller|Add19~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add21~7\,
	combout => \RAM_controller|Add21~8_combout\,
	cout => \RAM_controller|Add21~9\);

-- Location: LCCOMB_X17_Y15_N0
\RAM_controller|Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~0_combout\ = \RAM_controller|v_count_write\(1) $ (VCC)
-- \RAM_controller|Add6~1\ = CARRY(\RAM_controller|v_count_write\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(1),
	datad => VCC,
	combout => \RAM_controller|Add6~0_combout\,
	cout => \RAM_controller|Add6~1\);

-- Location: LCCOMB_X17_Y15_N2
\RAM_controller|Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~2_combout\ = (\RAM_controller|v_count_write\(2) & (\RAM_controller|Add6~1\ & VCC)) # (!\RAM_controller|v_count_write\(2) & (!\RAM_controller|Add6~1\))
-- \RAM_controller|Add6~3\ = CARRY((!\RAM_controller|v_count_write\(2) & !\RAM_controller|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(2),
	datad => VCC,
	cin => \RAM_controller|Add6~1\,
	combout => \RAM_controller|Add6~2_combout\,
	cout => \RAM_controller|Add6~3\);

-- Location: LCCOMB_X17_Y15_N4
\RAM_controller|Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~4_combout\ = (\RAM_controller|v_count_write\(3) & (\RAM_controller|Add6~3\ $ (GND))) # (!\RAM_controller|v_count_write\(3) & (!\RAM_controller|Add6~3\ & VCC))
-- \RAM_controller|Add6~5\ = CARRY((\RAM_controller|v_count_write\(3) & !\RAM_controller|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(3),
	datad => VCC,
	cin => \RAM_controller|Add6~3\,
	combout => \RAM_controller|Add6~4_combout\,
	cout => \RAM_controller|Add6~5\);

-- Location: LCCOMB_X17_Y15_N6
\RAM_controller|Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~6_combout\ = (\RAM_controller|v_count_write\(4) & (\RAM_controller|Add6~5\ & VCC)) # (!\RAM_controller|v_count_write\(4) & (!\RAM_controller|Add6~5\))
-- \RAM_controller|Add6~7\ = CARRY((!\RAM_controller|v_count_write\(4) & !\RAM_controller|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(4),
	datad => VCC,
	cin => \RAM_controller|Add6~5\,
	combout => \RAM_controller|Add6~6_combout\,
	cout => \RAM_controller|Add6~7\);

-- Location: LCCOMB_X17_Y15_N8
\RAM_controller|Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~8_combout\ = (\RAM_controller|v_count_write\(5) & ((GND) # (!\RAM_controller|Add6~7\))) # (!\RAM_controller|v_count_write\(5) & (\RAM_controller|Add6~7\ $ (GND)))
-- \RAM_controller|Add6~9\ = CARRY((\RAM_controller|v_count_write\(5)) # (!\RAM_controller|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(5),
	datad => VCC,
	cin => \RAM_controller|Add6~7\,
	combout => \RAM_controller|Add6~8_combout\,
	cout => \RAM_controller|Add6~9\);

-- Location: LCCOMB_X17_Y15_N10
\RAM_controller|Add6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~10_combout\ = (\RAM_controller|v_count_write\(6) & (\RAM_controller|Add6~9\ & VCC)) # (!\RAM_controller|v_count_write\(6) & (!\RAM_controller|Add6~9\))
-- \RAM_controller|Add6~11\ = CARRY((!\RAM_controller|v_count_write\(6) & !\RAM_controller|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(6),
	datad => VCC,
	cin => \RAM_controller|Add6~9\,
	combout => \RAM_controller|Add6~10_combout\,
	cout => \RAM_controller|Add6~11\);

-- Location: LCCOMB_X17_Y15_N12
\RAM_controller|Add6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~12_combout\ = (\RAM_controller|v_count_write\(7) & (\RAM_controller|Add6~11\ $ (GND))) # (!\RAM_controller|v_count_write\(7) & (!\RAM_controller|Add6~11\ & VCC))
-- \RAM_controller|Add6~13\ = CARRY((\RAM_controller|v_count_write\(7) & !\RAM_controller|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(7),
	datad => VCC,
	cin => \RAM_controller|Add6~11\,
	combout => \RAM_controller|Add6~12_combout\,
	cout => \RAM_controller|Add6~13\);

-- Location: LCCOMB_X17_Y15_N14
\RAM_controller|Add6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~14_combout\ = (\RAM_controller|v_count_write\(8) & (\RAM_controller|Add6~13\ & VCC)) # (!\RAM_controller|v_count_write\(8) & (!\RAM_controller|Add6~13\))
-- \RAM_controller|Add6~15\ = CARRY((!\RAM_controller|v_count_write\(8) & !\RAM_controller|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(8),
	datad => VCC,
	cin => \RAM_controller|Add6~13\,
	combout => \RAM_controller|Add6~14_combout\,
	cout => \RAM_controller|Add6~15\);

-- Location: LCCOMB_X16_Y15_N0
\RAM_controller|Add7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~1_cout\ = CARRY(!\RAM_controller|v_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datad => VCC,
	cout => \RAM_controller|Add7~1_cout\);

-- Location: LCCOMB_X16_Y15_N2
\RAM_controller|Add7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~2_combout\ = (\RAM_controller|Add6~0_combout\ & ((\RAM_controller|Add7~1_cout\) # (GND))) # (!\RAM_controller|Add6~0_combout\ & (!\RAM_controller|Add7~1_cout\))
-- \RAM_controller|Add7~3\ = CARRY((\RAM_controller|Add6~0_combout\) # (!\RAM_controller|Add7~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~1_cout\,
	combout => \RAM_controller|Add7~2_combout\,
	cout => \RAM_controller|Add7~3\);

-- Location: LCCOMB_X16_Y15_N4
\RAM_controller|Add7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~4_combout\ = (\RAM_controller|Add6~2_combout\ & (!\RAM_controller|Add7~3\ & VCC)) # (!\RAM_controller|Add6~2_combout\ & (\RAM_controller|Add7~3\ $ (GND)))
-- \RAM_controller|Add7~5\ = CARRY((!\RAM_controller|Add6~2_combout\ & !\RAM_controller|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~3\,
	combout => \RAM_controller|Add7~4_combout\,
	cout => \RAM_controller|Add7~5\);

-- Location: LCCOMB_X16_Y15_N6
\RAM_controller|Add7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~6_combout\ = (\RAM_controller|Add6~4_combout\ & ((\RAM_controller|Add7~5\) # (GND))) # (!\RAM_controller|Add6~4_combout\ & (!\RAM_controller|Add7~5\))
-- \RAM_controller|Add7~7\ = CARRY((\RAM_controller|Add6~4_combout\) # (!\RAM_controller|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~5\,
	combout => \RAM_controller|Add7~6_combout\,
	cout => \RAM_controller|Add7~7\);

-- Location: LCCOMB_X16_Y15_N8
\RAM_controller|Add7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~8_combout\ = (\RAM_controller|Add6~6_combout\ & (!\RAM_controller|Add7~7\ & VCC)) # (!\RAM_controller|Add6~6_combout\ & (\RAM_controller|Add7~7\ $ (GND)))
-- \RAM_controller|Add7~9\ = CARRY((!\RAM_controller|Add6~6_combout\ & !\RAM_controller|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~7\,
	combout => \RAM_controller|Add7~8_combout\,
	cout => \RAM_controller|Add7~9\);

-- Location: LCCOMB_X16_Y15_N10
\RAM_controller|Add7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~10_combout\ = (\RAM_controller|Add6~8_combout\ & ((\RAM_controller|Add7~9\) # (GND))) # (!\RAM_controller|Add6~8_combout\ & (!\RAM_controller|Add7~9\))
-- \RAM_controller|Add7~11\ = CARRY((\RAM_controller|Add6~8_combout\) # (!\RAM_controller|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~9\,
	combout => \RAM_controller|Add7~10_combout\,
	cout => \RAM_controller|Add7~11\);

-- Location: LCCOMB_X16_Y15_N12
\RAM_controller|Add7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~12_combout\ = (\RAM_controller|Add6~10_combout\ & (!\RAM_controller|Add7~11\ & VCC)) # (!\RAM_controller|Add6~10_combout\ & (\RAM_controller|Add7~11\ $ (GND)))
-- \RAM_controller|Add7~13\ = CARRY((!\RAM_controller|Add6~10_combout\ & !\RAM_controller|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~11\,
	combout => \RAM_controller|Add7~12_combout\,
	cout => \RAM_controller|Add7~13\);

-- Location: LCCOMB_X16_Y15_N14
\RAM_controller|Add7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~14_combout\ = (\RAM_controller|Add6~12_combout\ & ((\RAM_controller|Add7~13\) # (GND))) # (!\RAM_controller|Add6~12_combout\ & (!\RAM_controller|Add7~13\))
-- \RAM_controller|Add7~15\ = CARRY((\RAM_controller|Add6~12_combout\) # (!\RAM_controller|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~13\,
	combout => \RAM_controller|Add7~14_combout\,
	cout => \RAM_controller|Add7~15\);

-- Location: LCCOMB_X16_Y15_N16
\RAM_controller|Add7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~16_combout\ = (\RAM_controller|Add6~14_combout\ & (!\RAM_controller|Add7~15\ & VCC)) # (!\RAM_controller|Add6~14_combout\ & (\RAM_controller|Add7~15\ $ (GND)))
-- \RAM_controller|Add7~17\ = CARRY((!\RAM_controller|Add6~14_combout\ & !\RAM_controller|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~15\,
	combout => \RAM_controller|Add7~16_combout\,
	cout => \RAM_controller|Add7~17\);

-- Location: LCCOMB_X16_Y15_N20
\RAM_controller|Add8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~0_combout\ = (\RAM_controller|Add7~8_combout\ & (\RAM_controller|v_count_write\(0) $ (VCC))) # (!\RAM_controller|Add7~8_combout\ & (\RAM_controller|v_count_write\(0) & VCC))
-- \RAM_controller|Add8~1\ = CARRY((\RAM_controller|Add7~8_combout\ & \RAM_controller|v_count_write\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add7~8_combout\,
	datab => \RAM_controller|v_count_write\(0),
	datad => VCC,
	combout => \RAM_controller|Add8~0_combout\,
	cout => \RAM_controller|Add8~1\);

-- Location: LCCOMB_X16_Y15_N22
\RAM_controller|Add8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~2_combout\ = (\RAM_controller|Add6~0_combout\ & ((\RAM_controller|Add7~10_combout\ & (\RAM_controller|Add8~1\ & VCC)) # (!\RAM_controller|Add7~10_combout\ & (!\RAM_controller|Add8~1\)))) # (!\RAM_controller|Add6~0_combout\ & 
-- ((\RAM_controller|Add7~10_combout\ & (!\RAM_controller|Add8~1\)) # (!\RAM_controller|Add7~10_combout\ & ((\RAM_controller|Add8~1\) # (GND)))))
-- \RAM_controller|Add8~3\ = CARRY((\RAM_controller|Add6~0_combout\ & (!\RAM_controller|Add7~10_combout\ & !\RAM_controller|Add8~1\)) # (!\RAM_controller|Add6~0_combout\ & ((!\RAM_controller|Add8~1\) # (!\RAM_controller|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~0_combout\,
	datab => \RAM_controller|Add7~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add8~1\,
	combout => \RAM_controller|Add8~2_combout\,
	cout => \RAM_controller|Add8~3\);

-- Location: LCCOMB_X16_Y15_N24
\RAM_controller|Add8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~4_combout\ = ((\RAM_controller|Add6~2_combout\ $ (\RAM_controller|Add7~12_combout\ $ (!\RAM_controller|Add8~3\)))) # (GND)
-- \RAM_controller|Add8~5\ = CARRY((\RAM_controller|Add6~2_combout\ & ((\RAM_controller|Add7~12_combout\) # (!\RAM_controller|Add8~3\))) # (!\RAM_controller|Add6~2_combout\ & (\RAM_controller|Add7~12_combout\ & !\RAM_controller|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~2_combout\,
	datab => \RAM_controller|Add7~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add8~3\,
	combout => \RAM_controller|Add8~4_combout\,
	cout => \RAM_controller|Add8~5\);

-- Location: LCCOMB_X16_Y15_N26
\RAM_controller|Add8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~6_combout\ = (\RAM_controller|Add7~14_combout\ & ((\RAM_controller|Add6~4_combout\ & (\RAM_controller|Add8~5\ & VCC)) # (!\RAM_controller|Add6~4_combout\ & (!\RAM_controller|Add8~5\)))) # (!\RAM_controller|Add7~14_combout\ & 
-- ((\RAM_controller|Add6~4_combout\ & (!\RAM_controller|Add8~5\)) # (!\RAM_controller|Add6~4_combout\ & ((\RAM_controller|Add8~5\) # (GND)))))
-- \RAM_controller|Add8~7\ = CARRY((\RAM_controller|Add7~14_combout\ & (!\RAM_controller|Add6~4_combout\ & !\RAM_controller|Add8~5\)) # (!\RAM_controller|Add7~14_combout\ & ((!\RAM_controller|Add8~5\) # (!\RAM_controller|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add7~14_combout\,
	datab => \RAM_controller|Add6~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add8~5\,
	combout => \RAM_controller|Add8~6_combout\,
	cout => \RAM_controller|Add8~7\);

-- Location: LCCOMB_X16_Y15_N28
\RAM_controller|Add8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~8_combout\ = ((\RAM_controller|Add7~16_combout\ $ (\RAM_controller|Add6~6_combout\ $ (!\RAM_controller|Add8~7\)))) # (GND)
-- \RAM_controller|Add8~9\ = CARRY((\RAM_controller|Add7~16_combout\ & ((\RAM_controller|Add6~6_combout\) # (!\RAM_controller|Add8~7\))) # (!\RAM_controller|Add7~16_combout\ & (\RAM_controller|Add6~6_combout\ & !\RAM_controller|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add7~16_combout\,
	datab => \RAM_controller|Add6~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add8~7\,
	combout => \RAM_controller|Add8~8_combout\,
	cout => \RAM_controller|Add8~9\);

-- Location: LCCOMB_X15_Y15_N24
\RAM_controller|Add21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~10_combout\ = (\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add8~8_combout\))) # (!\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add21~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|Add21~8_combout\,
	datad => \RAM_controller|Add8~8_combout\,
	combout => \RAM_controller|Add21~10_combout\);

-- Location: LCCOMB_X15_Y15_N22
\RAM_controller|Add21~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~11_combout\ = (\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add8~6_combout\)) # (!\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|Add8~6_combout\,
	datad => \RAM_controller|Add21~6_combout\,
	combout => \RAM_controller|Add21~11_combout\);

-- Location: LCCOMB_X15_Y15_N20
\RAM_controller|Add21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~12_combout\ = (\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add8~4_combout\)) # (!\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|Add8~4_combout\,
	datad => \RAM_controller|Add21~4_combout\,
	combout => \RAM_controller|Add21~12_combout\);

-- Location: LCCOMB_X15_Y15_N30
\RAM_controller|Add21~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~13_combout\ = (\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add8~2_combout\)) # (!\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add8~2_combout\,
	datac => \RAM_controller|Add21~2_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|Add21~13_combout\);

-- Location: LCCOMB_X15_Y15_N28
\RAM_controller|Add21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~14_combout\ = (\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add8~0_combout\))) # (!\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add21~0_combout\,
	datac => \RAM_controller|Write_addressing~4_combout\,
	datad => \RAM_controller|Add8~0_combout\,
	combout => \RAM_controller|Add21~14_combout\);

-- Location: LCCOMB_X15_Y15_N26
\RAM_controller|Add9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~0_combout\ = (\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add7~6_combout\)) # (!\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add7~6_combout\,
	datac => \RAM_controller|Write_addressing~4_combout\,
	datad => \RAM_controller|Add20~6_combout\,
	combout => \RAM_controller|Add9~0_combout\);

-- Location: LCCOMB_X14_Y15_N16
\RAM_controller|Add9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~1_combout\ = (\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add7~4_combout\))) # (!\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add20~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add20~4_combout\,
	datac => \RAM_controller|Write_addressing~4_combout\,
	datad => \RAM_controller|Add7~4_combout\,
	combout => \RAM_controller|Add9~1_combout\);

-- Location: LCCOMB_X14_Y15_N14
\RAM_controller|Add9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~2_combout\ = (\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add7~2_combout\))) # (!\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add20~2_combout\,
	datac => \RAM_controller|Write_addressing~4_combout\,
	datad => \RAM_controller|Add7~2_combout\,
	combout => \RAM_controller|Add9~2_combout\);

-- Location: LCCOMB_X15_Y15_N0
\RAM_controller|Add9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~3_combout\ = (\RAM_controller|v_count_write\(0) & (\RAM_controller|Add18~4_combout\ $ (GND))) # (!\RAM_controller|v_count_write\(0) & (!\RAM_controller|Add18~4_combout\ & VCC))
-- \RAM_controller|Add9~4\ = CARRY((\RAM_controller|v_count_write\(0) & !\RAM_controller|Add18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(0),
	datab => \RAM_controller|Add18~4_combout\,
	datad => VCC,
	combout => \RAM_controller|Add9~3_combout\,
	cout => \RAM_controller|Add9~4\);

-- Location: LCCOMB_X15_Y15_N2
\RAM_controller|Add9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~5_combout\ = (\RAM_controller|Add9~2_combout\ & ((\RAM_controller|Add18~3_combout\ & (\RAM_controller|Add9~4\ & VCC)) # (!\RAM_controller|Add18~3_combout\ & (!\RAM_controller|Add9~4\)))) # (!\RAM_controller|Add9~2_combout\ & 
-- ((\RAM_controller|Add18~3_combout\ & (!\RAM_controller|Add9~4\)) # (!\RAM_controller|Add18~3_combout\ & ((\RAM_controller|Add9~4\) # (GND)))))
-- \RAM_controller|Add9~6\ = CARRY((\RAM_controller|Add9~2_combout\ & (!\RAM_controller|Add18~3_combout\ & !\RAM_controller|Add9~4\)) # (!\RAM_controller|Add9~2_combout\ & ((!\RAM_controller|Add9~4\) # (!\RAM_controller|Add18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~2_combout\,
	datab => \RAM_controller|Add18~3_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~4\,
	combout => \RAM_controller|Add9~5_combout\,
	cout => \RAM_controller|Add9~6\);

-- Location: LCCOMB_X15_Y15_N4
\RAM_controller|Add9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~7_combout\ = ((\RAM_controller|Add9~1_combout\ $ (\RAM_controller|Add18~2_combout\ $ (\RAM_controller|Add9~6\)))) # (GND)
-- \RAM_controller|Add9~8\ = CARRY((\RAM_controller|Add9~1_combout\ & ((!\RAM_controller|Add9~6\) # (!\RAM_controller|Add18~2_combout\))) # (!\RAM_controller|Add9~1_combout\ & (!\RAM_controller|Add18~2_combout\ & !\RAM_controller|Add9~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~1_combout\,
	datab => \RAM_controller|Add18~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~6\,
	combout => \RAM_controller|Add9~7_combout\,
	cout => \RAM_controller|Add9~8\);

-- Location: LCCOMB_X15_Y15_N6
\RAM_controller|Add9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~9_combout\ = (\RAM_controller|Add18~1_combout\ & ((\RAM_controller|Add9~0_combout\ & (!\RAM_controller|Add9~8\)) # (!\RAM_controller|Add9~0_combout\ & ((\RAM_controller|Add9~8\) # (GND))))) # (!\RAM_controller|Add18~1_combout\ & 
-- ((\RAM_controller|Add9~0_combout\ & (\RAM_controller|Add9~8\ & VCC)) # (!\RAM_controller|Add9~0_combout\ & (!\RAM_controller|Add9~8\))))
-- \RAM_controller|Add9~10\ = CARRY((\RAM_controller|Add18~1_combout\ & ((!\RAM_controller|Add9~8\) # (!\RAM_controller|Add9~0_combout\))) # (!\RAM_controller|Add18~1_combout\ & (!\RAM_controller|Add9~0_combout\ & !\RAM_controller|Add9~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add18~1_combout\,
	datab => \RAM_controller|Add9~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~8\,
	combout => \RAM_controller|Add9~9_combout\,
	cout => \RAM_controller|Add9~10\);

-- Location: LCCOMB_X15_Y15_N8
\RAM_controller|Add9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~11_combout\ = ((\RAM_controller|Add21~14_combout\ $ (\RAM_controller|Add18~0_combout\ $ (\RAM_controller|Add9~10\)))) # (GND)
-- \RAM_controller|Add9~12\ = CARRY((\RAM_controller|Add21~14_combout\ & ((!\RAM_controller|Add9~10\) # (!\RAM_controller|Add18~0_combout\))) # (!\RAM_controller|Add21~14_combout\ & (!\RAM_controller|Add18~0_combout\ & !\RAM_controller|Add9~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add21~14_combout\,
	datab => \RAM_controller|Add18~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~10\,
	combout => \RAM_controller|Add9~11_combout\,
	cout => \RAM_controller|Add9~12\);

-- Location: LCCOMB_X15_Y15_N10
\RAM_controller|Add9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~13_combout\ = (\RAM_controller|Add21~13_combout\ & (!\RAM_controller|Add9~12\)) # (!\RAM_controller|Add21~13_combout\ & ((\RAM_controller|Add9~12\) # (GND)))
-- \RAM_controller|Add9~14\ = CARRY((!\RAM_controller|Add9~12\) # (!\RAM_controller|Add21~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add21~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~12\,
	combout => \RAM_controller|Add9~13_combout\,
	cout => \RAM_controller|Add9~14\);

-- Location: LCCOMB_X15_Y15_N12
\RAM_controller|Add9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~15_combout\ = (\RAM_controller|Add21~12_combout\ & (\RAM_controller|Add9~14\ $ (GND))) # (!\RAM_controller|Add21~12_combout\ & (!\RAM_controller|Add9~14\ & VCC))
-- \RAM_controller|Add9~16\ = CARRY((\RAM_controller|Add21~12_combout\ & !\RAM_controller|Add9~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add21~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~14\,
	combout => \RAM_controller|Add9~15_combout\,
	cout => \RAM_controller|Add9~16\);

-- Location: LCCOMB_X15_Y15_N14
\RAM_controller|Add9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~17_combout\ = (\RAM_controller|Add21~11_combout\ & (!\RAM_controller|Add9~16\)) # (!\RAM_controller|Add21~11_combout\ & ((\RAM_controller|Add9~16\) # (GND)))
-- \RAM_controller|Add9~18\ = CARRY((!\RAM_controller|Add9~16\) # (!\RAM_controller|Add21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add21~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~16\,
	combout => \RAM_controller|Add9~17_combout\,
	cout => \RAM_controller|Add9~18\);

-- Location: LCCOMB_X15_Y15_N16
\RAM_controller|Add9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~19_combout\ = (\RAM_controller|Add21~10_combout\ & (\RAM_controller|Add9~18\ $ (GND))) # (!\RAM_controller|Add21~10_combout\ & (!\RAM_controller|Add9~18\ & VCC))
-- \RAM_controller|Add9~20\ = CARRY((\RAM_controller|Add21~10_combout\ & !\RAM_controller|Add9~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add21~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~18\,
	combout => \RAM_controller|Add9~19_combout\,
	cout => \RAM_controller|Add9~20\);

-- Location: LCCOMB_X16_Y16_N26
\RAM_controller|Add9~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~21_combout\ = (\RAM_controller|writeDir_16[13]~9_combout\ & \RAM_controller|Add9~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_16[13]~9_combout\,
	datad => \RAM_controller|Add9~19_combout\,
	combout => \RAM_controller|Add9~21_combout\);

-- Location: LCCOMB_X20_Y16_N10
\RAM_controller|writeEna_16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_16~0_combout\ = (\RAM_controller|writeEna~4_combout\ & !\RAM_controller|Write_addressing~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeEna~4_combout\,
	datad => \RAM_controller|Write_addressing~3_combout\,
	combout => \RAM_controller|writeEna_16~0_combout\);

-- Location: LCCOMB_X15_Y16_N10
\RAM_controller|writeDir_16[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[0]~2_combout\ = (\RAM_controller|writeEna_16~0_combout\ & ((\RAM_controller|LessThan7~1_combout\) # ((!\RAM_controller|LessThan5~3_combout\) # (!\RAM_controller|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~1_combout\,
	datab => \RAM_controller|writeEna_16~0_combout\,
	datac => \RAM_controller|LessThan6~0_combout\,
	datad => \RAM_controller|LessThan5~3_combout\,
	combout => \RAM_controller|writeDir_16[0]~2_combout\);

-- Location: CLKCTRL_G12
\RAM_controller|writeDir_16[0]~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|writeDir_16[0]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\);

-- Location: LCCOMB_X16_Y16_N8
\RAM_controller|writeDir_16[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(13) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~21_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(13),
	datac => \RAM_controller|Add9~21_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(13));

-- Location: LCCOMB_X20_Y16_N18
\RAM_controller|writeEna_16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_16~1_combout\ = (\RAM_controller|writeEna_16~0_combout\ & ((\RAM_controller|writeEna_32~1_combout\) # ((\RAM_controller|LessThan7~1_combout\ & !\RAM_controller|LessThan8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~1_combout\,
	datab => \RAM_controller|LessThan8~2_combout\,
	datac => \RAM_controller|writeEna_32~1_combout\,
	datad => \RAM_controller|writeEna_16~0_combout\,
	combout => \RAM_controller|writeEna_16~1_combout\);

-- Location: LCCOMB_X15_Y14_N14
\RAM_controller|Add19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~12_combout\ = \RAM_controller|v_count_write\(9) $ (\RAM_controller|Add19~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write\(9),
	cin => \RAM_controller|Add19~11\,
	combout => \RAM_controller|Add19~12_combout\);

-- Location: LCCOMB_X14_Y14_N18
\RAM_controller|Add20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~18_combout\ = \RAM_controller|Add20~17\ $ (!\RAM_controller|Add19~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add19~12_combout\,
	cin => \RAM_controller|Add20~17\,
	combout => \RAM_controller|Add20~18_combout\);

-- Location: LCCOMB_X14_Y14_N30
\RAM_controller|Add21~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~15_combout\ = \RAM_controller|Add20~18_combout\ $ (\RAM_controller|Add21~9\ $ (\RAM_controller|Add19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add20~18_combout\,
	datad => \RAM_controller|Add19~4_combout\,
	cin => \RAM_controller|Add21~9\,
	combout => \RAM_controller|Add21~15_combout\);

-- Location: LCCOMB_X17_Y15_N16
\RAM_controller|Add6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~16_combout\ = \RAM_controller|v_count_write\(9) $ (\RAM_controller|Add6~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write\(9),
	cin => \RAM_controller|Add6~15\,
	combout => \RAM_controller|Add6~16_combout\);

-- Location: LCCOMB_X16_Y15_N18
\RAM_controller|Add7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~18_combout\ = \RAM_controller|Add7~17\ $ (!\RAM_controller|Add6~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add6~16_combout\,
	cin => \RAM_controller|Add7~17\,
	combout => \RAM_controller|Add7~18_combout\);

-- Location: LCCOMB_X16_Y15_N30
\RAM_controller|Add8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~10_combout\ = \RAM_controller|Add6~8_combout\ $ (\RAM_controller|Add8~9\ $ (\RAM_controller|Add7~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~8_combout\,
	datad => \RAM_controller|Add7~18_combout\,
	cin => \RAM_controller|Add8~9\,
	combout => \RAM_controller|Add8~10_combout\);

-- Location: LCCOMB_X15_Y14_N0
\RAM_controller|Add21~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~17_combout\ = (\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add8~10_combout\))) # (!\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add21~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add21~15_combout\,
	datac => \RAM_controller|Write_addressing~4_combout\,
	datad => \RAM_controller|Add8~10_combout\,
	combout => \RAM_controller|Add21~17_combout\);

-- Location: LCCOMB_X15_Y15_N18
\RAM_controller|Add9~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~22_combout\ = \RAM_controller|Add9~20\ $ (\RAM_controller|Add21~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add21~17_combout\,
	cin => \RAM_controller|Add9~20\,
	combout => \RAM_controller|Add9~22_combout\);

-- Location: LCCOMB_X16_Y16_N4
\RAM_controller|Add9~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~24_combout\ = (\RAM_controller|Add9~22_combout\ & \RAM_controller|writeDir_16[13]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~22_combout\,
	datac => \RAM_controller|writeDir_16[13]~9_combout\,
	combout => \RAM_controller|Add9~24_combout\);

-- Location: LCCOMB_X16_Y16_N6
\RAM_controller|writeDir_16[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(14) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~24_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(14),
	datac => \RAM_controller|Add9~24_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(14));

-- Location: LCCOMB_X16_Y16_N30
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2) = (!\RAM_controller|writeDir_16\(13) & (\RAM_controller|writeEna_16~1_combout\ & \RAM_controller|writeDir_16\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(13),
	datac => \RAM_controller|writeEna_16~1_combout\,
	datad => \RAM_controller|writeDir_16\(14),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2));

-- Location: FF_X16_Y18_N21
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|readEna_16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X11_Y19_N30
\RAM_controller|Add44~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add44~12_combout\ = \RAM_controller|Add44~11\ $ (\VGA_controller|Vcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|Vcount\(9),
	cin => \RAM_controller|Add44~11\,
	combout => \RAM_controller|Add44~12_combout\);

-- Location: LCCOMB_X10_Y19_N30
\RAM_controller|Add45~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~18_combout\ = \RAM_controller|Add45~17\ $ (!\RAM_controller|Add44~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add44~12_combout\,
	cin => \RAM_controller|Add45~17\,
	combout => \RAM_controller|Add45~18_combout\);

-- Location: LCCOMB_X10_Y19_N10
\RAM_controller|Add46~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~15_combout\ = \RAM_controller|Add45~18_combout\ $ (\RAM_controller|Add46~9\ $ (\RAM_controller|Add44~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add45~18_combout\,
	datad => \RAM_controller|Add44~4_combout\,
	cin => \RAM_controller|Add46~9\,
	combout => \RAM_controller|Add46~15_combout\);

-- Location: LCCOMB_X11_Y19_N16
\RAM_controller|Add32~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~16_combout\ = \RAM_controller|Add32~15\ $ (\VGA_controller|Vcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|Vcount\(9),
	cin => \RAM_controller|Add32~15\,
	combout => \RAM_controller|Add32~16_combout\);

-- Location: LCCOMB_X12_Y18_N30
\RAM_controller|Add33~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~18_combout\ = \RAM_controller|Add33~17\ $ (!\RAM_controller|Add32~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add32~16_combout\,
	cin => \RAM_controller|Add33~17\,
	combout => \RAM_controller|Add33~18_combout\);

-- Location: LCCOMB_X11_Y18_N16
\RAM_controller|Add34~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~10_combout\ = \RAM_controller|Add32~8_combout\ $ (\RAM_controller|Add34~9\ $ (\RAM_controller|Add33~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~8_combout\,
	datad => \RAM_controller|Add33~18_combout\,
	cin => \RAM_controller|Add34~9\,
	combout => \RAM_controller|Add34~10_combout\);

-- Location: LCCOMB_X11_Y18_N22
\RAM_controller|Add46~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~17_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add34~10_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add46~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add46~15_combout\,
	datac => \RAM_controller|Add34~10_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add46~17_combout\);

-- Location: LCCOMB_X15_Y18_N18
\RAM_controller|Add35~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~22_combout\ = \RAM_controller|Add35~20\ $ (\RAM_controller|Add46~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add46~17_combout\,
	cin => \RAM_controller|Add35~20\,
	combout => \RAM_controller|Add35~22_combout\);

-- Location: LCCOMB_X16_Y18_N8
\RAM_controller|Add35~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~24_combout\ = (\RAM_controller|readDir_16[14]~2_combout\ & \RAM_controller|Add35~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[14]~2_combout\,
	datad => \RAM_controller|Add35~22_combout\,
	combout => \RAM_controller|Add35~24_combout\);

-- Location: LCCOMB_X16_Y18_N16
\RAM_controller|readDir_16[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(14) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~24_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16\(14),
	datac => \RAM_controller|Add35~24_combout\,
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(14));

-- Location: LCCOMB_X16_Y18_N14
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_16\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_16\(14),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\);

-- Location: LCCOMB_X16_Y18_N28
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2) = (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|readEna_16~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2));

-- Location: LCCOMB_X17_Y16_N10
\RAM_controller|writeDir_16[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[5]~3_combout\ = (\RAM_controller|writeEna~4_combout\ & ((\RAM_controller|writeEna_32~1_combout\) # ((!\RAM_controller|writeEna_8~0_combout\ & \RAM_controller|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna_8~0_combout\,
	datab => \RAM_controller|writeEna~4_combout\,
	datac => \RAM_controller|writeEna_32~1_combout\,
	datad => \RAM_controller|LessThan6~0_combout\,
	combout => \RAM_controller|writeDir_16[5]~3_combout\);

-- Location: LCCOMB_X16_Y19_N22
\RAM_controller|writeDir_16[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[0]~4_combout\ = (\RAM_controller|writeDir_16[5]~3_combout\ & \RAM_controller|h_count_write\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_16[5]~3_combout\,
	datad => \RAM_controller|h_count_write\(0),
	combout => \RAM_controller|writeDir_16[0]~4_combout\);

-- Location: LCCOMB_X16_Y19_N4
\RAM_controller|writeDir_16[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(0) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16[0]~4_combout\)) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16[0]~4_combout\,
	datac => \RAM_controller|writeDir_16\(0),
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(0));

-- Location: LCCOMB_X16_Y19_N12
\RAM_controller|writeDir_16[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[1]~5_combout\ = (\RAM_controller|writeDir_16[5]~3_combout\ & \RAM_controller|h_count_write\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_16[5]~3_combout\,
	datad => \RAM_controller|h_count_write\(1),
	combout => \RAM_controller|writeDir_16[1]~5_combout\);

-- Location: LCCOMB_X16_Y19_N6
\RAM_controller|writeDir_16[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(1) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16[1]~5_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(1),
	datab => \RAM_controller|writeDir_16[1]~5_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(1));

-- Location: LCCOMB_X16_Y19_N14
\RAM_controller|writeDir_16[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[2]~6_combout\ = (\RAM_controller|writeDir_16[5]~3_combout\ & \RAM_controller|h_count_write\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_16[5]~3_combout\,
	datad => \RAM_controller|h_count_write\(2),
	combout => \RAM_controller|writeDir_16[2]~6_combout\);

-- Location: LCCOMB_X16_Y19_N28
\RAM_controller|writeDir_16[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(2) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16[2]~6_combout\)) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16[2]~6_combout\,
	datac => \RAM_controller|writeDir_16\(2),
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(2));

-- Location: LCCOMB_X16_Y19_N16
\RAM_controller|writeDir_16[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[3]~7_combout\ = (\RAM_controller|writeDir_16[5]~3_combout\ & \RAM_controller|h_count_write\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_16[5]~3_combout\,
	datad => \RAM_controller|h_count_write\(3),
	combout => \RAM_controller|writeDir_16[3]~7_combout\);

-- Location: LCCOMB_X16_Y19_N30
\RAM_controller|writeDir_16[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(3) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16[3]~7_combout\)) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16[3]~7_combout\,
	datac => \RAM_controller|writeDir_16\(3),
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(3));

-- Location: LCCOMB_X17_Y16_N28
\RAM_controller|writeDir_16[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[4]~8_combout\ = (\RAM_controller|h_count_write\(4)) # (!\RAM_controller|writeDir_16[5]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16[5]~3_combout\,
	datad => \RAM_controller|h_count_write\(4),
	combout => \RAM_controller|writeDir_16[4]~8_combout\);

-- Location: LCCOMB_X17_Y16_N18
\RAM_controller|writeDir_16[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(4) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((!\RAM_controller|writeDir_16[4]~8_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(4),
	datac => \RAM_controller|writeDir_16[4]~8_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(4));

-- Location: LCCOMB_X14_Y16_N16
\RAM_controller|Add9~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~25_combout\ = (\RAM_controller|Add9~3_combout\ & (((!\RAM_controller|writeEna_8~0_combout\ & \RAM_controller|LessThan6~0_combout\)) # (!\RAM_controller|LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna_8~0_combout\,
	datab => \RAM_controller|LessThan5~3_combout\,
	datac => \RAM_controller|Add9~3_combout\,
	datad => \RAM_controller|LessThan6~0_combout\,
	combout => \RAM_controller|Add9~25_combout\);

-- Location: LCCOMB_X14_Y16_N8
\RAM_controller|writeDir_16[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(5) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|Add9~25_combout\)) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add9~25_combout\,
	datac => \RAM_controller|writeDir_16\(5),
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(5));

-- Location: LCCOMB_X14_Y15_N12
\RAM_controller|Add9~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~26_combout\ = (\RAM_controller|Add9~5_combout\ & \RAM_controller|writeDir_16[13]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add9~5_combout\,
	datad => \RAM_controller|writeDir_16[13]~9_combout\,
	combout => \RAM_controller|Add9~26_combout\);

-- Location: LCCOMB_X14_Y15_N6
\RAM_controller|writeDir_16[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(6) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~26_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(6),
	datac => \RAM_controller|Add9~26_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(6));

-- Location: LCCOMB_X14_Y15_N2
\RAM_controller|Add9~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~27_combout\ = (\RAM_controller|Add9~7_combout\ & \RAM_controller|writeDir_16[13]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~7_combout\,
	datad => \RAM_controller|writeDir_16[13]~9_combout\,
	combout => \RAM_controller|Add9~27_combout\);

-- Location: LCCOMB_X14_Y15_N20
\RAM_controller|writeDir_16[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(7) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~27_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(7),
	datac => \RAM_controller|Add9~27_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(7));

-- Location: LCCOMB_X14_Y15_N24
\RAM_controller|Add9~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~28_combout\ = (\RAM_controller|Add9~9_combout\ & \RAM_controller|writeDir_16[13]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~9_combout\,
	datad => \RAM_controller|writeDir_16[13]~9_combout\,
	combout => \RAM_controller|Add9~28_combout\);

-- Location: LCCOMB_X14_Y15_N18
\RAM_controller|writeDir_16[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(8) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~28_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(8),
	datac => \RAM_controller|Add9~28_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(8));

-- Location: LCCOMB_X14_Y15_N26
\RAM_controller|Add9~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~29_combout\ = (\RAM_controller|Add9~11_combout\ & \RAM_controller|writeDir_16[13]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add9~11_combout\,
	datac => \RAM_controller|writeDir_16[13]~9_combout\,
	combout => \RAM_controller|Add9~29_combout\);

-- Location: LCCOMB_X14_Y15_N4
\RAM_controller|writeDir_16[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(9) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~29_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(9),
	datac => \RAM_controller|Add9~29_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(9));

-- Location: LCCOMB_X14_Y15_N28
\RAM_controller|Add9~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~30_combout\ = (\RAM_controller|writeDir_16[13]~9_combout\ & \RAM_controller|Add9~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_16[13]~9_combout\,
	datad => \RAM_controller|Add9~13_combout\,
	combout => \RAM_controller|Add9~30_combout\);

-- Location: LCCOMB_X14_Y15_N30
\RAM_controller|writeDir_16[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(10) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~30_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(10),
	datac => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	datad => \RAM_controller|Add9~30_combout\,
	combout => \RAM_controller|writeDir_16\(10));

-- Location: LCCOMB_X14_Y15_N22
\RAM_controller|Add9~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~31_combout\ = (\RAM_controller|writeDir_16[13]~9_combout\ & \RAM_controller|Add9~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16[13]~9_combout\,
	datab => \RAM_controller|Add9~15_combout\,
	combout => \RAM_controller|Add9~31_combout\);

-- Location: LCCOMB_X14_Y15_N0
\RAM_controller|writeDir_16[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(11) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~31_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(11),
	datac => \RAM_controller|Add9~31_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(11));

-- Location: LCCOMB_X14_Y15_N8
\RAM_controller|Add9~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~32_combout\ = (\RAM_controller|writeDir_16[13]~9_combout\ & \RAM_controller|Add9~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16[13]~9_combout\,
	datad => \RAM_controller|Add9~17_combout\,
	combout => \RAM_controller|Add9~32_combout\);

-- Location: LCCOMB_X14_Y15_N10
\RAM_controller|writeDir_16[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(12) = (GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & ((\RAM_controller|Add9~32_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[0]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(12),
	datac => \RAM_controller|Add9~32_combout\,
	datad => \RAM_controller|writeDir_16[0]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(12));

-- Location: LCCOMB_X11_Y22_N10
\RAM_controller|readDir_16[14]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[14]~5_combout\ = (\VGA_controller|Vcount\(8) & (((!\VGA_controller|Vcount\(7))) # (!\RAM_controller|LessThan21~0_combout\))) # (!\VGA_controller|Vcount\(8) & (((\RAM_controller|LessThan16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~0_combout\,
	datab => \VGA_controller|Vcount\(7),
	datac => \VGA_controller|Vcount\(8),
	datad => \RAM_controller|LessThan16~0_combout\,
	combout => \RAM_controller|readDir_16[14]~5_combout\);

-- Location: LCCOMB_X15_Y22_N2
\RAM_controller|readDir_16[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[6]~6_combout\ = (\RAM_controller|ReadEna~3_combout\ & ((\RAM_controller|readDir_16[14]~5_combout\) # ((!\VGA_controller|Vcount\(9) & \RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[14]~5_combout\,
	datab => \VGA_controller|Vcount\(9),
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|readDir_16[6]~6_combout\);

-- Location: LCCOMB_X14_Y22_N0
\RAM_controller|readDir_16[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[0]~7_combout\ = (\RAM_controller|readDir_16[6]~6_combout\ & \VGA_controller|Hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|readDir_16[6]~6_combout\,
	datad => \VGA_controller|Hcount\(0),
	combout => \RAM_controller|readDir_16[0]~7_combout\);

-- Location: LCCOMB_X14_Y22_N30
\RAM_controller|readDir_16[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(0) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16[0]~7_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|readDir_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[0]~7_combout\,
	datac => \RAM_controller|readDir_16\(0),
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(0));

-- Location: LCCOMB_X14_Y23_N0
\RAM_controller|readDir_16[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[1]~8_combout\ = (\RAM_controller|readDir_16[6]~6_combout\ & \VGA_controller|Hcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|readDir_16[6]~6_combout\,
	datad => \VGA_controller|Hcount\(1),
	combout => \RAM_controller|readDir_16[1]~8_combout\);

-- Location: LCCOMB_X14_Y18_N30
\RAM_controller|readDir_16[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(1) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16[1]~8_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|readDir_16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[1]~8_combout\,
	datac => \RAM_controller|readDir_16\(1),
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(1));

-- Location: LCCOMB_X12_Y21_N4
\RAM_controller|readDir_16[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[2]~9_combout\ = (\VGA_controller|Hcount\(2) & \RAM_controller|readDir_16[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Hcount\(2),
	datad => \RAM_controller|readDir_16[6]~6_combout\,
	combout => \RAM_controller|readDir_16[2]~9_combout\);

-- Location: LCCOMB_X12_Y21_N8
\RAM_controller|readDir_16[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(2) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16[2]~9_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|readDir_16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[2]~9_combout\,
	datac => \RAM_controller|readDir_16\(2),
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(2));

-- Location: LCCOMB_X15_Y23_N4
\RAM_controller|readDir_16[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[3]~10_combout\ = (\VGA_controller|Hcount\(3) & \RAM_controller|readDir_16[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Hcount\(3),
	datad => \RAM_controller|readDir_16[6]~6_combout\,
	combout => \RAM_controller|readDir_16[3]~10_combout\);

-- Location: LCCOMB_X16_Y22_N4
\RAM_controller|readDir_16[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(3) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16[3]~10_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|readDir_16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[3]~10_combout\,
	datac => \RAM_controller|readDir_16\(3),
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(3));

-- Location: LCCOMB_X12_Y21_N10
\RAM_controller|readDir_16[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[4]~11_combout\ = (\VGA_controller|Hcount\(4)) # (!\RAM_controller|readDir_16[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Hcount\(4),
	datad => \RAM_controller|readDir_16[6]~6_combout\,
	combout => \RAM_controller|readDir_16[4]~11_combout\);

-- Location: LCCOMB_X12_Y21_N22
\RAM_controller|readDir_16[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(4) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((!\RAM_controller|readDir_16[4]~11_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(4),
	datac => \RAM_controller|readDir_16[4]~11_combout\,
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(4));

-- Location: LCCOMB_X15_Y22_N10
\RAM_controller|Add35~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~25_combout\ = (\RAM_controller|Add35~3_combout\ & ((\RAM_controller|LessThan23~1_combout\) # (\RAM_controller|readDir_16[14]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~3_combout\,
	datab => \RAM_controller|LessThan23~1_combout\,
	datac => \RAM_controller|readDir_16[14]~5_combout\,
	combout => \RAM_controller|Add35~25_combout\);

-- Location: LCCOMB_X15_Y22_N12
\RAM_controller|readDir_16[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(5) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~25_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(5),
	datac => \RAM_controller|Add35~25_combout\,
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(5));

-- Location: LCCOMB_X14_Y18_N6
\RAM_controller|Add35~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~26_combout\ = (\RAM_controller|Add35~5_combout\ & \RAM_controller|readDir_16[14]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~5_combout\,
	datad => \RAM_controller|readDir_16[14]~2_combout\,
	combout => \RAM_controller|Add35~26_combout\);

-- Location: LCCOMB_X14_Y18_N28
\RAM_controller|readDir_16[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(6) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~26_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16\(6),
	datac => \RAM_controller|Add35~26_combout\,
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(6));

-- Location: LCCOMB_X14_Y18_N24
\RAM_controller|Add35~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~27_combout\ = (\RAM_controller|Add35~7_combout\ & \RAM_controller|readDir_16[14]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~7_combout\,
	datab => \RAM_controller|readDir_16[14]~2_combout\,
	combout => \RAM_controller|Add35~27_combout\);

-- Location: LCCOMB_X14_Y18_N14
\RAM_controller|readDir_16[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(7) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|Add35~27_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|readDir_16\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add35~27_combout\,
	datac => \RAM_controller|readDir_16\(7),
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(7));

-- Location: LCCOMB_X14_Y18_N26
\RAM_controller|Add35~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~28_combout\ = (\RAM_controller|Add35~9_combout\ & \RAM_controller|readDir_16[14]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~9_combout\,
	datac => \RAM_controller|readDir_16[14]~2_combout\,
	combout => \RAM_controller|Add35~28_combout\);

-- Location: LCCOMB_X14_Y18_N4
\RAM_controller|readDir_16[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(8) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~28_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16\(8),
	datac => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	datad => \RAM_controller|Add35~28_combout\,
	combout => \RAM_controller|readDir_16\(8));

-- Location: LCCOMB_X14_Y18_N8
\RAM_controller|Add35~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~29_combout\ = (\RAM_controller|Add35~11_combout\ & \RAM_controller|readDir_16[14]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add35~11_combout\,
	datac => \RAM_controller|readDir_16[14]~2_combout\,
	combout => \RAM_controller|Add35~29_combout\);

-- Location: LCCOMB_X14_Y18_N22
\RAM_controller|readDir_16[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(9) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~29_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(9),
	datac => \RAM_controller|Add35~29_combout\,
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(9));

-- Location: LCCOMB_X15_Y18_N28
\RAM_controller|Add35~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~30_combout\ = (\RAM_controller|Add35~13_combout\ & \RAM_controller|readDir_16[14]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~13_combout\,
	datad => \RAM_controller|readDir_16[14]~2_combout\,
	combout => \RAM_controller|Add35~30_combout\);

-- Location: LCCOMB_X15_Y18_N26
\RAM_controller|readDir_16[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(10) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~30_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(10),
	datac => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	datad => \RAM_controller|Add35~30_combout\,
	combout => \RAM_controller|readDir_16\(10));

-- Location: LCCOMB_X15_Y18_N22
\RAM_controller|Add35~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~31_combout\ = (\RAM_controller|readDir_16[14]~2_combout\ & \RAM_controller|Add35~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|readDir_16[14]~2_combout\,
	datad => \RAM_controller|Add35~15_combout\,
	combout => \RAM_controller|Add35~31_combout\);

-- Location: LCCOMB_X15_Y18_N24
\RAM_controller|readDir_16[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(11) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~31_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16\(11),
	datac => \RAM_controller|Add35~31_combout\,
	datad => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(11));

-- Location: LCCOMB_X15_Y18_N20
\RAM_controller|Add35~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~32_combout\ = (\RAM_controller|readDir_16[14]~2_combout\ & \RAM_controller|Add35~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[14]~2_combout\,
	datac => \RAM_controller|Add35~17_combout\,
	combout => \RAM_controller|Add35~32_combout\);

-- Location: LCCOMB_X15_Y18_N30
\RAM_controller|readDir_16[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(12) = (GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & ((\RAM_controller|Add35~32_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[7]~12clkctrl_outclk\) & (\RAM_controller|readDir_16\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(12),
	datac => \RAM_controller|readDir_16[7]~12clkctrl_outclk\,
	datad => \RAM_controller|Add35~32_combout\,
	combout => \RAM_controller|readDir_16\(12));

-- Location: M9K_X13_Y14_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y16_N12
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2) = (!\RAM_controller|writeDir_16\(14) & (\RAM_controller|writeEna_16~1_combout\ & !\RAM_controller|writeDir_16\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(14),
	datac => \RAM_controller|writeEna_16~1_combout\,
	datad => \RAM_controller|writeDir_16\(13),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2));

-- Location: LCCOMB_X16_Y18_N30
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2) = (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ & (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|readEna_16~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2));

-- Location: M9K_X13_Y15_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y18_N15
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	ena => \RAM_controller|readEna_16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X14_Y18_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) 
-- & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: LCCOMB_X16_Y16_N24
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2) = (\RAM_controller|writeDir_16\(13) & (\RAM_controller|writeEna_16~1_combout\ & \RAM_controller|writeDir_16\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(13),
	datac => \RAM_controller|writeEna_16~1_combout\,
	datad => \RAM_controller|writeDir_16\(14),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2));

-- Location: LCCOMB_X16_Y18_N24
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\ = (\RAM_controller|readDir_16\(13) & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\,
	datab => \RAM_controller|readDir_16\(13),
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	datad => \RAM_controller|readEna_16~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\);

-- Location: M9K_X13_Y10_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y16_N18
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2) = (!\RAM_controller|writeDir_16\(14) & (\RAM_controller|writeEna_16~1_combout\ & \RAM_controller|writeDir_16\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(14),
	datac => \RAM_controller|writeEna_16~1_combout\,
	datad => \RAM_controller|writeDir_16\(13),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2));

-- Location: LCCOMB_X16_Y18_N22
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2) = (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\,
	datad => \RAM_controller|readEna_16~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2));

-- Location: M9K_X13_Y4_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y18_N2
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\ & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: LCCOMB_X22_Y18_N6
\RAM_controller|D_out[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~14_combout\ = (\RAM_controller|D_out[3]~11_combout\ & (((\RAM_controller|D_out[3]~13_combout\)))) # (!\RAM_controller|D_out[3]~11_combout\ & ((\RAM_controller|D_out[3]~13_combout\ & 
-- (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)) # (!\RAM_controller|D_out[3]~13_combout\ & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\,
	datac => \RAM_controller|D_out[3]~11_combout\,
	datad => \RAM_controller|D_out[3]~13_combout\,
	combout => \RAM_controller|D_out[0]~14_combout\);

-- Location: LCCOMB_X22_Y18_N16
\RAM_controller|D_out[0]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~15_combout\ = (\RAM_controller|D_out[3]~11_combout\ & ((\RAM_controller|D_out[0]~14_combout\ & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))) # (!\RAM_controller|D_out[0]~14_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\)))) # (!\RAM_controller|D_out[3]~11_combout\ & (((\RAM_controller|D_out[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datac => \RAM_controller|D_out[3]~11_combout\,
	datad => \RAM_controller|D_out[0]~14_combout\,
	combout => \RAM_controller|D_out[0]~15_combout\);

-- Location: LCCOMB_X21_Y18_N12
\VGA_controller|red~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~1_combout\ = (\VGA_controller|red~0_combout\ & ((\RAM_controller|D_out[0]~7_combout\) # ((\RAM_controller|D_out[3]~18_combout\ & \RAM_controller|D_out[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|red~0_combout\,
	datab => \RAM_controller|D_out[0]~7_combout\,
	datac => \RAM_controller|D_out[3]~18_combout\,
	datad => \RAM_controller|D_out[0]~15_combout\,
	combout => \VGA_controller|red~1_combout\);

-- Location: LCCOMB_X21_Y18_N20
\VGA_controller|red[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red[0]~feeder_combout\ = \VGA_controller|red~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~1_combout\,
	combout => \VGA_controller|red[0]~feeder_combout\);

-- Location: FF_X21_Y18_N21
\VGA_controller|red[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red[0]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|red\(0));

-- Location: IOIBUF_X0_Y27_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: M9K_X25_Y8_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y1_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y26_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y3_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\);

-- Location: LCCOMB_X20_Y18_N22
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\);

-- Location: LCCOMB_X20_Y18_N4
\RAM_controller|D_out[1]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[1]~19_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\ & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2) & ((\RAM_controller|D_out~2_combout\) # 
-- (\RAM_controller|D_out[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \RAM_controller|D_out~2_combout\,
	datad => \RAM_controller|D_out[3]~6_combout\,
	combout => \RAM_controller|D_out[1]~19_combout\);

-- Location: M9K_X13_Y24_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	portbre => \RAM_controller|readEna_8~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~4_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y18_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	portbre => \RAM_controller|readEna_8~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~5_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y2_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y7_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y18_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y22_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N18
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\);

-- Location: LCCOMB_X20_Y18_N16
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\);

-- Location: M9K_X13_Y11_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y17_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y18_N12
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5~portbdataout\) # (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & 
-- ((!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\);

-- Location: M9K_X25_Y16_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y5_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y18_N10
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\ & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13~portbdataout\) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\);

-- Location: LCCOMB_X22_Y18_N4
\RAM_controller|D_out[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[1]~20_combout\ = (\RAM_controller|D_out[3]~11_combout\ & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\) # ((\RAM_controller|D_out[3]~13_combout\)))) # (!\RAM_controller|D_out[3]~11_combout\ & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\ & !\RAM_controller|D_out[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\,
	datac => \RAM_controller|D_out[3]~11_combout\,
	datad => \RAM_controller|D_out[3]~13_combout\,
	combout => \RAM_controller|D_out[1]~20_combout\);

-- Location: LCCOMB_X21_Y18_N24
\RAM_controller|D_out[1]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[1]~21_combout\ = (\RAM_controller|D_out[3]~13_combout\ & ((\RAM_controller|D_out[1]~20_combout\ & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # (!\RAM_controller|D_out[1]~20_combout\ & 
-- (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))) # (!\RAM_controller|D_out[3]~13_combout\ & (((\RAM_controller|D_out[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datab => \RAM_controller|D_out[3]~13_combout\,
	datac => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datad => \RAM_controller|D_out[1]~20_combout\,
	combout => \RAM_controller|D_out[1]~21_combout\);

-- Location: LCCOMB_X21_Y18_N6
\VGA_controller|red~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~2_combout\ = (\VGA_controller|red~0_combout\ & ((\RAM_controller|D_out[1]~19_combout\) # ((\RAM_controller|D_out[3]~18_combout\ & \RAM_controller|D_out[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|red~0_combout\,
	datab => \RAM_controller|D_out[1]~19_combout\,
	datac => \RAM_controller|D_out[3]~18_combout\,
	datad => \RAM_controller|D_out[1]~21_combout\,
	combout => \VGA_controller|red~2_combout\);

-- Location: LCCOMB_X21_Y18_N18
\VGA_controller|red[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red[1]~feeder_combout\ = \VGA_controller|red~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~2_combout\,
	combout => \VGA_controller|red[1]~feeder_combout\);

-- Location: FF_X21_Y18_N19
\VGA_controller|red[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red[1]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|red\(1));

-- Location: IOIBUF_X0_Y22_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: M9K_X25_Y10_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y5_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y2_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y9_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N10
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\);

-- Location: LCCOMB_X20_Y18_N12
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\);

-- Location: LCCOMB_X20_Y18_N26
\RAM_controller|D_out[2]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[2]~22_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\ & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2) & ((\RAM_controller|D_out~2_combout\) # 
-- (\RAM_controller|D_out[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \RAM_controller|D_out~2_combout\,
	datad => \RAM_controller|D_out[3]~6_combout\,
	combout => \RAM_controller|D_out[2]~22_combout\);

-- Location: M9K_X13_Y26_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y15_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y24_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y19_N16
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10~portbdataout\) # ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\);

-- Location: M9K_X13_Y1_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y19_N30
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14~portbdataout\) # ((!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\ & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\);

-- Location: M9K_X13_Y20_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	portbre => \RAM_controller|readEna_8~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~5_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y25_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	portbre => \RAM_controller|readEna_8~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~4_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y13_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y8_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y9_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y12_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y18_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\);

-- Location: LCCOMB_X16_Y18_N18
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\);

-- Location: LCCOMB_X22_Y18_N2
\RAM_controller|D_out[2]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[2]~23_combout\ = (\RAM_controller|D_out[3]~11_combout\ & (((\RAM_controller|D_out[3]~13_combout\)))) # (!\RAM_controller|D_out[3]~11_combout\ & ((\RAM_controller|D_out[3]~13_combout\ & 
-- (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)) # (!\RAM_controller|D_out[3]~13_combout\ & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\,
	datac => \RAM_controller|D_out[3]~11_combout\,
	datad => \RAM_controller|D_out[3]~13_combout\,
	combout => \RAM_controller|D_out[2]~23_combout\);

-- Location: LCCOMB_X22_Y18_N28
\RAM_controller|D_out[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[2]~24_combout\ = (\RAM_controller|D_out[3]~11_combout\ & ((\RAM_controller|D_out[2]~23_combout\ & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))) # (!\RAM_controller|D_out[2]~23_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\)))) # (!\RAM_controller|D_out[3]~11_combout\ & (((\RAM_controller|D_out[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datac => \RAM_controller|D_out[3]~11_combout\,
	datad => \RAM_controller|D_out[2]~23_combout\,
	combout => \RAM_controller|D_out[2]~24_combout\);

-- Location: LCCOMB_X21_Y18_N16
\VGA_controller|red~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~3_combout\ = (\VGA_controller|red~0_combout\ & ((\RAM_controller|D_out[2]~22_combout\) # ((\RAM_controller|D_out[3]~18_combout\ & \RAM_controller|D_out[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|D_out[2]~22_combout\,
	datab => \VGA_controller|red~0_combout\,
	datac => \RAM_controller|D_out[3]~18_combout\,
	datad => \RAM_controller|D_out[2]~24_combout\,
	combout => \VGA_controller|red~3_combout\);

-- Location: LCCOMB_X21_Y18_N8
\VGA_controller|red[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red[2]~feeder_combout\ = \VGA_controller|red~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~3_combout\,
	combout => \VGA_controller|red[2]~feeder_combout\);

-- Location: FF_X21_Y18_N9
\VGA_controller|red[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red[2]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|red\(2));

-- Location: IOIBUF_X0_Y25_N15
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: M9K_X13_Y27_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y21_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y11_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y3_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y19_N4
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23~portbdataout\) # ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & 
-- !\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\);

-- Location: LCCOMB_X26_Y19_N14
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31~portbdataout\) # ((!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\ & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\);

-- Location: LCCOMB_X21_Y18_N22
\RAM_controller|D_out[3]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~25_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\ & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2) & ((\RAM_controller|D_out~2_combout\) # 
-- (\RAM_controller|D_out[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \RAM_controller|D_out~2_combout\,
	datad => \RAM_controller|D_out[3]~6_combout\,
	combout => \RAM_controller|D_out[3]~25_combout\);

-- Location: M9K_X13_Y23_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	portbre => \RAM_controller|readEna_8~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~4_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y22_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	portbre => \RAM_controller|readEna_8~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~5_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y6_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y17_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y25_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N24
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11~portbdataout\) # ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & 
-- !\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\);

-- Location: M9K_X13_Y28_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	portbre => \RAM_controller|readEna_32~2_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N2
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15~portbdataout\) # ((!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\ & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\);

-- Location: M9K_X13_Y7_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y6_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\,
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y12_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y16_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	portbre => \RAM_controller|readEna_16~1_combout\,
	clk0 => \clk12M~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2),
	clr1 => \SW[1]~input_o\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y18_N16
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7~portbdataout\) # (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & 
-- ((!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\);

-- Location: LCCOMB_X14_Y18_N18
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\ & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\);

-- Location: LCCOMB_X21_Y18_N4
\RAM_controller|D_out[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~26_combout\ = (\RAM_controller|D_out[3]~11_combout\ & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\) # ((\RAM_controller|D_out[3]~13_combout\)))) # (!\RAM_controller|D_out[3]~11_combout\ & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\ & !\RAM_controller|D_out[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\,
	datac => \RAM_controller|D_out[3]~11_combout\,
	datad => \RAM_controller|D_out[3]~13_combout\,
	combout => \RAM_controller|D_out[3]~26_combout\);

-- Location: LCCOMB_X21_Y18_N10
\RAM_controller|D_out[3]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~27_combout\ = (\RAM_controller|D_out[3]~26_combout\ & (((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7~portbdataout\) # (!\RAM_controller|D_out[3]~13_combout\)))) # 
-- (!\RAM_controller|D_out[3]~26_combout\ & (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ((\RAM_controller|D_out[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datac => \RAM_controller|D_out[3]~26_combout\,
	datad => \RAM_controller|D_out[3]~13_combout\,
	combout => \RAM_controller|D_out[3]~27_combout\);

-- Location: LCCOMB_X21_Y18_N14
\VGA_controller|red~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~4_combout\ = (\VGA_controller|red~0_combout\ & ((\RAM_controller|D_out[3]~25_combout\) # ((\RAM_controller|D_out[3]~18_combout\ & \RAM_controller|D_out[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|D_out[3]~25_combout\,
	datab => \VGA_controller|red~0_combout\,
	datac => \RAM_controller|D_out[3]~18_combout\,
	datad => \RAM_controller|D_out[3]~27_combout\,
	combout => \VGA_controller|red~4_combout\);

-- Location: LCCOMB_X21_Y18_N30
\VGA_controller|red[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red[3]~feeder_combout\ = \VGA_controller|red~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|red~4_combout\,
	combout => \VGA_controller|red[3]~feeder_combout\);

-- Location: FF_X21_Y18_N31
\VGA_controller|red[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red[3]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|red\(3));

-- Location: LCCOMB_X22_Y18_N18
\VGA_controller|green~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green~0_combout\ = (\VGA_controller|set_color~q\) # ((\RAM_controller|D_out[0]~7_combout\) # ((\RAM_controller|D_out[3]~18_combout\ & \RAM_controller|D_out[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|set_color~q\,
	datab => \RAM_controller|D_out[0]~7_combout\,
	datac => \RAM_controller|D_out[3]~18_combout\,
	datad => \RAM_controller|D_out[0]~15_combout\,
	combout => \VGA_controller|green~0_combout\);

-- Location: LCCOMB_X22_Y18_N12
\VGA_controller|green~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green~1_combout\ = (\VGA_controller|video_on_v~q\ & (\VGA_controller|video_on_h~q\ & \VGA_controller|green~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|video_on_v~q\,
	datac => \VGA_controller|video_on_h~q\,
	datad => \VGA_controller|green~0_combout\,
	combout => \VGA_controller|green~1_combout\);

-- Location: FF_X22_Y18_N13
\VGA_controller|green[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|green~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|green\(0));

-- Location: LCCOMB_X21_Y18_N28
\VGA_controller|green~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green~2_combout\ = (\VGA_controller|set_color~q\) # ((\RAM_controller|D_out[1]~19_combout\) # ((\RAM_controller|D_out[3]~18_combout\ & \RAM_controller|D_out[1]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|set_color~q\,
	datab => \RAM_controller|D_out[1]~19_combout\,
	datac => \RAM_controller|D_out[3]~18_combout\,
	datad => \RAM_controller|D_out[1]~21_combout\,
	combout => \VGA_controller|green~2_combout\);

-- Location: LCCOMB_X21_Y18_N0
\VGA_controller|green~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green~3_combout\ = (\VGA_controller|video_on_v~q\ & (\VGA_controller|video_on_h~q\ & \VGA_controller|green~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|video_on_v~q\,
	datac => \VGA_controller|video_on_h~q\,
	datad => \VGA_controller|green~2_combout\,
	combout => \VGA_controller|green~3_combout\);

-- Location: FF_X21_Y18_N1
\VGA_controller|green[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|green~3_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|green\(1));

-- Location: LCCOMB_X22_Y18_N0
\VGA_controller|green~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green~4_combout\ = (\RAM_controller|D_out[2]~22_combout\) # ((\VGA_controller|set_color~q\) # ((\RAM_controller|D_out[3]~18_combout\ & \RAM_controller|D_out[2]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|D_out[2]~22_combout\,
	datab => \VGA_controller|set_color~q\,
	datac => \RAM_controller|D_out[3]~18_combout\,
	datad => \RAM_controller|D_out[2]~24_combout\,
	combout => \VGA_controller|green~4_combout\);

-- Location: LCCOMB_X22_Y18_N26
\VGA_controller|green~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green~5_combout\ = (\VGA_controller|video_on_v~q\ & (\VGA_controller|video_on_h~q\ & \VGA_controller|green~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|video_on_v~q\,
	datac => \VGA_controller|video_on_h~q\,
	datad => \VGA_controller|green~4_combout\,
	combout => \VGA_controller|green~5_combout\);

-- Location: FF_X22_Y18_N27
\VGA_controller|green[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|green~5_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|green\(2));

-- Location: LCCOMB_X21_Y18_N2
\VGA_controller|green~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green~6_combout\ = (\RAM_controller|D_out[3]~25_combout\) # ((\VGA_controller|set_color~q\) # ((\RAM_controller|D_out[3]~18_combout\ & \RAM_controller|D_out[3]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|D_out[3]~25_combout\,
	datab => \VGA_controller|set_color~q\,
	datac => \RAM_controller|D_out[3]~18_combout\,
	datad => \RAM_controller|D_out[3]~27_combout\,
	combout => \VGA_controller|green~6_combout\);

-- Location: LCCOMB_X21_Y18_N26
\VGA_controller|green~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green~7_combout\ = (\VGA_controller|video_on_v~q\ & (\VGA_controller|video_on_h~q\ & \VGA_controller|green~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|video_on_v~q\,
	datac => \VGA_controller|video_on_h~q\,
	datad => \VGA_controller|green~6_combout\,
	combout => \VGA_controller|green~7_combout\);

-- Location: FF_X21_Y18_N27
\VGA_controller|green[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|green~7_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|green\(3));

-- Location: FF_X21_Y18_N13
\VGA_controller|blue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|blue\(0));

-- Location: FF_X21_Y18_N7
\VGA_controller|blue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|blue\(1));

-- Location: FF_X21_Y18_N17
\VGA_controller|blue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red~3_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|blue\(2));

-- Location: FF_X21_Y18_N15
\VGA_controller|blue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|blue\(3));

-- Location: LCCOMB_X4_Y23_N20
\VGA_controller|process_0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~2_combout\ = (\VGA_controller|h_count\(3)) # ((!\VGA_controller|h_count\(5) & (\VGA_controller|h_count\(1) & \VGA_controller|h_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(3),
	datab => \VGA_controller|h_count\(5),
	datac => \VGA_controller|h_count\(1),
	datad => \VGA_controller|h_count\(0),
	combout => \VGA_controller|process_0~2_combout\);

-- Location: LCCOMB_X4_Y23_N30
\VGA_controller|process_0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~3_combout\ = (\VGA_controller|h_count\(4) & ((\VGA_controller|h_count\(2)) # (\VGA_controller|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(2),
	datab => \VGA_controller|h_count\(4),
	datad => \VGA_controller|process_0~2_combout\,
	combout => \VGA_controller|process_0~3_combout\);

-- Location: LCCOMB_X10_Y23_N22
\VGA_controller|process_0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~1_combout\ = (\VGA_controller|h_count\(9) & (!\VGA_controller|h_count\(8) & \VGA_controller|h_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(9),
	datac => \VGA_controller|h_count\(8),
	datad => \VGA_controller|h_count\(7),
	combout => \VGA_controller|process_0~1_combout\);

-- Location: LCCOMB_X4_Y23_N22
\VGA_controller|process_0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~4_combout\ = ((\VGA_controller|h_count\(6) & (\VGA_controller|h_count\(5) & \VGA_controller|process_0~3_combout\)) # (!\VGA_controller|h_count\(6) & (!\VGA_controller|h_count\(5) & !\VGA_controller|process_0~3_combout\))) # 
-- (!\VGA_controller|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(6),
	datab => \VGA_controller|h_count\(5),
	datac => \VGA_controller|process_0~3_combout\,
	datad => \VGA_controller|process_0~1_combout\,
	combout => \VGA_controller|process_0~4_combout\);

-- Location: FF_X4_Y23_N23
\VGA_controller|Hsync_aux\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|process_0~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hsync_aux~q\);

-- Location: FF_X4_Y23_N31
\VGA_controller|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|Hsync_aux~q\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hsync~q\);

-- Location: LCCOMB_X3_Y23_N18
\VGA_controller|process_0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~5_combout\ = (\VGA_controller|v_count\(4)) # ((\VGA_controller|v_count\(1) $ (!\VGA_controller|v_count\(0))) # (!\VGA_controller|v_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(1),
	datab => \VGA_controller|v_count\(0),
	datac => \VGA_controller|v_count\(4),
	datad => \VGA_controller|v_count\(5),
	combout => \VGA_controller|process_0~5_combout\);

-- Location: LCCOMB_X3_Y23_N26
\VGA_controller|process_0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~6_combout\ = ((\VGA_controller|process_0~5_combout\) # ((\VGA_controller|v_count\(9)) # (!\VGA_controller|LessThan6~0_combout\))) # (!\VGA_controller|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|process_0~0_combout\,
	datab => \VGA_controller|process_0~5_combout\,
	datac => \VGA_controller|LessThan6~0_combout\,
	datad => \VGA_controller|v_count\(9),
	combout => \VGA_controller|process_0~6_combout\);

-- Location: FF_X3_Y23_N27
\VGA_controller|Vsync_aux\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|process_0~6_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vsync_aux~q\);

-- Location: FF_X4_Y23_N11
\VGA_controller|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|Vsync_aux~q\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vsync~q\);
END structure;


