{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519273952903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519273952913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 23:32:32 2018 " "Processing started: Wed Feb 21 23:32:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519273952913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1519273952913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Debug " "Command: quartus_drc Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1519273952914 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1519273955113 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1519273955186 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1519273955186 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1519273955186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1519273955186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519273955241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519273955241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519273955241 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1519273955241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1519273955291 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 147 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 147 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 7753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 9655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " Decoder6~0 " "Node  \"Decoder6~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~_wirecell " "Node  \"PC\[8\]~_wirecell\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 7642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " Selector43~1 " "Node  \"Selector43~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[13\]~DUPLICATE " "Node  \"PC\[13\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 9659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " Selector44~1 " "Node  \"Selector44~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 9656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " regs~2677 " "Node  \"regs~2677\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " Selector46~1 " "Node  \"Selector46~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[10\] " "Node  \"PC\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " Selector45~1 " "Node  \"Selector45~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " regs~2597 " "Node  \"regs~2597\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " WideOr49~0 " "Node  \"WideOr49~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[11\]~DUPLICATE " "Node  \"PC\[11\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 9658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " regs~2679 " "Node  \"regs~2679\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " Selector48~1 " "Node  \"Selector48~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 9657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " thebus\[9\]~78 " "Node  \"thebus\[9\]~78\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " dmem~36 " "Node  \"dmem~36\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " thebus\[5\]~51 " "Node  \"thebus\[5\]~51\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " Selector47~1 " "Node  \"Selector47~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " PC\[12\] " "Node  \"PC\[12\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " regs~2599 " "Node  \"regs~2599\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " thebus\[12\]~93 " "Node  \"thebus\[12\]~93\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_NODES_INFO" " dmem~37 " "Node  \"dmem~37\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956666 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1519273956666 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1519273956666 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 7753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " Selector43~1 " "Node  \"Selector43~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " Selector44~1 " "Node  \"Selector44~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " Selector45~1 " "Node  \"Selector45~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " Selector46~1 " "Node  \"Selector46~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " Selector47~1 " "Node  \"Selector47~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " Selector48~1 " "Node  \"Selector48~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[5\]~51 " "Node  \"thebus\[5\]~51\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[3\]~36 " "Node  \"thebus\[3\]~36\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[9\]~78 " "Node  \"thebus\[9\]~78\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[7\]~66 " "Node  \"thebus\[7\]~66\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[11\]~88 " "Node  \"thebus\[11\]~88\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[4\]~43 " "Node  \"thebus\[4\]~43\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[6\]~59 " "Node  \"thebus\[6\]~59\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[10\]~83 " "Node  \"thebus\[10\]~83\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[2\]~26 " "Node  \"thebus\[2\]~26\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[12\]~93 " "Node  \"thebus\[12\]~93\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[8\]~73 " "Node  \"thebus\[8\]~73\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[14\]~103 " "Node  \"thebus\[14\]~103\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[13\]~98 " "Node  \"thebus\[13\]~98\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[1\]~15 " "Node  \"thebus\[1\]~15\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[0\]~4 " "Node  \"thebus\[0\]~4\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[17\]~121 " "Node  \"thebus\[17\]~121\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[21\]~144 " "Node  \"thebus\[21\]~144\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[20\]~139 " "Node  \"thebus\[20\]~139\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[22\]~149 " "Node  \"thebus\[22\]~149\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[15\]~109 " "Node  \"thebus\[15\]~109\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[26\]~178 " "Node  \"thebus\[26\]~178\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_NODES_INFO" " thebus\[18\]~127 " "Node  \"thebus\[18\]~127\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519273956671 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1519273956671 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1519273956671 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "197 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 197 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1519273956673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519273956969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 23:32:36 2018 " "Processing ended: Wed Feb 21 23:32:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519273956969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519273956969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519273956969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1519273956969 ""}
