static inline void F_1 ( void (* F_2) ( void * V_1 ) , void * V_1 )\r\n{\r\nF_3 () ;\r\n#if ! F_4 ( V_2 ) && ! F_4 ( V_3 )\r\nF_5 ( F_2 , V_1 , 1 ) ;\r\n#endif\r\nF_2 ( V_1 ) ;\r\nF_6 () ;\r\n}\r\nstatic void F_7 ( void ) {}\r\nstatic inline void F_8 ( unsigned long V_4 )\r\n{\r\nV_5 ;\r\nF_9 ( V_4 ) ;\r\n}\r\nstatic inline void F_10 ( unsigned long V_4 )\r\n{\r\nV_5 ;\r\nF_11 ( V_4 ) ;\r\n}\r\nstatic void T_1 F_12 ( void )\r\n{\r\nunsigned long V_6 = F_13 () ;\r\nif ( V_6 == 0 )\r\nV_7 = ( void * ) F_7 ;\r\nelse if ( V_6 == 16 )\r\nV_7 = V_8 ;\r\nelse if ( V_6 == 32 )\r\nV_7 = F_8 ;\r\nelse if ( V_6 == 64 )\r\nV_7 = F_10 ;\r\n}\r\nstatic void T_1 F_14 ( void )\r\n{\r\nunsigned long V_6 = F_13 () ;\r\nif ( V_6 == 0 )\r\nV_9 = ( void * ) F_7 ;\r\nelse if ( V_6 == 16 )\r\nV_9 = V_10 ;\r\nelse if ( V_6 == 32 )\r\nV_9 = V_11 ;\r\nelse if ( V_6 == 64 )\r\nV_9 = V_12 ;\r\n}\r\nstatic void T_1 F_15 ( void )\r\n{\r\nunsigned long V_6 = F_13 () ;\r\nif ( V_6 == 0 )\r\nV_13 = ( void * ) F_7 ;\r\nelse if ( V_6 == 16 )\r\nV_13 = V_14 ;\r\nelse if ( V_6 == 32 )\r\nV_13 = V_15 ;\r\nelse if ( V_6 == 64 )\r\nV_13 = V_16 ;\r\n}\r\nstatic inline void F_16 ( void )\r\n{\r\nunsigned long V_17 ;\r\nF_17 ( V_17 ) ;\r\nF_18 () ;\r\nF_19 ( V_17 ) ;\r\n}\r\nstatic inline void F_20 ( void )\r\n{\r\nunsigned long V_18 = V_19 ;\r\nunsigned long V_20 = V_18 + V_21 . V_22 . V_23 ;\r\nunsigned long V_24 = 1UL << V_21 . V_22 . V_25 ;\r\nunsigned long V_26 = V_21 . V_22 . V_27 <<\r\nV_21 . V_22 . V_25 ;\r\nunsigned long V_28 , V_4 ;\r\nV_29 ;\r\nfor ( V_28 = 0 ; V_28 < V_26 ; V_28 += V_24 )\r\nfor ( V_4 = V_18 + 0x400 ; V_4 < V_20 ; V_4 += 0x400 * 2 )\r\nF_21 ( V_4 | V_28 , V_30 ) ;\r\nV_31 ;\r\nfor ( V_28 = 0 ; V_28 < V_26 ; V_28 += V_24 )\r\nfor ( V_4 = V_18 ; V_4 < V_20 ; V_4 += 0x400 * 2 )\r\nF_21 ( V_4 | V_28 , V_30 ) ;\r\n}\r\nstatic inline void F_22 ( unsigned long V_32 )\r\n{\r\nunsigned long V_17 ;\r\nF_17 ( V_17 ) ;\r\nF_23 ( V_32 ) ;\r\nF_19 ( V_17 ) ;\r\n}\r\nstatic inline void F_24 ( unsigned long V_32 )\r\n{\r\nunsigned long V_33 = V_21 . V_22 . V_23 - 1 ;\r\nunsigned long V_18 = V_19 + ( V_32 & V_33 ) ;\r\nunsigned long V_20 = V_18 + V_34 ;\r\nunsigned long V_24 = 1UL << V_21 . V_22 . V_25 ;\r\nunsigned long V_26 = V_21 . V_22 . V_27 <<\r\nV_21 . V_22 . V_25 ;\r\nunsigned long V_28 , V_4 ;\r\nV_29 ;\r\nfor ( V_28 = 0 ; V_28 < V_26 ; V_28 += V_24 )\r\nfor ( V_4 = V_18 + 0x400 ; V_4 < V_20 ; V_4 += 0x400 * 2 )\r\nF_21 ( V_4 | V_28 , V_30 ) ;\r\nV_31 ;\r\nfor ( V_28 = 0 ; V_28 < V_26 ; V_28 += V_24 )\r\nfor ( V_4 = V_18 ; V_4 < V_20 ; V_4 += 0x400 * 2 )\r\nF_21 ( V_4 | V_28 , V_30 ) ;\r\n}\r\nstatic void T_1 F_25 ( void )\r\n{\r\nunsigned long V_35 = F_26 () ;\r\nif ( V_35 == 0 )\r\nV_36 = ( void * ) F_7 ;\r\nelse if ( V_35 == 16 )\r\nV_36 = V_37 ;\r\nelse if ( V_35 == 32 )\r\nV_36 = V_38 ;\r\nelse if ( V_35 == 64 )\r\nV_36 = V_39 ;\r\n}\r\nstatic void T_1 F_27 ( void )\r\n{\r\nunsigned long V_35 = F_26 () ;\r\nif ( V_35 == 0 )\r\nV_40 = ( void * ) F_7 ;\r\nelse if ( V_35 == 16 )\r\nV_40 = V_41 ;\r\nelse if ( V_35 == 32 ) {\r\nif ( V_42 && F_28 () )\r\nV_40 =\r\nF_22 ;\r\nelse if ( V_43 )\r\nV_40 =\r\nF_24 ;\r\nelse\r\nV_40 =\r\nF_23 ;\r\n} else if ( V_35 == 64 )\r\nV_40 = V_44 ;\r\n}\r\nstatic void T_1 F_29 ( void )\r\n{\r\nunsigned long V_35 = F_26 () ;\r\nif ( V_35 == 0 )\r\nV_45 = ( void * ) F_7 ;\r\nelse if ( V_35 == 16 )\r\nV_45 = V_46 ;\r\nelse if ( V_35 == 32 ) {\r\nif ( V_42 && F_28 () )\r\nV_45 = F_16 ;\r\nelse if ( V_43 )\r\nV_45 = F_20 ;\r\nelse\r\nV_45 = F_18 ;\r\n} else if ( V_35 == 64 )\r\nV_45 = V_47 ;\r\n}\r\nstatic void T_1 F_30 ( void )\r\n{\r\nunsigned long V_48 = F_31 () ;\r\nif ( V_49 == 0 )\r\nV_50 = ( void * ) F_7 ;\r\nelse if ( V_48 == 16 )\r\nV_50 = V_51 ;\r\nelse if ( V_48 == 32 )\r\nV_50 = V_52 ;\r\nelse if ( V_48 == 64 )\r\nV_50 = V_53 ;\r\nelse if ( V_48 == 128 )\r\nV_50 = V_54 ;\r\n}\r\nstatic void T_1 F_32 ( void )\r\n{\r\nunsigned long V_48 = F_31 () ;\r\nif ( V_49 == 0 )\r\nV_55 = ( void * ) F_7 ;\r\nelse if ( V_48 == 16 )\r\nV_55 = V_56 ;\r\nelse if ( V_48 == 32 )\r\nV_55 = V_57 ;\r\nelse if ( V_48 == 64 )\r\nV_55 = V_58 ;\r\nelse if ( V_48 == 128 )\r\nV_55 = V_59 ;\r\n}\r\nstatic void T_1 F_33 ( void )\r\n{\r\nunsigned long V_48 = F_31 () ;\r\nif ( V_49 == 0 )\r\nV_60 = ( void * ) F_7 ;\r\nelse if ( V_48 == 16 )\r\nV_60 = V_61 ;\r\nelse if ( V_48 == 32 )\r\nV_60 = V_62 ;\r\nelse if ( V_48 == 64 )\r\nV_60 = V_63 ;\r\nelse if ( V_48 == 128 )\r\nV_60 = V_64 ;\r\n}\r\nstatic inline void F_34 ( void * args )\r\n{\r\n#if F_4 ( V_65 )\r\nV_60 () ;\r\nreturn;\r\n#endif\r\nV_13 () ;\r\nV_45 () ;\r\nswitch ( F_35 () ) {\r\ncase V_66 :\r\ncase V_67 :\r\ncase V_68 :\r\ncase V_69 :\r\ncase V_70 :\r\ncase V_71 :\r\ncase V_72 :\r\nV_60 () ;\r\n}\r\n}\r\nstatic void F_36 ( void )\r\n{\r\nF_1 ( F_34 , NULL ) ;\r\n}\r\nstatic inline int F_37 ( const struct V_73 * V_74 )\r\n{\r\n#if F_4 ( V_2 ) || F_4 ( V_3 )\r\nint V_75 ;\r\nF_38 (i)\r\nif ( F_39 ( V_75 , V_74 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n#else\r\nreturn F_39 ( F_40 () , V_74 ) ;\r\n#endif\r\n}\r\nstatic void F_41 ( void )\r\n{\r\nV_13 () ;\r\n}\r\nstatic void F_42 ( void )\r\n{\r\nV_13 () ;\r\n}\r\nstatic inline void F_43 ( void * args )\r\n{\r\nstruct V_76 * V_77 = args ;\r\nint V_78 = V_77 -> V_79 & V_80 ;\r\nif ( ! ( F_37 ( V_77 -> V_81 ) ) )\r\nreturn;\r\nV_13 () ;\r\nif ( V_78 )\r\nV_45 () ;\r\n}\r\nstatic void F_44 ( struct V_76 * V_77 ,\r\nunsigned long V_18 , unsigned long V_20 )\r\n{\r\nint V_78 = V_77 -> V_79 & V_80 ;\r\nif ( V_82 || ( V_78 && ! V_83 ) )\r\nF_1 ( F_43 , V_77 ) ;\r\n}\r\nstatic inline void F_45 ( void * args )\r\n{\r\nstruct V_73 * V_74 = args ;\r\nif ( ! F_37 ( V_74 ) )\r\nreturn;\r\nif ( F_35 () == V_66 ||\r\nF_35 () == V_67 ||\r\nF_35 () == V_68 ||\r\nF_35 () == V_69 ) {\r\nV_60 () ;\r\nreturn;\r\n}\r\nV_13 () ;\r\n}\r\nstatic void F_46 ( struct V_73 * V_74 )\r\n{\r\nif ( ! V_82 )\r\nreturn;\r\nF_1 ( F_45 , V_74 ) ;\r\n}\r\nstatic inline void F_47 ( void * args )\r\n{\r\nstruct V_84 * V_85 = args ;\r\nstruct V_76 * V_77 = V_85 -> V_77 ;\r\nunsigned long V_4 = V_85 -> V_4 ;\r\nstruct V_32 * V_32 = F_48 ( V_85 -> V_86 ) ;\r\nint V_78 = V_77 -> V_79 & V_80 ;\r\nstruct V_73 * V_74 = V_77 -> V_81 ;\r\nint V_87 = 0 ;\r\nT_2 * V_88 ;\r\nT_3 * V_89 ;\r\nT_4 * V_90 ;\r\nT_5 * V_91 ;\r\nvoid * V_92 ;\r\nif ( ! F_37 ( V_74 ) )\r\nreturn;\r\nV_4 &= V_93 ;\r\nV_88 = F_49 ( V_74 , V_4 ) ;\r\nV_89 = F_50 ( V_88 , V_4 ) ;\r\nV_90 = F_51 ( V_89 , V_4 ) ;\r\nV_91 = F_52 ( V_90 , V_4 ) ;\r\nif ( ! ( F_53 ( * V_91 ) ) )\r\nreturn;\r\nif ( ( V_74 == V_94 -> V_95 ) && ( F_54 ( * V_91 ) & V_96 ) )\r\nV_92 = NULL ;\r\nelse {\r\nV_87 = ( V_82 &&\r\nF_55 ( V_32 ) && ! F_56 ( V_32 ) ) ;\r\nif ( V_87 )\r\nV_92 = F_57 ( V_32 , V_4 ) ;\r\nelse\r\nV_92 = F_58 ( V_32 ) ;\r\nV_4 = ( unsigned long ) V_92 ;\r\n}\r\nif ( V_82 || ( V_78 && ! V_83 ) ) {\r\nV_7 ( V_4 ) ;\r\nif ( V_78 && ! V_97 )\r\nV_50 ( V_4 ) ;\r\n}\r\nif ( V_78 ) {\r\nif ( V_92 && V_98 && V_74 == V_94 -> V_95 ) {\r\nint V_99 = F_40 () ;\r\nif ( F_39 ( V_99 , V_74 ) != 0 )\r\nF_59 ( V_74 , V_99 ) ;\r\n} else\r\nV_36 ( V_4 ) ;\r\n}\r\nif ( V_92 ) {\r\nif ( V_87 )\r\nF_60 () ;\r\nelse\r\nF_61 ( V_92 ) ;\r\n}\r\n}\r\nstatic void F_62 ( struct V_76 * V_77 ,\r\nunsigned long V_4 , unsigned long V_86 )\r\n{\r\nstruct V_84 args ;\r\nargs . V_77 = V_77 ;\r\nargs . V_4 = V_4 ;\r\nargs . V_86 = V_86 ;\r\nF_1 ( F_47 , & args ) ;\r\n}\r\nstatic inline void F_63 ( void * V_4 )\r\n{\r\nV_7 ( ( unsigned long ) V_4 ) ;\r\n}\r\nstatic void F_64 ( unsigned long V_4 )\r\n{\r\nif ( F_65 () )\r\nF_63 ( ( void * ) V_4 ) ;\r\nelse\r\nF_1 ( F_63 , ( void * ) V_4 ) ;\r\n}\r\nstatic inline void F_66 ( unsigned long V_18 , unsigned long V_20 )\r\n{\r\nif ( ! V_83 ) {\r\nif ( V_20 - V_18 >= V_100 ) {\r\nV_13 () ;\r\n} else {\r\nV_5 ;\r\nF_67 ( V_18 , V_20 ) ;\r\n}\r\n}\r\nif ( V_20 - V_18 > V_101 )\r\nV_45 () ;\r\nelse\r\nF_68 ( V_18 , V_20 ) ;\r\n}\r\nstatic inline void F_69 ( void * args )\r\n{\r\nstruct V_102 * V_103 = args ;\r\nunsigned long V_18 = V_103 -> V_18 ;\r\nunsigned long V_20 = V_103 -> V_20 ;\r\nF_66 ( V_18 , V_20 ) ;\r\n}\r\nstatic void F_70 ( unsigned long V_18 , unsigned long V_20 )\r\n{\r\nstruct V_102 args ;\r\nargs . V_18 = V_18 ;\r\nargs . V_20 = V_20 ;\r\nF_1 ( F_69 , & args ) ;\r\nF_71 () ;\r\n}\r\nstatic void F_72 ( unsigned long V_4 , unsigned long V_104 )\r\n{\r\nF_73 ( V_104 == 0 ) ;\r\nif ( V_105 ) {\r\nif ( V_104 >= V_49 )\r\nV_60 () ;\r\nelse\r\nF_74 ( V_4 , V_4 + V_104 ) ;\r\nF_75 () ;\r\nreturn;\r\n}\r\nif ( V_106 && V_104 >= V_100 ) {\r\nV_13 () ;\r\n} else {\r\nV_5 ;\r\nF_76 ( V_4 , V_4 + V_104 ) ;\r\n}\r\nF_77 ( V_4 , V_104 ) ;\r\nF_75 () ;\r\n}\r\nstatic void F_78 ( unsigned long V_4 , unsigned long V_104 )\r\n{\r\nF_73 ( V_104 == 0 ) ;\r\nif ( V_105 ) {\r\nif ( V_104 >= V_49 )\r\nV_60 () ;\r\nelse {\r\nunsigned long V_107 = F_31 () ;\r\nunsigned long V_108 = ~ ( V_107 - 1 ) ;\r\nF_79 ( V_109 , V_4 & V_108 ) ;\r\nF_79 ( V_109 ,\r\n( V_4 + V_104 - 1 ) & V_108 ) ;\r\nF_80 ( V_4 , V_4 + V_104 ) ;\r\n}\r\nF_75 () ;\r\nreturn;\r\n}\r\nif ( V_106 && V_104 >= V_100 ) {\r\nV_13 () ;\r\n} else {\r\nunsigned long V_107 = F_13 () ;\r\nunsigned long V_108 = ~ ( V_107 - 1 ) ;\r\nV_5 ;\r\nF_79 ( V_110 , V_4 & V_108 ) ;\r\nF_79 ( V_110 , ( V_4 + V_104 - 1 ) & V_108 ) ;\r\nF_81 ( V_4 , V_4 + V_104 ) ;\r\n}\r\nF_82 ( V_4 , V_104 ) ;\r\nF_75 () ;\r\n}\r\nstatic void F_83 ( void * V_111 )\r\n{\r\nunsigned long V_35 = F_26 () ;\r\nunsigned long V_6 = F_13 () ;\r\nunsigned long V_48 = F_31 () ;\r\nunsigned long V_4 = ( unsigned long ) V_111 ;\r\nV_5 ;\r\nif ( V_6 )\r\nF_84 ( V_4 & ~ ( V_6 - 1 ) ) ;\r\nif ( ! V_97 && V_49 )\r\nF_85 ( V_4 & ~ ( V_48 - 1 ) ) ;\r\nif ( V_35 )\r\nF_86 ( V_4 & ~ ( V_35 - 1 ) ) ;\r\nif ( V_112 ) {\r\n__asm__ __volatile__ (\r\n".set push\n\t"\r\n".set noat\n\t"\r\n".set mips3\n\t"\r\n#ifdef F_87\r\n"la $at,1f\n\t"\r\n#endif\r\n#ifdef F_88\r\n"dla $at,1f\n\t"\r\n#endif\r\n"cache %0,($at)\n\t"\r\n"nop; nop; nop\n"\r\n"1:\n\t"\r\n".set pop"\r\n:\r\n: "i" (Hit_Invalidate_I));\r\n}\r\nif ( V_113 )\r\n__asm__ __volatile__ ("sync");\r\n}\r\nstatic void F_89 ( unsigned long V_4 )\r\n{\r\nF_1 ( F_83 , ( void * ) V_4 ) ;\r\n}\r\nstatic void F_90 ( void )\r\n{\r\nif ( V_98 )\r\nV_45 () ;\r\n}\r\nstatic inline void F_91 ( void * args )\r\n{\r\nstruct V_114 * V_115 = args ;\r\nunsigned long V_92 = V_115 -> V_92 ;\r\nint V_104 = V_115 -> V_104 ;\r\nif ( V_106 && V_104 >= V_100 )\r\nV_13 () ;\r\nelse {\r\nV_5 ;\r\nF_76 ( V_92 , V_92 + V_104 ) ;\r\n}\r\n}\r\nstatic void F_92 ( unsigned long V_92 , int V_104 )\r\n{\r\nstruct V_114 args ;\r\nargs . V_92 = ( unsigned long ) V_92 ;\r\nargs . V_104 = V_104 ;\r\nF_1 ( F_91 , & args ) ;\r\n}\r\nstatic inline void F_93 ( void )\r\n{\r\nconst unsigned long V_35 = 32 ;\r\nunsigned long V_4 ;\r\nF_94 ( 0 ) ;\r\nF_95 ( 0 ) ;\r\nfor ( V_4 = V_19 ; V_4 <= V_19 + 4096 ; V_4 += V_35 ) {\r\n__asm__ __volatile__ (\r\n".set push\n\t"\r\n".set noreorder\n\t"\r\n".set mips3\n\t"\r\n"cache\t%1, 0(%0)\n\t"\r\n"cache\t%1, 0x1000(%0)\n\t"\r\n"cache\t%1, 0x2000(%0)\n\t"\r\n"cache\t%1, 0x3000(%0)\n\t"\r\n"cache\t%2, 0(%0)\n\t"\r\n"cache\t%2, 0x1000(%0)\n\t"\r\n"cache\t%2, 0x2000(%0)\n\t"\r\n"cache\t%2, 0x3000(%0)\n\t"\r\n"cache\t%1, 0(%0)\n\t"\r\n"cache\t%1, 0x1000(%0)\n\t"\r\n"cache\t%1, 0x2000(%0)\n\t"\r\n"cache\t%1, 0x3000(%0)\n\t"\r\n".set pop\n"\r\n:\r\n: "r" (addr), "i" (Index_Store_Tag_I), "i" (Fill));\r\n}\r\n}\r\nstatic void T_1 F_96 ( void )\r\n{\r\nstruct V_116 * V_117 = & V_21 ;\r\nunsigned int V_118 = F_97 () ;\r\nunsigned int V_119 = F_98 () ;\r\nunsigned long V_120 ;\r\nunsigned int V_107 ;\r\nswitch ( V_117 -> V_121 ) {\r\ncase V_122 :\r\ncase V_123 :\r\ncase V_124 :\r\ncase V_125 :\r\nV_101 = 1 << ( 12 + ( ( V_118 & V_126 ) >> 9 ) ) ;\r\nV_117 -> V_22 . V_127 = 16 << ( ( V_118 & V_128 ) >> 5 ) ;\r\nV_117 -> V_22 . V_27 = 2 ;\r\nV_117 -> V_22 . V_25 = F_99 ( V_101 / 2 ) ;\r\nV_100 = 1 << ( 12 + ( ( V_118 & V_129 ) >> 6 ) ) ;\r\nV_117 -> V_130 . V_127 = 16 << ( ( V_118 & V_131 ) >> 4 ) ;\r\nV_117 -> V_130 . V_27 = 2 ;\r\nV_117 -> V_130 . V_25 = F_99 ( V_100 / 2 ) ;\r\nV_117 -> V_132 |= V_133 ;\r\nbreak;\r\ncase V_134 :\r\ncase V_135 :\r\nV_101 = 1 << ( 12 + ( ( V_118 & V_126 ) >> 9 ) ) ;\r\nV_117 -> V_22 . V_127 = 16 << ( ( V_118 & V_128 ) >> 5 ) ;\r\nV_117 -> V_22 . V_27 = 2 ;\r\nV_117 -> V_22 . V_25 = 0 ;\r\nV_100 = 1 << ( 12 + ( ( V_118 & V_129 ) >> 6 ) ) ;\r\nV_117 -> V_130 . V_127 = 16 << ( ( V_118 & V_131 ) >> 4 ) ;\r\nV_117 -> V_130 . V_27 = 2 ;\r\nV_117 -> V_130 . V_25 = 0 ;\r\nV_117 -> V_132 |= V_133 | V_136 ;\r\nbreak;\r\ncase V_137 :\r\nV_101 = 1 << ( 12 + ( ( V_118 & V_126 ) >> 9 ) ) ;\r\nV_117 -> V_22 . V_127 = 16 << ( ( V_118 & V_128 ) >> 5 ) ;\r\nV_117 -> V_22 . V_27 = 4 ;\r\nV_117 -> V_22 . V_25 = 0 ;\r\nV_100 = 1 << ( 12 + ( ( V_118 & V_129 ) >> 6 ) ) ;\r\nV_117 -> V_130 . V_127 = 16 << ( ( V_118 & V_131 ) >> 4 ) ;\r\nV_117 -> V_130 . V_27 = 4 ;\r\nV_117 -> V_130 . V_25 = 0 ;\r\nV_117 -> V_132 |= V_133 ;\r\nV_117 -> V_132 |= V_136 ;\r\nbreak;\r\ncase V_138 :\r\ncase V_66 :\r\ncase V_67 :\r\ncase V_139 :\r\ncase V_68 :\r\ncase V_69 :\r\ncase V_140 :\r\nV_101 = 1 << ( 12 + ( ( V_118 & V_126 ) >> 9 ) ) ;\r\nV_117 -> V_22 . V_127 = 16 << ( ( V_118 & V_128 ) >> 5 ) ;\r\nV_117 -> V_22 . V_27 = 1 ;\r\nV_117 -> V_22 . V_25 = 0 ;\r\nV_100 = 1 << ( 12 + ( ( V_118 & V_129 ) >> 6 ) ) ;\r\nV_117 -> V_130 . V_127 = 16 << ( ( V_118 & V_131 ) >> 4 ) ;\r\nV_117 -> V_130 . V_27 = 1 ;\r\nV_117 -> V_130 . V_25 = 0 ;\r\nV_117 -> V_132 |= V_133 ;\r\nbreak;\r\ncase V_70 :\r\ncase V_71 :\r\ncase V_72 :\r\nV_101 = 1 << ( 12 + ( ( V_118 & V_141 ) >> 29 ) ) ;\r\nV_117 -> V_22 . V_127 = 64 ;\r\nV_117 -> V_22 . V_27 = 2 ;\r\nV_117 -> V_22 . V_25 = 0 ;\r\nV_100 = 1 << ( 12 + ( ( V_118 & V_142 ) >> 26 ) ) ;\r\nV_117 -> V_130 . V_127 = 32 ;\r\nV_117 -> V_130 . V_27 = 2 ;\r\nV_117 -> V_130 . V_25 = 0 ;\r\nV_117 -> V_132 |= V_136 ;\r\nbreak;\r\ncase V_143 :\r\nF_100 ( V_118 & ~ V_144 ) ;\r\ncase V_145 :\r\nif ( V_117 -> V_146 == 0x0c80U || V_117 -> V_146 == 0x0c81U ||\r\nV_117 -> V_146 == 0x0c82U ) {\r\nV_118 |= 0x00400000U ;\r\nif ( V_117 -> V_146 == 0x0c80U )\r\nV_118 |= V_147 ;\r\nF_100 ( V_118 ) ;\r\n} else\r\nV_117 -> V_132 |= V_133 ;\r\nV_101 = 1 << ( 10 + ( ( V_118 & V_126 ) >> 9 ) ) ;\r\nV_117 -> V_22 . V_127 = 16 << ( ( V_118 & V_128 ) >> 5 ) ;\r\nV_117 -> V_22 . V_27 = 2 ;\r\nV_117 -> V_22 . V_25 = F_99 ( V_101 / 2 ) ;\r\nV_100 = 1 << ( 10 + ( ( V_118 & V_129 ) >> 6 ) ) ;\r\nV_117 -> V_130 . V_127 = 16 << ( ( V_118 & V_131 ) >> 4 ) ;\r\nV_117 -> V_130 . V_27 = 2 ;\r\nV_117 -> V_130 . V_25 = F_99 ( V_100 / 2 ) ;\r\nbreak;\r\ncase V_148 :\r\ncase V_149 :\r\ncase V_150 :\r\ncase V_151 :\r\ncase V_152 :\r\ncase V_153 :\r\nV_101 = 1 << ( 10 + ( ( V_118 & V_126 ) >> 9 ) ) ;\r\nV_117 -> V_22 . V_127 = 16 << ( ( V_118 & V_128 ) >> 5 ) ;\r\nV_117 -> V_22 . V_27 = 1 ;\r\nV_117 -> V_22 . V_25 = 0 ;\r\nV_100 = 1 << ( 10 + ( ( V_118 & V_129 ) >> 6 ) ) ;\r\nV_117 -> V_130 . V_127 = 16 << ( ( V_118 & V_131 ) >> 4 ) ;\r\nV_117 -> V_130 . V_27 = 1 ;\r\nV_117 -> V_130 . V_25 = 0 ;\r\nV_117 -> V_132 |= V_133 ;\r\nbreak;\r\ncase V_154 :\r\nF_93 () ;\r\ncase V_155 :\r\nV_101 = 1 << ( 12 + ( ( V_118 & V_126 ) >> 9 ) ) ;\r\nV_117 -> V_22 . V_127 = 16 << ( ( V_118 & V_128 ) >> 5 ) ;\r\nV_117 -> V_22 . V_27 = 4 ;\r\nV_117 -> V_22 . V_25 = F_99 ( V_101 / V_117 -> V_22 . V_27 ) ;\r\nV_100 = 1 << ( 12 + ( ( V_118 & V_129 ) >> 6 ) ) ;\r\nV_117 -> V_130 . V_127 = 16 << ( ( V_118 & V_131 ) >> 4 ) ;\r\nV_117 -> V_130 . V_27 = 4 ;\r\nV_117 -> V_130 . V_25 = F_99 ( V_100 / V_117 -> V_130 . V_27 ) ;\r\n#if ! F_4 ( V_156 ) || ! F_4 ( V_157 )\r\nV_117 -> V_132 |= V_133 ;\r\n#endif\r\nV_117 -> V_132 |= V_136 ;\r\nbreak;\r\ncase V_158 :\r\nV_101 = 1 << ( 12 + ( ( V_118 & V_126 ) >> 9 ) ) ;\r\nV_117 -> V_22 . V_127 = 16 << ( ( V_118 & V_128 ) >> 5 ) ;\r\nif ( V_119 & 0x3 )\r\nV_117 -> V_22 . V_27 = 4 ;\r\nelse\r\nV_117 -> V_22 . V_27 = 2 ;\r\nV_117 -> V_22 . V_25 = 0 ;\r\nV_100 = 1 << ( 12 + ( ( V_118 & V_129 ) >> 6 ) ) ;\r\nV_117 -> V_130 . V_127 = 16 << ( ( V_118 & V_131 ) >> 4 ) ;\r\nif ( V_119 & 0x3 )\r\nV_117 -> V_130 . V_27 = 4 ;\r\nelse\r\nV_117 -> V_130 . V_27 = 2 ;\r\nV_117 -> V_130 . V_25 = 0 ;\r\nbreak;\r\ndefault:\r\nif ( ! ( V_118 & V_159 ) )\r\nF_101 ( L_1 ) ;\r\nV_120 = F_102 () ;\r\nif ( ( V_107 = ( ( V_120 >> 19 ) & 7 ) ) )\r\nV_117 -> V_22 . V_127 = 2 << V_107 ;\r\nelse\r\nV_117 -> V_22 . V_127 = V_107 ;\r\nV_117 -> V_22 . V_160 = 32 << ( ( ( V_120 >> 22 ) + 1 ) & 7 ) ;\r\nV_117 -> V_22 . V_27 = 1 + ( ( V_120 >> 16 ) & 7 ) ;\r\nV_101 = V_117 -> V_22 . V_160 *\r\nV_117 -> V_22 . V_27 *\r\nV_117 -> V_22 . V_127 ;\r\nV_117 -> V_22 . V_25 = F_99 ( V_101 / V_117 -> V_22 . V_27 ) ;\r\nif ( V_118 & 0x8 )\r\nV_117 -> V_22 . V_17 |= V_161 ;\r\nV_117 -> V_130 . V_17 = 0 ;\r\nif ( ( V_107 = ( ( V_120 >> 10 ) & 7 ) ) )\r\nV_117 -> V_130 . V_127 = 2 << V_107 ;\r\nelse\r\nV_117 -> V_130 . V_127 = V_107 ;\r\nV_117 -> V_130 . V_160 = 32 << ( ( ( V_120 >> 13 ) + 1 ) & 7 ) ;\r\nV_117 -> V_130 . V_27 = 1 + ( ( V_120 >> 7 ) & 7 ) ;\r\nV_100 = V_117 -> V_130 . V_160 *\r\nV_117 -> V_130 . V_27 *\r\nV_117 -> V_130 . V_127 ;\r\nV_117 -> V_130 . V_25 = F_99 ( V_100 / V_117 -> V_130 . V_27 ) ;\r\nV_117 -> V_132 |= V_136 ;\r\nbreak;\r\n}\r\nif ( ( V_119 & 0xff00 ) == V_162 && ( V_119 & 0xff ) < 0x40 &&\r\n! ( V_118 & V_163 ) && V_117 -> V_22 . V_127 != 16 &&\r\nV_34 <= 0x8000 )\r\nF_101 ( L_2 ) ;\r\nV_117 -> V_22 . V_23 = V_101 / V_117 -> V_22 . V_27 ;\r\nV_117 -> V_130 . V_23 = V_100 / V_117 -> V_130 . V_27 ;\r\nV_117 -> V_22 . V_160 = V_117 -> V_22 . V_127 ?\r\nV_101 / ( V_117 -> V_22 . V_127 * V_117 -> V_22 . V_27 ) : 0 ;\r\nV_117 -> V_130 . V_160 = V_117 -> V_130 . V_127 ?\r\nV_100 / ( V_117 -> V_130 . V_127 * V_117 -> V_130 . V_27 ) : 0 ;\r\nswitch ( V_117 -> V_121 ) {\r\ncase V_164 :\r\ncase V_165 :\r\ncase V_166 :\r\ncase V_167 :\r\ncase V_168 :\r\nV_117 -> V_130 . V_17 |= V_169 ;\r\nbreak;\r\ncase V_70 :\r\ncase V_71 :\r\ncase V_72 :\r\nbreak;\r\ncase V_170 :\r\ncase V_171 :\r\ncase V_172 :\r\ncase V_173 :\r\ncase V_174 :\r\nif ( ( F_103 () & ( 1 << 16 ) ) ) {\r\nV_117 -> V_130 . V_17 |= V_169 ;\r\nbreak;\r\n}\r\ndefault:\r\nif ( V_117 -> V_130 . V_23 > V_34 )\r\nV_117 -> V_130 . V_17 |= V_175 ;\r\n}\r\nswitch ( V_117 -> V_121 ) {\r\ncase V_164 :\r\nV_117 -> V_22 . V_17 |= V_161 ;\r\nbreak;\r\ncase V_176 :\r\nV_117 -> V_22 . V_17 |= V_177 ;\r\nbreak;\r\n}\r\n#ifdef V_65\r\nV_117 -> V_22 . V_27 = 1 ;\r\n#endif\r\nF_104 ( L_3 ,\r\nV_101 >> 10 ,\r\nV_117 -> V_22 . V_17 & V_161 ? L_4 : L_5 ,\r\nV_178 [ V_117 -> V_22 . V_27 ] , V_117 -> V_22 . V_127 ) ;\r\nF_104 ( L_6 ,\r\nV_100 >> 10 , V_178 [ V_117 -> V_130 . V_27 ] ,\r\n( V_117 -> V_130 . V_17 & V_169 ) ? L_7 : L_5 ,\r\n( V_117 -> V_130 . V_17 & V_175 ) ?\r\nL_8 : L_9 ,\r\nV_117 -> V_130 . V_127 ) ;\r\n}\r\nstatic int T_1 F_105 ( void )\r\n{\r\nunsigned long V_17 , V_4 , V_179 , V_20 , V_180 ;\r\nunsigned int V_118 = F_97 () ;\r\nstruct V_116 * V_117 = & V_21 ;\r\nif ( V_118 & V_163 )\r\nreturn 0 ;\r\nV_179 = ( unsigned long ) & V_181 ;\r\nV_179 &= ~ ( ( 4 * 1024 * 1024 ) - 1 ) ;\r\nV_20 = V_179 + ( 4 * 1024 * 1024 ) ;\r\nF_17 ( V_17 ) ;\r\nV_180 = ( 64 * 1024 ) ;\r\nfor ( V_4 = V_179 ; V_4 < V_20 ; V_4 = ( V_179 + V_180 ) ) {\r\nunsigned long * V_182 = ( unsigned long * ) V_4 ;\r\n__asm__ __volatile__("nop" : : "r" (*p));\r\nV_180 <<= 1 ;\r\n}\r\nF_94 ( 0 ) ;\r\nF_95 ( 0 ) ;\r\n__asm__ __volatile__("nop; nop; nop; nop;");\r\nF_79 ( V_183 , V_179 ) ;\r\nF_79 ( V_184 , V_179 ) ;\r\nF_79 ( V_185 , V_179 ) ;\r\nV_180 = ( 128 * 1024 ) ;\r\nfor ( V_4 = V_179 + ( 128 * 1024 ) ; V_4 < V_20 ; V_4 = V_179 + V_180 ) {\r\nF_79 ( V_186 , V_4 ) ;\r\n__asm__ __volatile__("nop; nop; nop; nop;");\r\nif ( ! F_106 () )\r\nbreak;\r\nV_180 <<= 1 ;\r\n}\r\nF_19 ( V_17 ) ;\r\nV_4 -= V_179 ;\r\nV_49 = V_4 ;\r\nV_117 -> V_187 . V_127 = 16 << ( ( V_118 & V_188 ) >> 22 ) ;\r\nV_117 -> V_187 . V_27 = 1 ;\r\nV_117 -> V_130 . V_25 = 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void T_6 F_107 ( void )\r\n{\r\nstruct V_116 * V_117 = & V_21 ;\r\nV_49 = 512 * 1024 ;\r\nV_117 -> V_187 . V_127 = 32 ;\r\nV_117 -> V_187 . V_27 = 4 ;\r\nV_117 -> V_187 . V_25 = 0 ;\r\nV_117 -> V_187 . V_23 = V_49 / ( V_117 -> V_187 . V_27 ) ;\r\nV_117 -> V_187 . V_160 = V_49 / ( V_117 -> V_187 . V_127 * V_117 -> V_187 . V_27 ) ;\r\nF_108 ( L_10 ,\r\nV_49 >> 10 , V_178 [ V_117 -> V_187 . V_27 ] , V_117 -> V_187 . V_127 ) ;\r\nV_117 -> V_132 |= V_189 ;\r\n}\r\nstatic void T_1 F_109 ( void )\r\n{\r\nstruct V_116 * V_117 = & V_21 ;\r\nunsigned int V_118 = F_97 () ;\r\nint V_190 = 0 ;\r\nswitch ( V_117 -> V_121 ) {\r\ncase V_66 :\r\ncase V_67 :\r\ncase V_68 :\r\ncase V_69 :\r\nV_190 = F_110 ( F_105 ) ;\r\nif ( V_190 )\r\nV_117 -> V_132 |= V_191 ;\r\nbreak;\r\ncase V_70 :\r\ncase V_71 :\r\ncase V_72 :\r\nV_49 = 0x80000 << ( ( V_118 & V_192 ) >> 16 ) ;\r\nV_117 -> V_187 . V_127 = 64 << ( ( V_118 >> 13 ) & 1 ) ;\r\nV_117 -> V_187 . V_27 = 2 ;\r\nV_117 -> V_187 . V_25 = 0 ;\r\nV_190 = 1 ;\r\nbreak;\r\ncase V_124 :\r\ncase V_125 :\r\n#ifdef F_111\r\nF_112 () ;\r\n#endif\r\nreturn;\r\ncase V_154 :\r\ncase V_155 :\r\n#ifdef F_113\r\nF_114 () ;\r\n#endif\r\nreturn;\r\n#if F_4 ( V_65 )\r\ncase V_158 :\r\nF_107 () ;\r\nreturn;\r\n#endif\r\ncase V_193 :\r\nreturn;\r\ndefault:\r\nif ( V_117 -> V_194 == V_195 ||\r\nV_117 -> V_194 == V_196 ||\r\nV_117 -> V_194 == V_197 ||\r\nV_117 -> V_194 == V_198 ) {\r\n#ifdef F_115\r\nif ( F_116 () ) {\r\nV_49 = V_117 -> V_187 . V_27 * V_117 -> V_187 . V_160 * V_117 -> V_187 . V_127 ;\r\nF_104 ( L_11 ,\r\nV_49 >> 10 ,\r\nV_178 [ V_117 -> V_187 . V_27 ] , V_117 -> V_187 . V_127 ) ;\r\n}\r\n#else\r\nif ( ! ( V_117 -> V_187 . V_17 & V_199 ) )\r\nF_101 ( L_12 ) ;\r\n#endif\r\nreturn;\r\n}\r\nV_190 = 0 ;\r\n}\r\nif ( ! V_190 )\r\nreturn;\r\nV_117 -> V_187 . V_23 = V_49 / V_117 -> V_187 . V_27 ;\r\nV_117 -> V_187 . V_160 = V_49 / ( V_117 -> V_187 . V_127 * V_117 -> V_187 . V_27 ) ;\r\nF_104 ( L_10 ,\r\nV_49 >> 10 , V_178 [ V_117 -> V_187 . V_27 ] , V_117 -> V_187 . V_127 ) ;\r\nV_117 -> V_132 |= V_189 ;\r\n}\r\nvoid F_117 ( void )\r\n{\r\nswitch ( F_98 () ) {\r\ncase 0x00030100 :\r\ncase 0x00030201 :\r\ncase 0x00030202 :\r\ncase 0x01030200 :\r\ncase 0x02030200 :\r\ncase 0x02030201 :\r\ncase 0x02030202 :\r\nF_118 ( 1 << 19 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_119 ( void )\r\n{\r\nunsigned long V_200 ;\r\nV_200 = F_97 () ;\r\nV_200 &= ~ ( 0x7 | ( 7 << 25 ) | ( 7 << 28 ) ) ;\r\nV_200 |= ( ( ( V_201 >> V_202 ) << 0 ) |\r\n( ( V_201 >> V_202 ) << 25 ) |\r\n( ( V_201 >> V_202 ) << 28 ) ) ;\r\nF_100 ( V_200 ) ;\r\nF_120 () ;\r\n}\r\nstatic int T_6 F_121 ( char * V_203 )\r\n{\r\nF_122 ( & V_203 , & V_204 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void T_1 F_123 ( void )\r\n{\r\nif ( V_204 < 0 || V_204 > 7 )\r\nV_204 = F_97 () & V_205 ;\r\nV_201 = V_204 << V_202 ;\r\nF_124 ( L_13 , V_204 ) ;\r\nF_125 ( V_205 , V_204 ) ;\r\nswitch ( F_35 () ) {\r\ncase V_138 :\r\ncase V_66 :\r\ncase V_67 :\r\ncase V_139 :\r\ncase V_68 :\r\ncase V_69 :\r\nF_126 ( V_206 ) ;\r\nbreak;\r\ncase V_176 :\r\nF_117 () ;\r\nbreak;\r\ncase V_207 :\r\nF_119 () ;\r\nbreak;\r\n}\r\n}\r\nstatic int T_6 F_127 ( char * V_203 )\r\n{\r\nV_208 = 1 ;\r\nreturn 1 ;\r\n}\r\nstatic void T_1 F_128 ( void )\r\n{\r\nextern char __weak V_209 ;\r\nextern char __weak V_210 ;\r\nstruct V_116 * V_117 = & V_21 ;\r\nswitch ( V_117 -> V_121 ) {\r\ncase V_166 :\r\ncase V_167 :\r\nF_129 ( 0x100 , & V_210 , 0x80 ) ;\r\nbreak;\r\ndefault:\r\nF_129 ( 0x100 , & V_209 , 0x80 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid T_1 F_130 ( void )\r\n{\r\nextern void V_211 ( void ) ;\r\nextern void V_212 ( void ) ;\r\nstruct V_116 * V_117 = & V_21 ;\r\nF_96 () ;\r\nF_109 () ;\r\nF_12 () ;\r\nF_14 () ;\r\nF_15 () ;\r\nF_25 () ;\r\nF_27 () ;\r\nF_29 () ;\r\nF_30 () ;\r\nF_32 () ;\r\nF_33 () ;\r\nif ( V_117 -> V_130 . V_127 )\r\nV_213 = F_131 ( unsigned long,\r\nc->dcache.sets * c->dcache.linesz - 1 ,\r\nPAGE_SIZE - 1 ) ;\r\nelse\r\nV_213 = V_34 - 1 ;\r\nV_214 = F_41 ;\r\nV_215 = F_42 ;\r\nV_216 = F_7 ;\r\nV_217 = F_36 ;\r\nV_218 = F_46 ;\r\nV_219 = F_62 ;\r\nV_220 = F_44 ;\r\nV_221 = F_92 ;\r\nV_222 = F_89 ;\r\nV_223 = F_90 ;\r\nV_224 = F_63 ;\r\nV_225 = F_64 ;\r\nV_226 = F_70 ;\r\nV_227 = F_66 ;\r\n#if F_4 ( V_228 )\r\nif ( V_208 ) {\r\nV_229 = ( void * ) F_7 ;\r\nV_230 = ( void * ) F_7 ;\r\nV_231 = ( void * ) F_7 ;\r\n} else {\r\nV_229 = F_72 ;\r\nV_230 = F_72 ;\r\nV_231 = F_78 ;\r\n}\r\n#endif\r\nV_211 () ;\r\nV_212 () ;\r\n#if ! F_4 ( V_232 )\r\nF_34 ( NULL ) ;\r\n#endif\r\nF_123 () ;\r\nV_233 = F_128 ;\r\n}
