
oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002160  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08002220  08002220  00003220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002660  08002660  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  08002660  08002660  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002660  08002660  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002660  08002660  00003660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002664  08002664  00003664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002668  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000047c  2000000c  08002674  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  08002674  00004488  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007688  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019a9  00000000  00000000  0000b6bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  0000d068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005d2  00000000  00000000  0000d818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001298f  00000000  00000000  0000ddea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a921  00000000  00000000  00020779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000715c9  00000000  00000000  0002b09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009c663  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a54  00000000  00000000  0009c6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0009e0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002208 	.word	0x08002208

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002208 	.word	0x08002208

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fbea 	bl	80009fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f819 	bl	8000260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f89b 	bl	8000368 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000232:	f000 f859 	bl	80002e8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8000236:	f000 f905 	bl	8000444 <ssd1306_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	ssd1306_Fill(Black);
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f96e 	bl	800051c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,franzininho_128x64,128,64, White);
 8000240:	4a06      	ldr	r2, [pc, #24]	@ (800025c <main+0x3c>)
 8000242:	2301      	movs	r3, #1
 8000244:	9301      	str	r3, [sp, #4]
 8000246:	2340      	movs	r3, #64	@ 0x40
 8000248:	9300      	str	r3, [sp, #0]
 800024a:	2380      	movs	r3, #128	@ 0x80
 800024c:	2100      	movs	r1, #0
 800024e:	2000      	movs	r0, #0
 8000250:	f000 fa0e 	bl	8000670 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8000254:	f000 f97c 	bl	8000550 <ssd1306_UpdateScreen>
	ssd1306_Fill(Black);
 8000258:	46c0      	nop			@ (mov r8, r8)
 800025a:	e7ee      	b.n	800023a <main+0x1a>
 800025c:	08002220 	.word	0x08002220

08000260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000260:	b590      	push	{r4, r7, lr}
 8000262:	b08d      	sub	sp, #52	@ 0x34
 8000264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000266:	2414      	movs	r4, #20
 8000268:	193b      	adds	r3, r7, r4
 800026a:	0018      	movs	r0, r3
 800026c:	231c      	movs	r3, #28
 800026e:	001a      	movs	r2, r3
 8000270:	2100      	movs	r1, #0
 8000272:	f001 ff9d 	bl	80021b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000276:	003b      	movs	r3, r7
 8000278:	0018      	movs	r0, r3
 800027a:	2314      	movs	r3, #20
 800027c:	001a      	movs	r2, r3
 800027e:	2100      	movs	r1, #0
 8000280:	f001 ff96 	bl	80021b0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000284:	193b      	adds	r3, r7, r4
 8000286:	2202      	movs	r2, #2
 8000288:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028a:	193b      	adds	r3, r7, r4
 800028c:	2280      	movs	r2, #128	@ 0x80
 800028e:	0052      	lsls	r2, r2, #1
 8000290:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000292:	193b      	adds	r3, r7, r4
 8000294:	2200      	movs	r2, #0
 8000296:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000298:	193b      	adds	r3, r7, r4
 800029a:	2240      	movs	r2, #64	@ 0x40
 800029c:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029e:	193b      	adds	r3, r7, r4
 80002a0:	0018      	movs	r0, r3
 80002a2:	f001 fb67 	bl	8001974 <HAL_RCC_OscConfig>
 80002a6:	1e03      	subs	r3, r0, #0
 80002a8:	d001      	beq.n	80002ae <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002aa:	f000 f88b 	bl	80003c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ae:	003b      	movs	r3, r7
 80002b0:	2207      	movs	r2, #7
 80002b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002b4:	003b      	movs	r3, r7
 80002b6:	2200      	movs	r2, #0
 80002b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80002ba:	003b      	movs	r3, r7
 80002bc:	2200      	movs	r2, #0
 80002be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80002c0:	003b      	movs	r3, r7
 80002c2:	2200      	movs	r2, #0
 80002c4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80002c6:	003b      	movs	r3, r7
 80002c8:	2200      	movs	r2, #0
 80002ca:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002cc:	003b      	movs	r3, r7
 80002ce:	2101      	movs	r1, #1
 80002d0:	0018      	movs	r0, r3
 80002d2:	f001 fd33 	bl	8001d3c <HAL_RCC_ClockConfig>
 80002d6:	1e03      	subs	r3, r0, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80002da:	f000 f873 	bl	80003c4 <Error_Handler>
  }
}
 80002de:	46c0      	nop			@ (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b00d      	add	sp, #52	@ 0x34
 80002e4:	bd90      	pop	{r4, r7, pc}
	...

080002e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002ec:	4b1b      	ldr	r3, [pc, #108]	@ (800035c <MX_I2C1_Init+0x74>)
 80002ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000360 <MX_I2C1_Init+0x78>)
 80002f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80002f2:	4b1a      	ldr	r3, [pc, #104]	@ (800035c <MX_I2C1_Init+0x74>)
 80002f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000364 <MX_I2C1_Init+0x7c>)
 80002f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80002f8:	4b18      	ldr	r3, [pc, #96]	@ (800035c <MX_I2C1_Init+0x74>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002fe:	4b17      	ldr	r3, [pc, #92]	@ (800035c <MX_I2C1_Init+0x74>)
 8000300:	2201      	movs	r2, #1
 8000302:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000304:	4b15      	ldr	r3, [pc, #84]	@ (800035c <MX_I2C1_Init+0x74>)
 8000306:	2200      	movs	r2, #0
 8000308:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800030a:	4b14      	ldr	r3, [pc, #80]	@ (800035c <MX_I2C1_Init+0x74>)
 800030c:	2200      	movs	r2, #0
 800030e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000310:	4b12      	ldr	r3, [pc, #72]	@ (800035c <MX_I2C1_Init+0x74>)
 8000312:	2200      	movs	r2, #0
 8000314:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000316:	4b11      	ldr	r3, [pc, #68]	@ (800035c <MX_I2C1_Init+0x74>)
 8000318:	2200      	movs	r2, #0
 800031a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800031c:	4b0f      	ldr	r3, [pc, #60]	@ (800035c <MX_I2C1_Init+0x74>)
 800031e:	2200      	movs	r2, #0
 8000320:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000322:	4b0e      	ldr	r3, [pc, #56]	@ (800035c <MX_I2C1_Init+0x74>)
 8000324:	0018      	movs	r0, r3
 8000326:	f000 fe29 	bl	8000f7c <HAL_I2C_Init>
 800032a:	1e03      	subs	r3, r0, #0
 800032c:	d001      	beq.n	8000332 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800032e:	f000 f849 	bl	80003c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000332:	4b0a      	ldr	r3, [pc, #40]	@ (800035c <MX_I2C1_Init+0x74>)
 8000334:	2100      	movs	r1, #0
 8000336:	0018      	movs	r0, r3
 8000338:	f001 fa84 	bl	8001844 <HAL_I2CEx_ConfigAnalogFilter>
 800033c:	1e03      	subs	r3, r0, #0
 800033e:	d001      	beq.n	8000344 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000340:	f000 f840 	bl	80003c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000344:	4b05      	ldr	r3, [pc, #20]	@ (800035c <MX_I2C1_Init+0x74>)
 8000346:	2100      	movs	r1, #0
 8000348:	0018      	movs	r0, r3
 800034a:	f001 fac7 	bl	80018dc <HAL_I2CEx_ConfigDigitalFilter>
 800034e:	1e03      	subs	r3, r0, #0
 8000350:	d001      	beq.n	8000356 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000352:	f000 f837 	bl	80003c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000356:	46c0      	nop			@ (mov r8, r8)
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	20000028 	.word	0x20000028
 8000360:	40005400 	.word	0x40005400
 8000364:	20303e5d 	.word	0x20303e5d

08000368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800036e:	4b14      	ldr	r3, [pc, #80]	@ (80003c0 <MX_GPIO_Init+0x58>)
 8000370:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000372:	4b13      	ldr	r3, [pc, #76]	@ (80003c0 <MX_GPIO_Init+0x58>)
 8000374:	2104      	movs	r1, #4
 8000376:	430a      	orrs	r2, r1
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
 800037a:	4b11      	ldr	r3, [pc, #68]	@ (80003c0 <MX_GPIO_Init+0x58>)
 800037c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800037e:	2204      	movs	r2, #4
 8000380:	4013      	ands	r3, r2
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000386:	4b0e      	ldr	r3, [pc, #56]	@ (80003c0 <MX_GPIO_Init+0x58>)
 8000388:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800038a:	4b0d      	ldr	r3, [pc, #52]	@ (80003c0 <MX_GPIO_Init+0x58>)
 800038c:	2101      	movs	r1, #1
 800038e:	430a      	orrs	r2, r1
 8000390:	635a      	str	r2, [r3, #52]	@ 0x34
 8000392:	4b0b      	ldr	r3, [pc, #44]	@ (80003c0 <MX_GPIO_Init+0x58>)
 8000394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000396:	2201      	movs	r2, #1
 8000398:	4013      	ands	r3, r2
 800039a:	60bb      	str	r3, [r7, #8]
 800039c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800039e:	4b08      	ldr	r3, [pc, #32]	@ (80003c0 <MX_GPIO_Init+0x58>)
 80003a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003a2:	4b07      	ldr	r3, [pc, #28]	@ (80003c0 <MX_GPIO_Init+0x58>)
 80003a4:	2102      	movs	r1, #2
 80003a6:	430a      	orrs	r2, r1
 80003a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80003aa:	4b05      	ldr	r3, [pc, #20]	@ (80003c0 <MX_GPIO_Init+0x58>)
 80003ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003ae:	2202      	movs	r2, #2
 80003b0:	4013      	ands	r3, r2
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003b6:	46c0      	nop			@ (mov r8, r8)
 80003b8:	46bd      	mov	sp, r7
 80003ba:	b004      	add	sp, #16
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	46c0      	nop			@ (mov r8, r8)
 80003c0:	40021000 	.word	0x40021000

080003c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c8:	b672      	cpsid	i
}
 80003ca:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003cc:	46c0      	nop			@ (mov r8, r8)
 80003ce:	e7fd      	b.n	80003cc <Error_Handler+0x8>

080003d0 <ssd1306_Reset>:
#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy


void ssd1306_Reset(void) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80003d4:	46c0      	nop			@ (mov r8, r8)
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
	...

080003dc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80003dc:	b580      	push	{r7, lr}
 80003de:	b086      	sub	sp, #24
 80003e0:	af04      	add	r7, sp, #16
 80003e2:	0002      	movs	r2, r0
 80003e4:	1dfb      	adds	r3, r7, #7
 80003e6:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80003e8:	4808      	ldr	r0, [pc, #32]	@ (800040c <ssd1306_WriteCommand+0x30>)
 80003ea:	2301      	movs	r3, #1
 80003ec:	425b      	negs	r3, r3
 80003ee:	9302      	str	r3, [sp, #8]
 80003f0:	2301      	movs	r3, #1
 80003f2:	9301      	str	r3, [sp, #4]
 80003f4:	1dfb      	adds	r3, r7, #7
 80003f6:	9300      	str	r3, [sp, #0]
 80003f8:	2301      	movs	r3, #1
 80003fa:	2200      	movs	r2, #0
 80003fc:	2178      	movs	r1, #120	@ 0x78
 80003fe:	f000 fe63 	bl	80010c8 <HAL_I2C_Mem_Write>
}
 8000402:	46c0      	nop			@ (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	b002      	add	sp, #8
 8000408:	bd80      	pop	{r7, pc}
 800040a:	46c0      	nop			@ (mov r8, r8)
 800040c:	20000028 	.word	0x20000028

08000410 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000410:	b580      	push	{r7, lr}
 8000412:	b086      	sub	sp, #24
 8000414:	af04      	add	r7, sp, #16
 8000416:	6078      	str	r0, [r7, #4]
 8000418:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800041a:	683b      	ldr	r3, [r7, #0]
 800041c:	b29b      	uxth	r3, r3
 800041e:	4808      	ldr	r0, [pc, #32]	@ (8000440 <ssd1306_WriteData+0x30>)
 8000420:	2201      	movs	r2, #1
 8000422:	4252      	negs	r2, r2
 8000424:	9202      	str	r2, [sp, #8]
 8000426:	9301      	str	r3, [sp, #4]
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	9300      	str	r3, [sp, #0]
 800042c:	2301      	movs	r3, #1
 800042e:	2240      	movs	r2, #64	@ 0x40
 8000430:	2178      	movs	r1, #120	@ 0x78
 8000432:	f000 fe49 	bl	80010c8 <HAL_I2C_Mem_Write>
}
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	b002      	add	sp, #8
 800043c:	bd80      	pop	{r7, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)
 8000440:	20000028 	.word	0x20000028

08000444 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000448:	f7ff ffc2 	bl	80003d0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800044c:	2064      	movs	r0, #100	@ 0x64
 800044e:	f000 fb53 	bl	8000af8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000452:	2000      	movs	r0, #0
 8000454:	f000 f9b2 	bl	80007bc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000458:	2020      	movs	r0, #32
 800045a:	f7ff ffbf 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800045e:	2000      	movs	r0, #0
 8000460:	f7ff ffbc 	bl	80003dc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000464:	20b0      	movs	r0, #176	@ 0xb0
 8000466:	f7ff ffb9 	bl	80003dc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800046a:	20c8      	movs	r0, #200	@ 0xc8
 800046c:	f7ff ffb6 	bl	80003dc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000470:	2000      	movs	r0, #0
 8000472:	f7ff ffb3 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000476:	2010      	movs	r0, #16
 8000478:	f7ff ffb0 	bl	80003dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800047c:	2040      	movs	r0, #64	@ 0x40
 800047e:	f7ff ffad 	bl	80003dc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000482:	20ff      	movs	r0, #255	@ 0xff
 8000484:	f000 f982 	bl	800078c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000488:	20a1      	movs	r0, #161	@ 0xa1
 800048a:	f7ff ffa7 	bl	80003dc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800048e:	20a6      	movs	r0, #166	@ 0xa6
 8000490:	f7ff ffa4 	bl	80003dc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000494:	20a8      	movs	r0, #168	@ 0xa8
 8000496:	f7ff ffa1 	bl	80003dc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800049a:	203f      	movs	r0, #63	@ 0x3f
 800049c:	f7ff ff9e 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80004a0:	20a4      	movs	r0, #164	@ 0xa4
 80004a2:	f7ff ff9b 	bl	80003dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80004a6:	20d3      	movs	r0, #211	@ 0xd3
 80004a8:	f7ff ff98 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80004ac:	2000      	movs	r0, #0
 80004ae:	f7ff ff95 	bl	80003dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80004b2:	20d5      	movs	r0, #213	@ 0xd5
 80004b4:	f7ff ff92 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80004b8:	20f0      	movs	r0, #240	@ 0xf0
 80004ba:	f7ff ff8f 	bl	80003dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80004be:	20d9      	movs	r0, #217	@ 0xd9
 80004c0:	f7ff ff8c 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80004c4:	2022      	movs	r0, #34	@ 0x22
 80004c6:	f7ff ff89 	bl	80003dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80004ca:	20da      	movs	r0, #218	@ 0xda
 80004cc:	f7ff ff86 	bl	80003dc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80004d0:	2012      	movs	r0, #18
 80004d2:	f7ff ff83 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80004d6:	20db      	movs	r0, #219	@ 0xdb
 80004d8:	f7ff ff80 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80004dc:	2020      	movs	r0, #32
 80004de:	f7ff ff7d 	bl	80003dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80004e2:	208d      	movs	r0, #141	@ 0x8d
 80004e4:	f7ff ff7a 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80004e8:	2014      	movs	r0, #20
 80004ea:	f7ff ff77 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80004ee:	2001      	movs	r0, #1
 80004f0:	f000 f964 	bl	80007bc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80004f4:	2000      	movs	r0, #0
 80004f6:	f000 f811 	bl	800051c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80004fa:	f000 f829 	bl	8000550 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80004fe:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <ssd1306_Init+0xd4>)
 8000500:	2200      	movs	r2, #0
 8000502:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000504:	4b04      	ldr	r3, [pc, #16]	@ (8000518 <ssd1306_Init+0xd4>)
 8000506:	2200      	movs	r2, #0
 8000508:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800050a:	4b03      	ldr	r3, [pc, #12]	@ (8000518 <ssd1306_Init+0xd4>)
 800050c:	2201      	movs	r2, #1
 800050e:	711a      	strb	r2, [r3, #4]
}
 8000510:	46c0      	nop			@ (mov r8, r8)
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	2000047c 	.word	0x2000047c

0800051c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	0002      	movs	r2, r0
 8000524:	1dfb      	adds	r3, r7, #7
 8000526:	701a      	strb	r2, [r3, #0]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000528:	1dfb      	adds	r3, r7, #7
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d101      	bne.n	8000534 <ssd1306_Fill+0x18>
 8000530:	2300      	movs	r3, #0
 8000532:	e000      	b.n	8000536 <ssd1306_Fill+0x1a>
 8000534:	23ff      	movs	r3, #255	@ 0xff
 8000536:	2280      	movs	r2, #128	@ 0x80
 8000538:	00d2      	lsls	r2, r2, #3
 800053a:	4804      	ldr	r0, [pc, #16]	@ (800054c <ssd1306_Fill+0x30>)
 800053c:	0019      	movs	r1, r3
 800053e:	f001 fe37 	bl	80021b0 <memset>
}
 8000542:	46c0      	nop			@ (mov r8, r8)
 8000544:	46bd      	mov	sp, r7
 8000546:	b002      	add	sp, #8
 8000548:	bd80      	pop	{r7, pc}
 800054a:	46c0      	nop			@ (mov r8, r8)
 800054c:	2000007c 	.word	0x2000007c

08000550 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000556:	1dfb      	adds	r3, r7, #7
 8000558:	2200      	movs	r2, #0
 800055a:	701a      	strb	r2, [r3, #0]
 800055c:	e01a      	b.n	8000594 <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800055e:	1dfb      	adds	r3, r7, #7
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	3b50      	subs	r3, #80	@ 0x50
 8000564:	b2db      	uxtb	r3, r3
 8000566:	0018      	movs	r0, r3
 8000568:	f7ff ff38 	bl	80003dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800056c:	2000      	movs	r0, #0
 800056e:	f7ff ff35 	bl	80003dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000572:	2010      	movs	r0, #16
 8000574:	f7ff ff32 	bl	80003dc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000578:	1dfb      	adds	r3, r7, #7
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	01da      	lsls	r2, r3, #7
 800057e:	4b0a      	ldr	r3, [pc, #40]	@ (80005a8 <ssd1306_UpdateScreen+0x58>)
 8000580:	18d3      	adds	r3, r2, r3
 8000582:	2180      	movs	r1, #128	@ 0x80
 8000584:	0018      	movs	r0, r3
 8000586:	f7ff ff43 	bl	8000410 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800058a:	1dfb      	adds	r3, r7, #7
 800058c:	781a      	ldrb	r2, [r3, #0]
 800058e:	1dfb      	adds	r3, r7, #7
 8000590:	3201      	adds	r2, #1
 8000592:	701a      	strb	r2, [r3, #0]
 8000594:	1dfb      	adds	r3, r7, #7
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	2b07      	cmp	r3, #7
 800059a:	d9e0      	bls.n	800055e <ssd1306_UpdateScreen+0xe>
    }
}
 800059c:	46c0      	nop			@ (mov r8, r8)
 800059e:	46c0      	nop			@ (mov r8, r8)
 80005a0:	46bd      	mov	sp, r7
 80005a2:	b002      	add	sp, #8
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	2000007c 	.word	0x2000007c

080005ac <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	0004      	movs	r4, r0
 80005b4:	0008      	movs	r0, r1
 80005b6:	0011      	movs	r1, r2
 80005b8:	1dfb      	adds	r3, r7, #7
 80005ba:	1c22      	adds	r2, r4, #0
 80005bc:	701a      	strb	r2, [r3, #0]
 80005be:	1dbb      	adds	r3, r7, #6
 80005c0:	1c02      	adds	r2, r0, #0
 80005c2:	701a      	strb	r2, [r3, #0]
 80005c4:	1d7b      	adds	r3, r7, #5
 80005c6:	1c0a      	adds	r2, r1, #0
 80005c8:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80005ca:	1dfb      	adds	r3, r7, #7
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	b25b      	sxtb	r3, r3
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db47      	blt.n	8000664 <ssd1306_DrawPixel+0xb8>
 80005d4:	1dbb      	adds	r3, r7, #6
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80005da:	d843      	bhi.n	8000664 <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80005dc:	1d7b      	adds	r3, r7, #5
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d11e      	bne.n	8000622 <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80005e4:	1dfb      	adds	r3, r7, #7
 80005e6:	781a      	ldrb	r2, [r3, #0]
 80005e8:	1dbb      	adds	r3, r7, #6
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	08db      	lsrs	r3, r3, #3
 80005ee:	b2d8      	uxtb	r0, r3
 80005f0:	0003      	movs	r3, r0
 80005f2:	01db      	lsls	r3, r3, #7
 80005f4:	18d3      	adds	r3, r2, r3
 80005f6:	4a1d      	ldr	r2, [pc, #116]	@ (800066c <ssd1306_DrawPixel+0xc0>)
 80005f8:	5cd3      	ldrb	r3, [r2, r3]
 80005fa:	b25a      	sxtb	r2, r3
 80005fc:	1dbb      	adds	r3, r7, #6
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2107      	movs	r1, #7
 8000602:	400b      	ands	r3, r1
 8000604:	2101      	movs	r1, #1
 8000606:	4099      	lsls	r1, r3
 8000608:	000b      	movs	r3, r1
 800060a:	b25b      	sxtb	r3, r3
 800060c:	4313      	orrs	r3, r2
 800060e:	b259      	sxtb	r1, r3
 8000610:	1dfb      	adds	r3, r7, #7
 8000612:	781a      	ldrb	r2, [r3, #0]
 8000614:	0003      	movs	r3, r0
 8000616:	01db      	lsls	r3, r3, #7
 8000618:	18d3      	adds	r3, r2, r3
 800061a:	b2c9      	uxtb	r1, r1
 800061c:	4a13      	ldr	r2, [pc, #76]	@ (800066c <ssd1306_DrawPixel+0xc0>)
 800061e:	54d1      	strb	r1, [r2, r3]
 8000620:	e021      	b.n	8000666 <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000622:	1dfb      	adds	r3, r7, #7
 8000624:	781a      	ldrb	r2, [r3, #0]
 8000626:	1dbb      	adds	r3, r7, #6
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	08db      	lsrs	r3, r3, #3
 800062c:	b2d8      	uxtb	r0, r3
 800062e:	0003      	movs	r3, r0
 8000630:	01db      	lsls	r3, r3, #7
 8000632:	18d3      	adds	r3, r2, r3
 8000634:	4a0d      	ldr	r2, [pc, #52]	@ (800066c <ssd1306_DrawPixel+0xc0>)
 8000636:	5cd3      	ldrb	r3, [r2, r3]
 8000638:	b25b      	sxtb	r3, r3
 800063a:	1dba      	adds	r2, r7, #6
 800063c:	7812      	ldrb	r2, [r2, #0]
 800063e:	2107      	movs	r1, #7
 8000640:	400a      	ands	r2, r1
 8000642:	2101      	movs	r1, #1
 8000644:	4091      	lsls	r1, r2
 8000646:	000a      	movs	r2, r1
 8000648:	b252      	sxtb	r2, r2
 800064a:	43d2      	mvns	r2, r2
 800064c:	b252      	sxtb	r2, r2
 800064e:	4013      	ands	r3, r2
 8000650:	b259      	sxtb	r1, r3
 8000652:	1dfb      	adds	r3, r7, #7
 8000654:	781a      	ldrb	r2, [r3, #0]
 8000656:	0003      	movs	r3, r0
 8000658:	01db      	lsls	r3, r3, #7
 800065a:	18d3      	adds	r3, r2, r3
 800065c:	b2c9      	uxtb	r1, r1
 800065e:	4a03      	ldr	r2, [pc, #12]	@ (800066c <ssd1306_DrawPixel+0xc0>)
 8000660:	54d1      	strb	r1, [r2, r3]
 8000662:	e000      	b.n	8000666 <ssd1306_DrawPixel+0xba>
        return;
 8000664:	46c0      	nop			@ (mov r8, r8)
    }
}
 8000666:	46bd      	mov	sp, r7
 8000668:	b003      	add	sp, #12
 800066a:	bd90      	pop	{r4, r7, pc}
 800066c:	2000007c 	.word	0x2000007c

08000670 <ssd1306_DrawBitmap>:
    }
    return;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8000670:	b590      	push	{r4, r7, lr}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0
 8000676:	0004      	movs	r4, r0
 8000678:	0008      	movs	r0, r1
 800067a:	603a      	str	r2, [r7, #0]
 800067c:	0019      	movs	r1, r3
 800067e:	1dfb      	adds	r3, r7, #7
 8000680:	1c22      	adds	r2, r4, #0
 8000682:	701a      	strb	r2, [r3, #0]
 8000684:	1dbb      	adds	r3, r7, #6
 8000686:	1c02      	adds	r2, r0, #0
 8000688:	701a      	strb	r2, [r3, #0]
 800068a:	1d7b      	adds	r3, r7, #5
 800068c:	1c0a      	adds	r2, r1, #0
 800068e:	701a      	strb	r2, [r3, #0]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8000690:	1d7b      	adds	r3, r7, #5
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	3307      	adds	r3, #7
 8000696:	2b00      	cmp	r3, #0
 8000698:	da00      	bge.n	800069c <ssd1306_DrawBitmap+0x2c>
 800069a:	3307      	adds	r3, #7
 800069c:	10db      	asrs	r3, r3, #3
 800069e:	001a      	movs	r2, r3
 80006a0:	230a      	movs	r3, #10
 80006a2:	18fb      	adds	r3, r7, r3
 80006a4:	801a      	strh	r2, [r3, #0]
    uint8_t byte = 0;
 80006a6:	230f      	movs	r3, #15
 80006a8:	18fb      	adds	r3, r7, r3
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80006ae:	1dfb      	adds	r3, r7, #7
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	b25b      	sxtb	r3, r3
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	db65      	blt.n	8000784 <ssd1306_DrawBitmap+0x114>
 80006b8:	1dbb      	adds	r3, r7, #6
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80006be:	d861      	bhi.n	8000784 <ssd1306_DrawBitmap+0x114>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80006c0:	230e      	movs	r3, #14
 80006c2:	18fb      	adds	r3, r7, r3
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
 80006c8:	e053      	b.n	8000772 <ssd1306_DrawBitmap+0x102>
        for (uint8_t i = 0; i < w; i++) {
 80006ca:	230d      	movs	r3, #13
 80006cc:	18fb      	adds	r3, r7, r3
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
 80006d2:	e03c      	b.n	800074e <ssd1306_DrawBitmap+0xde>
            if (i & 7) {
 80006d4:	230d      	movs	r3, #13
 80006d6:	18fb      	adds	r3, r7, r3
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2207      	movs	r2, #7
 80006dc:	4013      	ands	r3, r2
 80006de:	d006      	beq.n	80006ee <ssd1306_DrawBitmap+0x7e>
                byte <<= 1;
 80006e0:	230f      	movs	r3, #15
 80006e2:	18fa      	adds	r2, r7, r3
 80006e4:	18fb      	adds	r3, r7, r3
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	18db      	adds	r3, r3, r3
 80006ea:	7013      	strb	r3, [r2, #0]
 80006ec:	e014      	b.n	8000718 <ssd1306_DrawBitmap+0xa8>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80006ee:	230e      	movs	r3, #14
 80006f0:	18fb      	adds	r3, r7, r3
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	220a      	movs	r2, #10
 80006f6:	18ba      	adds	r2, r7, r2
 80006f8:	2100      	movs	r1, #0
 80006fa:	5e52      	ldrsh	r2, [r2, r1]
 80006fc:	4353      	muls	r3, r2
 80006fe:	220d      	movs	r2, #13
 8000700:	18ba      	adds	r2, r7, r2
 8000702:	7812      	ldrb	r2, [r2, #0]
 8000704:	08d2      	lsrs	r2, r2, #3
 8000706:	b2d2      	uxtb	r2, r2
 8000708:	189b      	adds	r3, r3, r2
 800070a:	001a      	movs	r2, r3
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	189a      	adds	r2, r3, r2
 8000710:	230f      	movs	r3, #15
 8000712:	18fb      	adds	r3, r7, r3
 8000714:	7812      	ldrb	r2, [r2, #0]
 8000716:	701a      	strb	r2, [r3, #0]
            }

            if (byte & 0x80) {
 8000718:	230f      	movs	r3, #15
 800071a:	18fb      	adds	r3, r7, r3
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	b25b      	sxtb	r3, r3
 8000720:	2b00      	cmp	r3, #0
 8000722:	da0e      	bge.n	8000742 <ssd1306_DrawBitmap+0xd2>
                ssd1306_DrawPixel(x + i, y, color);
 8000724:	1dfa      	adds	r2, r7, #7
 8000726:	230d      	movs	r3, #13
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	7812      	ldrb	r2, [r2, #0]
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	18d3      	adds	r3, r2, r3
 8000730:	b2d8      	uxtb	r0, r3
 8000732:	2324      	movs	r3, #36	@ 0x24
 8000734:	18fb      	adds	r3, r7, r3
 8000736:	781a      	ldrb	r2, [r3, #0]
 8000738:	1dbb      	adds	r3, r7, #6
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	0019      	movs	r1, r3
 800073e:	f7ff ff35 	bl	80005ac <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8000742:	210d      	movs	r1, #13
 8000744:	187b      	adds	r3, r7, r1
 8000746:	781a      	ldrb	r2, [r3, #0]
 8000748:	187b      	adds	r3, r7, r1
 800074a:	3201      	adds	r2, #1
 800074c:	701a      	strb	r2, [r3, #0]
 800074e:	230d      	movs	r3, #13
 8000750:	18fa      	adds	r2, r7, r3
 8000752:	1d7b      	adds	r3, r7, #5
 8000754:	7812      	ldrb	r2, [r2, #0]
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	429a      	cmp	r2, r3
 800075a:	d3bb      	bcc.n	80006d4 <ssd1306_DrawBitmap+0x64>
    for (uint8_t j = 0; j < h; j++, y++) {
 800075c:	210e      	movs	r1, #14
 800075e:	187b      	adds	r3, r7, r1
 8000760:	781a      	ldrb	r2, [r3, #0]
 8000762:	187b      	adds	r3, r7, r1
 8000764:	3201      	adds	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
 8000768:	1dbb      	adds	r3, r7, #6
 800076a:	781a      	ldrb	r2, [r3, #0]
 800076c:	1dbb      	adds	r3, r7, #6
 800076e:	3201      	adds	r2, #1
 8000770:	701a      	strb	r2, [r3, #0]
 8000772:	230e      	movs	r3, #14
 8000774:	18fa      	adds	r2, r7, r3
 8000776:	2320      	movs	r3, #32
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	7812      	ldrb	r2, [r2, #0]
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	429a      	cmp	r2, r3
 8000780:	d3a3      	bcc.n	80006ca <ssd1306_DrawBitmap+0x5a>
            }
        }
    }
    return;
 8000782:	e000      	b.n	8000786 <ssd1306_DrawBitmap+0x116>
        return;
 8000784:	46c0      	nop			@ (mov r8, r8)
}
 8000786:	46bd      	mov	sp, r7
 8000788:	b005      	add	sp, #20
 800078a:	bd90      	pop	{r4, r7, pc}

0800078c <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	0002      	movs	r2, r0
 8000794:	1dfb      	adds	r3, r7, #7
 8000796:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 8000798:	210f      	movs	r1, #15
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2281      	movs	r2, #129	@ 0x81
 800079e:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	0018      	movs	r0, r3
 80007a6:	f7ff fe19 	bl	80003dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	0018      	movs	r0, r3
 80007b0:	f7ff fe14 	bl	80003dc <ssd1306_WriteCommand>
}
 80007b4:	46c0      	nop			@ (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b004      	add	sp, #16
 80007ba:	bd80      	pop	{r7, pc}

080007bc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	0002      	movs	r2, r0
 80007c4:	1dfb      	adds	r3, r7, #7
 80007c6:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 80007c8:	1dfb      	adds	r3, r7, #7
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d007      	beq.n	80007e0 <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 80007d0:	230f      	movs	r3, #15
 80007d2:	18fb      	adds	r3, r7, r3
 80007d4:	22af      	movs	r2, #175	@ 0xaf
 80007d6:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 80007d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <ssd1306_SetDisplayOn+0x48>)
 80007da:	2201      	movs	r2, #1
 80007dc:	715a      	strb	r2, [r3, #5]
 80007de:	e006      	b.n	80007ee <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 80007e0:	230f      	movs	r3, #15
 80007e2:	18fb      	adds	r3, r7, r3
 80007e4:	22ae      	movs	r2, #174	@ 0xae
 80007e6:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <ssd1306_SetDisplayOn+0x48>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80007ee:	230f      	movs	r3, #15
 80007f0:	18fb      	adds	r3, r7, r3
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	0018      	movs	r0, r3
 80007f6:	f7ff fdf1 	bl	80003dc <ssd1306_WriteCommand>
}
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b004      	add	sp, #16
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	2000047c 	.word	0x2000047c

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080e:	4b0f      	ldr	r3, [pc, #60]	@ (800084c <HAL_MspInit+0x44>)
 8000810:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <HAL_MspInit+0x44>)
 8000814:	2101      	movs	r1, #1
 8000816:	430a      	orrs	r2, r1
 8000818:	641a      	str	r2, [r3, #64]	@ 0x40
 800081a:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <HAL_MspInit+0x44>)
 800081c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800081e:	2201      	movs	r2, #1
 8000820:	4013      	ands	r3, r2
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <HAL_MspInit+0x44>)
 8000828:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800082a:	4b08      	ldr	r3, [pc, #32]	@ (800084c <HAL_MspInit+0x44>)
 800082c:	2180      	movs	r1, #128	@ 0x80
 800082e:	0549      	lsls	r1, r1, #21
 8000830:	430a      	orrs	r2, r1
 8000832:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000834:	4b05      	ldr	r3, [pc, #20]	@ (800084c <HAL_MspInit+0x44>)
 8000836:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000838:	2380      	movs	r3, #128	@ 0x80
 800083a:	055b      	lsls	r3, r3, #21
 800083c:	4013      	ands	r3, r2
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	46bd      	mov	sp, r7
 8000846:	b002      	add	sp, #8
 8000848:	bd80      	pop	{r7, pc}
 800084a:	46c0      	nop			@ (mov r8, r8)
 800084c:	40021000 	.word	0x40021000

08000850 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b093      	sub	sp, #76	@ 0x4c
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	2334      	movs	r3, #52	@ 0x34
 800085a:	18fb      	adds	r3, r7, r3
 800085c:	0018      	movs	r0, r3
 800085e:	2314      	movs	r3, #20
 8000860:	001a      	movs	r2, r3
 8000862:	2100      	movs	r1, #0
 8000864:	f001 fca4 	bl	80021b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000868:	2418      	movs	r4, #24
 800086a:	193b      	adds	r3, r7, r4
 800086c:	0018      	movs	r0, r3
 800086e:	231c      	movs	r3, #28
 8000870:	001a      	movs	r2, r3
 8000872:	2100      	movs	r1, #0
 8000874:	f001 fc9c 	bl	80021b0 <memset>
  if(hi2c->Instance==I2C1)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a34      	ldr	r2, [pc, #208]	@ (8000950 <HAL_I2C_MspInit+0x100>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d161      	bne.n	8000946 <HAL_I2C_MspInit+0xf6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000882:	193b      	adds	r3, r7, r4
 8000884:	2240      	movs	r2, #64	@ 0x40
 8000886:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000888:	193b      	adds	r3, r7, r4
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800088e:	193b      	adds	r3, r7, r4
 8000890:	0018      	movs	r0, r3
 8000892:	f001 fb9f 	bl	8001fd4 <HAL_RCCEx_PeriphCLKConfig>
 8000896:	1e03      	subs	r3, r0, #0
 8000898:	d001      	beq.n	800089e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800089a:	f7ff fd93 	bl	80003c4 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800089e:	4b2d      	ldr	r3, [pc, #180]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 80008a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008a2:	4b2c      	ldr	r3, [pc, #176]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 80008a4:	2104      	movs	r1, #4
 80008a6:	430a      	orrs	r2, r1
 80008a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80008aa:	4b2a      	ldr	r3, [pc, #168]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 80008ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008ae:	2204      	movs	r2, #4
 80008b0:	4013      	ands	r3, r2
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b6:	4b27      	ldr	r3, [pc, #156]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 80008b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008ba:	4b26      	ldr	r3, [pc, #152]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 80008bc:	2102      	movs	r1, #2
 80008be:	430a      	orrs	r2, r1
 80008c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 80008c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008c6:	2202      	movs	r2, #2
 80008c8:	4013      	ands	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PC14-OSCX_IN (PC14)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80008ce:	2134      	movs	r1, #52	@ 0x34
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	2280      	movs	r2, #128	@ 0x80
 80008d4:	01d2      	lsls	r2, r2, #7
 80008d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008d8:	000c      	movs	r4, r1
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	2212      	movs	r2, #18
 80008de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	193b      	adds	r3, r7, r4
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	193b      	adds	r3, r7, r4
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_I2C1;
 80008ec:	193b      	adds	r3, r7, r4
 80008ee:	220e      	movs	r2, #14
 80008f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	4a18      	ldr	r2, [pc, #96]	@ (8000958 <HAL_I2C_MspInit+0x108>)
 80008f6:	0019      	movs	r1, r3
 80008f8:	0010      	movs	r0, r2
 80008fa:	f000 f9d5 	bl	8000ca8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008fe:	0021      	movs	r1, r4
 8000900:	187b      	adds	r3, r7, r1
 8000902:	2240      	movs	r2, #64	@ 0x40
 8000904:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000906:	187b      	adds	r3, r7, r1
 8000908:	2212      	movs	r2, #18
 800090a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	187b      	adds	r3, r7, r1
 800090e:	2200      	movs	r2, #0
 8000910:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	187b      	adds	r3, r7, r1
 8000914:	2200      	movs	r2, #0
 8000916:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000918:	187b      	adds	r3, r7, r1
 800091a:	2206      	movs	r2, #6
 800091c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091e:	187b      	adds	r3, r7, r1
 8000920:	4a0e      	ldr	r2, [pc, #56]	@ (800095c <HAL_I2C_MspInit+0x10c>)
 8000922:	0019      	movs	r1, r3
 8000924:	0010      	movs	r0, r2
 8000926:	f000 f9bf 	bl	8000ca8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 800092c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800092e:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 8000930:	2180      	movs	r1, #128	@ 0x80
 8000932:	0389      	lsls	r1, r1, #14
 8000934:	430a      	orrs	r2, r1
 8000936:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <HAL_I2C_MspInit+0x104>)
 800093a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800093c:	2380      	movs	r3, #128	@ 0x80
 800093e:	039b      	lsls	r3, r3, #14
 8000940:	4013      	ands	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000946:	46c0      	nop			@ (mov r8, r8)
 8000948:	46bd      	mov	sp, r7
 800094a:	b013      	add	sp, #76	@ 0x4c
 800094c:	bd90      	pop	{r4, r7, pc}
 800094e:	46c0      	nop			@ (mov r8, r8)
 8000950:	40005400 	.word	0x40005400
 8000954:	40021000 	.word	0x40021000
 8000958:	50000800 	.word	0x50000800
 800095c:	50000400 	.word	0x50000400

08000960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000964:	46c0      	nop			@ (mov r8, r8)
 8000966:	e7fd      	b.n	8000964 <NMI_Handler+0x4>

08000968 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096c:	46c0      	nop			@ (mov r8, r8)
 800096e:	e7fd      	b.n	800096c <HardFault_Handler+0x4>

08000970 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000974:	46c0      	nop			@ (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000988:	f000 f89a 	bl	8000ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800098c:	46c0      	nop			@ (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
	...

08000994 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000998:	4b03      	ldr	r3, [pc, #12]	@ (80009a8 <SystemInit+0x14>)
 800099a:	2280      	movs	r2, #128	@ 0x80
 800099c:	0512      	lsls	r2, r2, #20
 800099e:	609a      	str	r2, [r3, #8]
#endif
}
 80009a0:	46c0      	nop			@ (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	e000ed00 	.word	0xe000ed00

080009ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009ac:	480d      	ldr	r0, [pc, #52]	@ (80009e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009b0:	f7ff fff0 	bl	8000994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80009b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80009b6:	e003      	b.n	80009c0 <LoopCopyDataInit>

080009b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80009b8:	4b0b      	ldr	r3, [pc, #44]	@ (80009e8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80009ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80009bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80009be:	3104      	adds	r1, #4

080009c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80009c0:	480a      	ldr	r0, [pc, #40]	@ (80009ec <LoopForever+0xa>)
  ldr r3, =_edata
 80009c2:	4b0b      	ldr	r3, [pc, #44]	@ (80009f0 <LoopForever+0xe>)
  adds r2, r0, r1
 80009c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80009c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80009c8:	d3f6      	bcc.n	80009b8 <CopyDataInit>
  ldr r2, =_sbss
 80009ca:	4a0a      	ldr	r2, [pc, #40]	@ (80009f4 <LoopForever+0x12>)
  b LoopFillZerobss
 80009cc:	e002      	b.n	80009d4 <LoopFillZerobss>

080009ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80009ce:	2300      	movs	r3, #0
  str  r3, [r2]
 80009d0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d2:	3204      	adds	r2, #4

080009d4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80009d4:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <LoopForever+0x16>)
  cmp r2, r3
 80009d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80009d8:	d3f9      	bcc.n	80009ce <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80009da:	f001 fbf1 	bl	80021c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009de:	f7ff fc1f 	bl	8000220 <main>

080009e2 <LoopForever>:

LoopForever:
    b LoopForever
 80009e2:	e7fe      	b.n	80009e2 <LoopForever>
  ldr   r0, =_estack
 80009e4:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 80009e8:	08002668 	.word	0x08002668
  ldr r0, =_sdata
 80009ec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80009f0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80009f4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80009f8:	20000488 	.word	0x20000488

080009fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009fc:	e7fe      	b.n	80009fc <ADC1_IRQHandler>

080009fe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a04:	1dfb      	adds	r3, r7, #7
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a0a:	2003      	movs	r0, #3
 8000a0c:	f000 f80e 	bl	8000a2c <HAL_InitTick>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d003      	beq.n	8000a1c <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	2201      	movs	r2, #1
 8000a18:	701a      	strb	r2, [r3, #0]
 8000a1a:	e001      	b.n	8000a20 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a1c:	f7ff fef4 	bl	8000808 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a20:	1dfb      	adds	r3, r7, #7
 8000a22:	781b      	ldrb	r3, [r3, #0]
}
 8000a24:	0018      	movs	r0, r3
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b002      	add	sp, #8
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a34:	230f      	movs	r3, #15
 8000a36:	18fb      	adds	r3, r7, r3
 8000a38:	2200      	movs	r2, #0
 8000a3a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab4 <HAL_InitTick+0x88>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d02b      	beq.n	8000a9c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000a44:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab8 <HAL_InitTick+0x8c>)
 8000a46:	681c      	ldr	r4, [r3, #0]
 8000a48:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab4 <HAL_InitTick+0x88>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	0019      	movs	r1, r3
 8000a4e:	23fa      	movs	r3, #250	@ 0xfa
 8000a50:	0098      	lsls	r0, r3, #2
 8000a52:	f7ff fb59 	bl	8000108 <__udivsi3>
 8000a56:	0003      	movs	r3, r0
 8000a58:	0019      	movs	r1, r3
 8000a5a:	0020      	movs	r0, r4
 8000a5c:	f7ff fb54 	bl	8000108 <__udivsi3>
 8000a60:	0003      	movs	r3, r0
 8000a62:	0018      	movs	r0, r3
 8000a64:	f000 f913 	bl	8000c8e <HAL_SYSTICK_Config>
 8000a68:	1e03      	subs	r3, r0, #0
 8000a6a:	d112      	bne.n	8000a92 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	d80a      	bhi.n	8000a88 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a72:	6879      	ldr	r1, [r7, #4]
 8000a74:	2301      	movs	r3, #1
 8000a76:	425b      	negs	r3, r3
 8000a78:	2200      	movs	r2, #0
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f000 f8f2 	bl	8000c64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a80:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <HAL_InitTick+0x90>)
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	e00d      	b.n	8000aa4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000a88:	230f      	movs	r3, #15
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	701a      	strb	r2, [r3, #0]
 8000a90:	e008      	b.n	8000aa4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a92:	230f      	movs	r3, #15
 8000a94:	18fb      	adds	r3, r7, r3
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
 8000a9a:	e003      	b.n	8000aa4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a9c:	230f      	movs	r3, #15
 8000a9e:	18fb      	adds	r3, r7, r3
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000aa4:	230f      	movs	r3, #15
 8000aa6:	18fb      	adds	r3, r7, r3
 8000aa8:	781b      	ldrb	r3, [r3, #0]
}
 8000aaa:	0018      	movs	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b005      	add	sp, #20
 8000ab0:	bd90      	pop	{r4, r7, pc}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	20000000 	.word	0x20000000
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ac4:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <HAL_IncTick+0x1c>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	001a      	movs	r2, r3
 8000aca:	4b05      	ldr	r3, [pc, #20]	@ (8000ae0 <HAL_IncTick+0x20>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	18d2      	adds	r2, r2, r3
 8000ad0:	4b03      	ldr	r3, [pc, #12]	@ (8000ae0 <HAL_IncTick+0x20>)
 8000ad2:	601a      	str	r2, [r3, #0]
}
 8000ad4:	46c0      	nop			@ (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			@ (mov r8, r8)
 8000adc:	20000008 	.word	0x20000008
 8000ae0:	20000484 	.word	0x20000484

08000ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae8:	4b02      	ldr	r3, [pc, #8]	@ (8000af4 <HAL_GetTick+0x10>)
 8000aea:	681b      	ldr	r3, [r3, #0]
}
 8000aec:	0018      	movs	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	20000484 	.word	0x20000484

08000af8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b00:	f7ff fff0 	bl	8000ae4 <HAL_GetTick>
 8000b04:	0003      	movs	r3, r0
 8000b06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	d005      	beq.n	8000b1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b12:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <HAL_Delay+0x44>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	001a      	movs	r2, r3
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	189b      	adds	r3, r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	f7ff ffe0 	bl	8000ae4 <HAL_GetTick>
 8000b24:	0002      	movs	r2, r0
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d8f7      	bhi.n	8000b20 <HAL_Delay+0x28>
  {
  }
}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46c0      	nop			@ (mov r8, r8)
 8000b34:	46bd      	mov	sp, r7
 8000b36:	b004      	add	sp, #16
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	20000008 	.word	0x20000008

08000b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	0002      	movs	r2, r0
 8000b48:	6039      	str	r1, [r7, #0]
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b54:	d828      	bhi.n	8000ba8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b56:	4a2f      	ldr	r2, [pc, #188]	@ (8000c14 <__NVIC_SetPriority+0xd4>)
 8000b58:	1dfb      	adds	r3, r7, #7
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	b25b      	sxtb	r3, r3
 8000b5e:	089b      	lsrs	r3, r3, #2
 8000b60:	33c0      	adds	r3, #192	@ 0xc0
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	589b      	ldr	r3, [r3, r2]
 8000b66:	1dfa      	adds	r2, r7, #7
 8000b68:	7812      	ldrb	r2, [r2, #0]
 8000b6a:	0011      	movs	r1, r2
 8000b6c:	2203      	movs	r2, #3
 8000b6e:	400a      	ands	r2, r1
 8000b70:	00d2      	lsls	r2, r2, #3
 8000b72:	21ff      	movs	r1, #255	@ 0xff
 8000b74:	4091      	lsls	r1, r2
 8000b76:	000a      	movs	r2, r1
 8000b78:	43d2      	mvns	r2, r2
 8000b7a:	401a      	ands	r2, r3
 8000b7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	019b      	lsls	r3, r3, #6
 8000b82:	22ff      	movs	r2, #255	@ 0xff
 8000b84:	401a      	ands	r2, r3
 8000b86:	1dfb      	adds	r3, r7, #7
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	4003      	ands	r3, r0
 8000b90:	00db      	lsls	r3, r3, #3
 8000b92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b94:	481f      	ldr	r0, [pc, #124]	@ (8000c14 <__NVIC_SetPriority+0xd4>)
 8000b96:	1dfb      	adds	r3, r7, #7
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	b25b      	sxtb	r3, r3
 8000b9c:	089b      	lsrs	r3, r3, #2
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	33c0      	adds	r3, #192	@ 0xc0
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ba6:	e031      	b.n	8000c0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ba8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c18 <__NVIC_SetPriority+0xd8>)
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	0019      	movs	r1, r3
 8000bb0:	230f      	movs	r3, #15
 8000bb2:	400b      	ands	r3, r1
 8000bb4:	3b08      	subs	r3, #8
 8000bb6:	089b      	lsrs	r3, r3, #2
 8000bb8:	3306      	adds	r3, #6
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	18d3      	adds	r3, r2, r3
 8000bbe:	3304      	adds	r3, #4
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	1dfa      	adds	r2, r7, #7
 8000bc4:	7812      	ldrb	r2, [r2, #0]
 8000bc6:	0011      	movs	r1, r2
 8000bc8:	2203      	movs	r2, #3
 8000bca:	400a      	ands	r2, r1
 8000bcc:	00d2      	lsls	r2, r2, #3
 8000bce:	21ff      	movs	r1, #255	@ 0xff
 8000bd0:	4091      	lsls	r1, r2
 8000bd2:	000a      	movs	r2, r1
 8000bd4:	43d2      	mvns	r2, r2
 8000bd6:	401a      	ands	r2, r3
 8000bd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	019b      	lsls	r3, r3, #6
 8000bde:	22ff      	movs	r2, #255	@ 0xff
 8000be0:	401a      	ands	r2, r3
 8000be2:	1dfb      	adds	r3, r7, #7
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	0018      	movs	r0, r3
 8000be8:	2303      	movs	r3, #3
 8000bea:	4003      	ands	r3, r0
 8000bec:	00db      	lsls	r3, r3, #3
 8000bee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bf0:	4809      	ldr	r0, [pc, #36]	@ (8000c18 <__NVIC_SetPriority+0xd8>)
 8000bf2:	1dfb      	adds	r3, r7, #7
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	001c      	movs	r4, r3
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	4023      	ands	r3, r4
 8000bfc:	3b08      	subs	r3, #8
 8000bfe:	089b      	lsrs	r3, r3, #2
 8000c00:	430a      	orrs	r2, r1
 8000c02:	3306      	adds	r3, #6
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	18c3      	adds	r3, r0, r3
 8000c08:	3304      	adds	r3, #4
 8000c0a:	601a      	str	r2, [r3, #0]
}
 8000c0c:	46c0      	nop			@ (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b003      	add	sp, #12
 8000c12:	bd90      	pop	{r4, r7, pc}
 8000c14:	e000e100 	.word	0xe000e100
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	1e5a      	subs	r2, r3, #1
 8000c28:	2380      	movs	r3, #128	@ 0x80
 8000c2a:	045b      	lsls	r3, r3, #17
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d301      	bcc.n	8000c34 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c30:	2301      	movs	r3, #1
 8000c32:	e010      	b.n	8000c56 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c34:	4b0a      	ldr	r3, [pc, #40]	@ (8000c60 <SysTick_Config+0x44>)
 8000c36:	687a      	ldr	r2, [r7, #4]
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	425b      	negs	r3, r3
 8000c40:	2103      	movs	r1, #3
 8000c42:	0018      	movs	r0, r3
 8000c44:	f7ff ff7c 	bl	8000b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c48:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <SysTick_Config+0x44>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c4e:	4b04      	ldr	r3, [pc, #16]	@ (8000c60 <SysTick_Config+0x44>)
 8000c50:	2207      	movs	r2, #7
 8000c52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c54:	2300      	movs	r3, #0
}
 8000c56:	0018      	movs	r0, r3
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b002      	add	sp, #8
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			@ (mov r8, r8)
 8000c60:	e000e010 	.word	0xe000e010

08000c64 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
 8000c6e:	210f      	movs	r1, #15
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	1c02      	adds	r2, r0, #0
 8000c74:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	b25b      	sxtb	r3, r3
 8000c7e:	0011      	movs	r1, r2
 8000c80:	0018      	movs	r0, r3
 8000c82:	f7ff ff5d 	bl	8000b40 <__NVIC_SetPriority>
}
 8000c86:	46c0      	nop			@ (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b004      	add	sp, #16
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	0018      	movs	r0, r3
 8000c9a:	f7ff ffbf 	bl	8000c1c <SysTick_Config>
 8000c9e:	0003      	movs	r3, r0
}
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b002      	add	sp, #8
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000cb6:	e14d      	b.n	8000f54 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2101      	movs	r1, #1
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4091      	lsls	r1, r2
 8000cc2:	000a      	movs	r2, r1
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d100      	bne.n	8000cd0 <HAL_GPIO_Init+0x28>
 8000cce:	e13e      	b.n	8000f4e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d003      	beq.n	8000ce0 <HAL_GPIO_Init+0x38>
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	2b12      	cmp	r3, #18
 8000cde:	d125      	bne.n	8000d2c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	08da      	lsrs	r2, r3, #3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3208      	adds	r2, #8
 8000ce8:	0092      	lsls	r2, r2, #2
 8000cea:	58d3      	ldr	r3, [r2, r3]
 8000cec:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	2207      	movs	r2, #7
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	220f      	movs	r2, #15
 8000cf8:	409a      	lsls	r2, r3
 8000cfa:	0013      	movs	r3, r2
 8000cfc:	43da      	mvns	r2, r3
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	4013      	ands	r3, r2
 8000d02:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	691b      	ldr	r3, [r3, #16]
 8000d08:	220f      	movs	r2, #15
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	2107      	movs	r1, #7
 8000d10:	400b      	ands	r3, r1
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	409a      	lsls	r2, r3
 8000d16:	0013      	movs	r3, r2
 8000d18:	697a      	ldr	r2, [r7, #20]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	08da      	lsrs	r2, r3, #3
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	3208      	adds	r2, #8
 8000d26:	0092      	lsls	r2, r2, #2
 8000d28:	6979      	ldr	r1, [r7, #20]
 8000d2a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	2203      	movs	r2, #3
 8000d38:	409a      	lsls	r2, r3
 8000d3a:	0013      	movs	r3, r2
 8000d3c:	43da      	mvns	r2, r3
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	4013      	ands	r3, r2
 8000d42:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	2203      	movs	r2, #3
 8000d4a:	401a      	ands	r2, r3
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	409a      	lsls	r2, r3
 8000d52:	0013      	movs	r3, r2
 8000d54:	697a      	ldr	r2, [r7, #20]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	697a      	ldr	r2, [r7, #20]
 8000d5e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d00b      	beq.n	8000d80 <HAL_GPIO_Init+0xd8>
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d007      	beq.n	8000d80 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d74:	2b11      	cmp	r3, #17
 8000d76:	d003      	beq.n	8000d80 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	2b12      	cmp	r3, #18
 8000d7e:	d130      	bne.n	8000de2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	409a      	lsls	r2, r3
 8000d8e:	0013      	movs	r3, r2
 8000d90:	43da      	mvns	r2, r3
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	4013      	ands	r3, r2
 8000d96:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	68da      	ldr	r2, [r3, #12]
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	409a      	lsls	r2, r3
 8000da2:	0013      	movs	r3, r2
 8000da4:	697a      	ldr	r2, [r7, #20]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	697a      	ldr	r2, [r7, #20]
 8000dae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000db6:	2201      	movs	r2, #1
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	409a      	lsls	r2, r3
 8000dbc:	0013      	movs	r3, r2
 8000dbe:	43da      	mvns	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	091b      	lsrs	r3, r3, #4
 8000dcc:	2201      	movs	r2, #1
 8000dce:	401a      	ands	r2, r3
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	409a      	lsls	r2, r3
 8000dd4:	0013      	movs	r3, r2
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	697a      	ldr	r2, [r7, #20]
 8000de0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	2b03      	cmp	r3, #3
 8000de8:	d017      	beq.n	8000e1a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	68db      	ldr	r3, [r3, #12]
 8000dee:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	2203      	movs	r2, #3
 8000df6:	409a      	lsls	r2, r3
 8000df8:	0013      	movs	r3, r2
 8000dfa:	43da      	mvns	r2, r3
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	689a      	ldr	r2, [r3, #8]
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	409a      	lsls	r2, r3
 8000e0c:	0013      	movs	r3, r2
 8000e0e:	697a      	ldr	r2, [r7, #20]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	697a      	ldr	r2, [r7, #20]
 8000e18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685a      	ldr	r2, [r3, #4]
 8000e1e:	2380      	movs	r3, #128	@ 0x80
 8000e20:	055b      	lsls	r3, r3, #21
 8000e22:	4013      	ands	r3, r2
 8000e24:	d100      	bne.n	8000e28 <HAL_GPIO_Init+0x180>
 8000e26:	e092      	b.n	8000f4e <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000e28:	4a50      	ldr	r2, [pc, #320]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	089b      	lsrs	r3, r3, #2
 8000e2e:	3318      	adds	r3, #24
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	589b      	ldr	r3, [r3, r2]
 8000e34:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	2203      	movs	r2, #3
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	00db      	lsls	r3, r3, #3
 8000e3e:	220f      	movs	r2, #15
 8000e40:	409a      	lsls	r2, r3
 8000e42:	0013      	movs	r3, r2
 8000e44:	43da      	mvns	r2, r3
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	23a0      	movs	r3, #160	@ 0xa0
 8000e50:	05db      	lsls	r3, r3, #23
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d013      	beq.n	8000e7e <HAL_GPIO_Init+0x1d6>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a45      	ldr	r2, [pc, #276]	@ (8000f70 <HAL_GPIO_Init+0x2c8>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d00d      	beq.n	8000e7a <HAL_GPIO_Init+0x1d2>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a44      	ldr	r2, [pc, #272]	@ (8000f74 <HAL_GPIO_Init+0x2cc>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d007      	beq.n	8000e76 <HAL_GPIO_Init+0x1ce>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a43      	ldr	r2, [pc, #268]	@ (8000f78 <HAL_GPIO_Init+0x2d0>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d101      	bne.n	8000e72 <HAL_GPIO_Init+0x1ca>
 8000e6e:	2305      	movs	r3, #5
 8000e70:	e006      	b.n	8000e80 <HAL_GPIO_Init+0x1d8>
 8000e72:	2306      	movs	r3, #6
 8000e74:	e004      	b.n	8000e80 <HAL_GPIO_Init+0x1d8>
 8000e76:	2302      	movs	r3, #2
 8000e78:	e002      	b.n	8000e80 <HAL_GPIO_Init+0x1d8>
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e000      	b.n	8000e80 <HAL_GPIO_Init+0x1d8>
 8000e7e:	2300      	movs	r3, #0
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	2103      	movs	r1, #3
 8000e84:	400a      	ands	r2, r1
 8000e86:	00d2      	lsls	r2, r2, #3
 8000e88:	4093      	lsls	r3, r2
 8000e8a:	697a      	ldr	r2, [r7, #20]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000e90:	4936      	ldr	r1, [pc, #216]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	089b      	lsrs	r3, r3, #2
 8000e96:	3318      	adds	r3, #24
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000e9e:	4a33      	ldr	r2, [pc, #204]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000ea0:	2380      	movs	r3, #128	@ 0x80
 8000ea2:	58d3      	ldr	r3, [r2, r3]
 8000ea4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	43da      	mvns	r2, r3
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	4013      	ands	r3, r2
 8000eae:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685a      	ldr	r2, [r3, #4]
 8000eb4:	2380      	movs	r3, #128	@ 0x80
 8000eb6:	025b      	lsls	r3, r3, #9
 8000eb8:	4013      	ands	r3, r2
 8000eba:	d003      	beq.n	8000ec4 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000ec4:	4929      	ldr	r1, [pc, #164]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000ec6:	2280      	movs	r2, #128	@ 0x80
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000ecc:	4a27      	ldr	r2, [pc, #156]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000ece:	2384      	movs	r3, #132	@ 0x84
 8000ed0:	58d3      	ldr	r3, [r2, r3]
 8000ed2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	4013      	ands	r3, r2
 8000edc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	2380      	movs	r3, #128	@ 0x80
 8000ee4:	029b      	lsls	r3, r3, #10
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d003      	beq.n	8000ef2 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8000eea:	697a      	ldr	r2, [r7, #20]
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000ef2:	491e      	ldr	r1, [pc, #120]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000ef4:	2284      	movs	r2, #132	@ 0x84
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000efa:	4b1c      	ldr	r3, [pc, #112]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	43da      	mvns	r2, r3
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	4013      	ands	r3, r2
 8000f08:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685a      	ldr	r2, [r3, #4]
 8000f0e:	2380      	movs	r3, #128	@ 0x80
 8000f10:	035b      	lsls	r3, r3, #13
 8000f12:	4013      	ands	r3, r2
 8000f14:	d003      	beq.n	8000f1e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000f1e:	4b13      	ldr	r3, [pc, #76]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000f20:	697a      	ldr	r2, [r7, #20]
 8000f22:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000f24:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	43da      	mvns	r2, r3
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	4013      	ands	r3, r2
 8000f32:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685a      	ldr	r2, [r3, #4]
 8000f38:	2380      	movs	r3, #128	@ 0x80
 8000f3a:	039b      	lsls	r3, r3, #14
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	d003      	beq.n	8000f48 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8000f40:	697a      	ldr	r2, [r7, #20]
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000f48:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <HAL_GPIO_Init+0x2c4>)
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	3301      	adds	r3, #1
 8000f52:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	40da      	lsrs	r2, r3
 8000f5c:	1e13      	subs	r3, r2, #0
 8000f5e:	d000      	beq.n	8000f62 <HAL_GPIO_Init+0x2ba>
 8000f60:	e6aa      	b.n	8000cb8 <HAL_GPIO_Init+0x10>
  }
}
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	46c0      	nop			@ (mov r8, r8)
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b006      	add	sp, #24
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40021800 	.word	0x40021800
 8000f70:	50000400 	.word	0x50000400
 8000f74:	50000800 	.word	0x50000800
 8000f78:	50001400 	.word	0x50001400

08000f7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e08f      	b.n	80010ae <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2241      	movs	r2, #65	@ 0x41
 8000f92:	5c9b      	ldrb	r3, [r3, r2]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d107      	bne.n	8000faa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2240      	movs	r2, #64	@ 0x40
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f7ff fc53 	bl	8000850 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2241      	movs	r2, #65	@ 0x41
 8000fae:	2124      	movs	r1, #36	@ 0x24
 8000fb0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	438a      	bics	r2, r1
 8000fc0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685a      	ldr	r2, [r3, #4]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	493b      	ldr	r1, [pc, #236]	@ (80010b8 <HAL_I2C_Init+0x13c>)
 8000fcc:	400a      	ands	r2, r1
 8000fce:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4938      	ldr	r1, [pc, #224]	@ (80010bc <HAL_I2C_Init+0x140>)
 8000fdc:	400a      	ands	r2, r1
 8000fde:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d108      	bne.n	8000ffa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	689a      	ldr	r2, [r3, #8]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2180      	movs	r1, #128	@ 0x80
 8000ff2:	0209      	lsls	r1, r1, #8
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	e007      	b.n	800100a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689a      	ldr	r2, [r3, #8]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2184      	movs	r1, #132	@ 0x84
 8001004:	0209      	lsls	r1, r1, #8
 8001006:	430a      	orrs	r2, r1
 8001008:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	68db      	ldr	r3, [r3, #12]
 800100e:	2b02      	cmp	r3, #2
 8001010:	d109      	bne.n	8001026 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	685a      	ldr	r2, [r3, #4]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2180      	movs	r1, #128	@ 0x80
 800101e:	0109      	lsls	r1, r1, #4
 8001020:	430a      	orrs	r2, r1
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	e007      	b.n	8001036 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	685a      	ldr	r2, [r3, #4]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4923      	ldr	r1, [pc, #140]	@ (80010c0 <HAL_I2C_Init+0x144>)
 8001032:	400a      	ands	r2, r1
 8001034:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	685a      	ldr	r2, [r3, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4920      	ldr	r1, [pc, #128]	@ (80010c4 <HAL_I2C_Init+0x148>)
 8001042:	430a      	orrs	r2, r1
 8001044:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	68da      	ldr	r2, [r3, #12]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	491a      	ldr	r1, [pc, #104]	@ (80010bc <HAL_I2C_Init+0x140>)
 8001052:	400a      	ands	r2, r1
 8001054:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	691a      	ldr	r2, [r3, #16]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	431a      	orrs	r2, r3
 8001060:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	430a      	orrs	r2, r1
 800106e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	69d9      	ldr	r1, [r3, #28]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6a1a      	ldr	r2, [r3, #32]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	430a      	orrs	r2, r1
 800107e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2101      	movs	r1, #1
 800108c:	430a      	orrs	r2, r1
 800108e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2241      	movs	r2, #65	@ 0x41
 800109a:	2120      	movs	r1, #32
 800109c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2242      	movs	r2, #66	@ 0x42
 80010a8:	2100      	movs	r1, #0
 80010aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	0018      	movs	r0, r3
 80010b0:	46bd      	mov	sp, r7
 80010b2:	b002      	add	sp, #8
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	46c0      	nop			@ (mov r8, r8)
 80010b8:	f0ffffff 	.word	0xf0ffffff
 80010bc:	ffff7fff 	.word	0xffff7fff
 80010c0:	fffff7ff 	.word	0xfffff7ff
 80010c4:	02008000 	.word	0x02008000

080010c8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010c8:	b590      	push	{r4, r7, lr}
 80010ca:	b089      	sub	sp, #36	@ 0x24
 80010cc:	af02      	add	r7, sp, #8
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	000c      	movs	r4, r1
 80010d2:	0010      	movs	r0, r2
 80010d4:	0019      	movs	r1, r3
 80010d6:	230a      	movs	r3, #10
 80010d8:	18fb      	adds	r3, r7, r3
 80010da:	1c22      	adds	r2, r4, #0
 80010dc:	801a      	strh	r2, [r3, #0]
 80010de:	2308      	movs	r3, #8
 80010e0:	18fb      	adds	r3, r7, r3
 80010e2:	1c02      	adds	r2, r0, #0
 80010e4:	801a      	strh	r2, [r3, #0]
 80010e6:	1dbb      	adds	r3, r7, #6
 80010e8:	1c0a      	adds	r2, r1, #0
 80010ea:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2241      	movs	r2, #65	@ 0x41
 80010f0:	5c9b      	ldrb	r3, [r3, r2]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b20      	cmp	r3, #32
 80010f6:	d000      	beq.n	80010fa <HAL_I2C_Mem_Write+0x32>
 80010f8:	e10c      	b.n	8001314 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80010fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d004      	beq.n	800110a <HAL_I2C_Mem_Write+0x42>
 8001100:	232c      	movs	r3, #44	@ 0x2c
 8001102:	18fb      	adds	r3, r7, r3
 8001104:	881b      	ldrh	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d105      	bne.n	8001116 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2280      	movs	r2, #128	@ 0x80
 800110e:	0092      	lsls	r2, r2, #2
 8001110:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e0ff      	b.n	8001316 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2240      	movs	r2, #64	@ 0x40
 800111a:	5c9b      	ldrb	r3, [r3, r2]
 800111c:	2b01      	cmp	r3, #1
 800111e:	d101      	bne.n	8001124 <HAL_I2C_Mem_Write+0x5c>
 8001120:	2302      	movs	r3, #2
 8001122:	e0f8      	b.n	8001316 <HAL_I2C_Mem_Write+0x24e>
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2240      	movs	r2, #64	@ 0x40
 8001128:	2101      	movs	r1, #1
 800112a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800112c:	f7ff fcda 	bl	8000ae4 <HAL_GetTick>
 8001130:	0003      	movs	r3, r0
 8001132:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001134:	2380      	movs	r3, #128	@ 0x80
 8001136:	0219      	lsls	r1, r3, #8
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	2319      	movs	r3, #25
 8001140:	2201      	movs	r2, #1
 8001142:	f000 f975 	bl	8001430 <I2C_WaitOnFlagUntilTimeout>
 8001146:	1e03      	subs	r3, r0, #0
 8001148:	d001      	beq.n	800114e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e0e3      	b.n	8001316 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2241      	movs	r2, #65	@ 0x41
 8001152:	2121      	movs	r1, #33	@ 0x21
 8001154:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	2242      	movs	r2, #66	@ 0x42
 800115a:	2140      	movs	r1, #64	@ 0x40
 800115c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2200      	movs	r2, #0
 8001162:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001168:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	222c      	movs	r2, #44	@ 0x2c
 800116e:	18ba      	adds	r2, r7, r2
 8001170:	8812      	ldrh	r2, [r2, #0]
 8001172:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2200      	movs	r2, #0
 8001178:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800117a:	1dbb      	adds	r3, r7, #6
 800117c:	881c      	ldrh	r4, [r3, #0]
 800117e:	2308      	movs	r3, #8
 8001180:	18fb      	adds	r3, r7, r3
 8001182:	881a      	ldrh	r2, [r3, #0]
 8001184:	230a      	movs	r3, #10
 8001186:	18fb      	adds	r3, r7, r3
 8001188:	8819      	ldrh	r1, [r3, #0]
 800118a:	68f8      	ldr	r0, [r7, #12]
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	0023      	movs	r3, r4
 8001196:	f000 f8c5 	bl	8001324 <I2C_RequestMemoryWrite>
 800119a:	1e03      	subs	r3, r0, #0
 800119c:	d005      	beq.n	80011aa <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	2240      	movs	r2, #64	@ 0x40
 80011a2:	2100      	movs	r1, #0
 80011a4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e0b5      	b.n	8001316 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	2bff      	cmp	r3, #255	@ 0xff
 80011b2:	d911      	bls.n	80011d8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	22ff      	movs	r2, #255	@ 0xff
 80011b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	045c      	lsls	r4, r3, #17
 80011c4:	230a      	movs	r3, #10
 80011c6:	18fb      	adds	r3, r7, r3
 80011c8:	8819      	ldrh	r1, [r3, #0]
 80011ca:	68f8      	ldr	r0, [r7, #12]
 80011cc:	2300      	movs	r3, #0
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	0023      	movs	r3, r4
 80011d2:	f000 fafd 	bl	80017d0 <I2C_TransferConfig>
 80011d6:	e012      	b.n	80011fe <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011dc:	b29a      	uxth	r2, r3
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	2380      	movs	r3, #128	@ 0x80
 80011ea:	049c      	lsls	r4, r3, #18
 80011ec:	230a      	movs	r3, #10
 80011ee:	18fb      	adds	r3, r7, r3
 80011f0:	8819      	ldrh	r1, [r3, #0]
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	2300      	movs	r3, #0
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	0023      	movs	r3, r4
 80011fa:	f000 fae9 	bl	80017d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	0018      	movs	r0, r3
 8001206:	f000 f961 	bl	80014cc <I2C_WaitOnTXISFlagUntilTimeout>
 800120a:	1e03      	subs	r3, r0, #0
 800120c:	d001      	beq.n	8001212 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e081      	b.n	8001316 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001216:	781a      	ldrb	r2, [r3, #0]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800122c:	b29b      	uxth	r3, r3
 800122e:	3b01      	subs	r3, #1
 8001230:	b29a      	uxth	r2, r3
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800123a:	3b01      	subs	r3, #1
 800123c:	b29a      	uxth	r2, r3
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001246:	b29b      	uxth	r3, r3
 8001248:	2b00      	cmp	r3, #0
 800124a:	d03a      	beq.n	80012c2 <HAL_I2C_Mem_Write+0x1fa>
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001250:	2b00      	cmp	r3, #0
 8001252:	d136      	bne.n	80012c2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001254:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	0013      	movs	r3, r2
 800125e:	2200      	movs	r2, #0
 8001260:	2180      	movs	r1, #128	@ 0x80
 8001262:	f000 f8e5 	bl	8001430 <I2C_WaitOnFlagUntilTimeout>
 8001266:	1e03      	subs	r3, r0, #0
 8001268:	d001      	beq.n	800126e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e053      	b.n	8001316 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001272:	b29b      	uxth	r3, r3
 8001274:	2bff      	cmp	r3, #255	@ 0xff
 8001276:	d911      	bls.n	800129c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	22ff      	movs	r2, #255	@ 0xff
 800127c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001282:	b2da      	uxtb	r2, r3
 8001284:	2380      	movs	r3, #128	@ 0x80
 8001286:	045c      	lsls	r4, r3, #17
 8001288:	230a      	movs	r3, #10
 800128a:	18fb      	adds	r3, r7, r3
 800128c:	8819      	ldrh	r1, [r3, #0]
 800128e:	68f8      	ldr	r0, [r7, #12]
 8001290:	2300      	movs	r3, #0
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	0023      	movs	r3, r4
 8001296:	f000 fa9b 	bl	80017d0 <I2C_TransferConfig>
 800129a:	e012      	b.n	80012c2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	2380      	movs	r3, #128	@ 0x80
 80012ae:	049c      	lsls	r4, r3, #18
 80012b0:	230a      	movs	r3, #10
 80012b2:	18fb      	adds	r3, r7, r3
 80012b4:	8819      	ldrh	r1, [r3, #0]
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	2300      	movs	r3, #0
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	0023      	movs	r3, r4
 80012be:	f000 fa87 	bl	80017d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d198      	bne.n	80011fe <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	0018      	movs	r0, r3
 80012d4:	f000 f940 	bl	8001558 <I2C_WaitOnSTOPFlagUntilTimeout>
 80012d8:	1e03      	subs	r3, r0, #0
 80012da:	d001      	beq.n	80012e0 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e01a      	b.n	8001316 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2220      	movs	r2, #32
 80012e6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	685a      	ldr	r2, [r3, #4]
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	490b      	ldr	r1, [pc, #44]	@ (8001320 <HAL_I2C_Mem_Write+0x258>)
 80012f4:	400a      	ands	r2, r1
 80012f6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	2241      	movs	r2, #65	@ 0x41
 80012fc:	2120      	movs	r1, #32
 80012fe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2242      	movs	r2, #66	@ 0x42
 8001304:	2100      	movs	r1, #0
 8001306:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2240      	movs	r2, #64	@ 0x40
 800130c:	2100      	movs	r1, #0
 800130e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001310:	2300      	movs	r3, #0
 8001312:	e000      	b.n	8001316 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001314:	2302      	movs	r3, #2
  }
}
 8001316:	0018      	movs	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	b007      	add	sp, #28
 800131c:	bd90      	pop	{r4, r7, pc}
 800131e:	46c0      	nop			@ (mov r8, r8)
 8001320:	fe00e800 	.word	0xfe00e800

08001324 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001324:	b5b0      	push	{r4, r5, r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af02      	add	r7, sp, #8
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	000c      	movs	r4, r1
 800132e:	0010      	movs	r0, r2
 8001330:	0019      	movs	r1, r3
 8001332:	250a      	movs	r5, #10
 8001334:	197b      	adds	r3, r7, r5
 8001336:	1c22      	adds	r2, r4, #0
 8001338:	801a      	strh	r2, [r3, #0]
 800133a:	2308      	movs	r3, #8
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	1c02      	adds	r2, r0, #0
 8001340:	801a      	strh	r2, [r3, #0]
 8001342:	1dbb      	adds	r3, r7, #6
 8001344:	1c0a      	adds	r2, r1, #0
 8001346:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001348:	1dbb      	adds	r3, r7, #6
 800134a:	881b      	ldrh	r3, [r3, #0]
 800134c:	b2da      	uxtb	r2, r3
 800134e:	2380      	movs	r3, #128	@ 0x80
 8001350:	045c      	lsls	r4, r3, #17
 8001352:	197b      	adds	r3, r7, r5
 8001354:	8819      	ldrh	r1, [r3, #0]
 8001356:	68f8      	ldr	r0, [r7, #12]
 8001358:	4b23      	ldr	r3, [pc, #140]	@ (80013e8 <I2C_RequestMemoryWrite+0xc4>)
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	0023      	movs	r3, r4
 800135e:	f000 fa37 	bl	80017d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001364:	6a39      	ldr	r1, [r7, #32]
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	0018      	movs	r0, r3
 800136a:	f000 f8af 	bl	80014cc <I2C_WaitOnTXISFlagUntilTimeout>
 800136e:	1e03      	subs	r3, r0, #0
 8001370:	d001      	beq.n	8001376 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e033      	b.n	80013de <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001376:	1dbb      	adds	r3, r7, #6
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d107      	bne.n	800138e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800137e:	2308      	movs	r3, #8
 8001380:	18fb      	adds	r3, r7, r3
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	b2da      	uxtb	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	629a      	str	r2, [r3, #40]	@ 0x28
 800138c:	e019      	b.n	80013c2 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800138e:	2308      	movs	r3, #8
 8001390:	18fb      	adds	r3, r7, r3
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	b29b      	uxth	r3, r3
 8001398:	b2da      	uxtb	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013a2:	6a39      	ldr	r1, [r7, #32]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	0018      	movs	r0, r3
 80013a8:	f000 f890 	bl	80014cc <I2C_WaitOnTXISFlagUntilTimeout>
 80013ac:	1e03      	subs	r3, r0, #0
 80013ae:	d001      	beq.n	80013b4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e014      	b.n	80013de <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80013b4:	2308      	movs	r3, #8
 80013b6:	18fb      	adds	r3, r7, r3
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80013c2:	6a3a      	ldr	r2, [r7, #32]
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	0013      	movs	r3, r2
 80013cc:	2200      	movs	r2, #0
 80013ce:	2180      	movs	r1, #128	@ 0x80
 80013d0:	f000 f82e 	bl	8001430 <I2C_WaitOnFlagUntilTimeout>
 80013d4:	1e03      	subs	r3, r0, #0
 80013d6:	d001      	beq.n	80013dc <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e000      	b.n	80013de <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	0018      	movs	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	b004      	add	sp, #16
 80013e4:	bdb0      	pop	{r4, r5, r7, pc}
 80013e6:	46c0      	nop			@ (mov r8, r8)
 80013e8:	80002000 	.word	0x80002000

080013ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	2202      	movs	r2, #2
 80013fc:	4013      	ands	r3, r2
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d103      	bne.n	800140a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2200      	movs	r2, #0
 8001408:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	2201      	movs	r2, #1
 8001412:	4013      	ands	r3, r2
 8001414:	2b01      	cmp	r3, #1
 8001416:	d007      	beq.n	8001428 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	699a      	ldr	r2, [r3, #24]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2101      	movs	r1, #1
 8001424:	430a      	orrs	r2, r1
 8001426:	619a      	str	r2, [r3, #24]
  }
}
 8001428:	46c0      	nop			@ (mov r8, r8)
 800142a:	46bd      	mov	sp, r7
 800142c:	b002      	add	sp, #8
 800142e:	bd80      	pop	{r7, pc}

08001430 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	1dfb      	adds	r3, r7, #7
 800143e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001440:	e030      	b.n	80014a4 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	3301      	adds	r3, #1
 8001446:	d02d      	beq.n	80014a4 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001448:	f7ff fb4c 	bl	8000ae4 <HAL_GetTick>
 800144c:	0002      	movs	r2, r0
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	429a      	cmp	r2, r3
 8001456:	d302      	bcc.n	800145e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d122      	bne.n	80014a4 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	68ba      	ldr	r2, [r7, #8]
 8001466:	4013      	ands	r3, r2
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	425a      	negs	r2, r3
 800146e:	4153      	adcs	r3, r2
 8001470:	b2db      	uxtb	r3, r3
 8001472:	001a      	movs	r2, r3
 8001474:	1dfb      	adds	r3, r7, #7
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d113      	bne.n	80014a4 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001480:	2220      	movs	r2, #32
 8001482:	431a      	orrs	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2241      	movs	r2, #65	@ 0x41
 800148c:	2120      	movs	r1, #32
 800148e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	2242      	movs	r2, #66	@ 0x42
 8001494:	2100      	movs	r1, #0
 8001496:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2240      	movs	r2, #64	@ 0x40
 800149c:	2100      	movs	r1, #0
 800149e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e00f      	b.n	80014c4 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	68ba      	ldr	r2, [r7, #8]
 80014ac:	4013      	ands	r3, r2
 80014ae:	68ba      	ldr	r2, [r7, #8]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	425a      	negs	r2, r3
 80014b4:	4153      	adcs	r3, r2
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	001a      	movs	r2, r3
 80014ba:	1dfb      	adds	r3, r7, #7
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d0bf      	beq.n	8001442 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	0018      	movs	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b004      	add	sp, #16
 80014ca:	bd80      	pop	{r7, pc}

080014cc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80014d8:	e032      	b.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	68b9      	ldr	r1, [r7, #8]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	0018      	movs	r0, r3
 80014e2:	f000 f87d 	bl	80015e0 <I2C_IsErrorOccurred>
 80014e6:	1e03      	subs	r3, r0, #0
 80014e8:	d001      	beq.n	80014ee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e030      	b.n	8001550 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	3301      	adds	r3, #1
 80014f2:	d025      	beq.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014f4:	f7ff faf6 	bl	8000ae4 <HAL_GetTick>
 80014f8:	0002      	movs	r2, r0
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	429a      	cmp	r2, r3
 8001502:	d302      	bcc.n	800150a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d11a      	bne.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	2202      	movs	r2, #2
 8001512:	4013      	ands	r3, r2
 8001514:	2b02      	cmp	r3, #2
 8001516:	d013      	beq.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800151c:	2220      	movs	r2, #32
 800151e:	431a      	orrs	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2241      	movs	r2, #65	@ 0x41
 8001528:	2120      	movs	r1, #32
 800152a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2242      	movs	r2, #66	@ 0x42
 8001530:	2100      	movs	r1, #0
 8001532:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2240      	movs	r2, #64	@ 0x40
 8001538:	2100      	movs	r1, #0
 800153a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e007      	b.n	8001550 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	2202      	movs	r2, #2
 8001548:	4013      	ands	r3, r2
 800154a:	2b02      	cmp	r3, #2
 800154c:	d1c5      	bne.n	80014da <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800154e:	2300      	movs	r3, #0
}
 8001550:	0018      	movs	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	b004      	add	sp, #16
 8001556:	bd80      	pop	{r7, pc}

08001558 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001564:	e02f      	b.n	80015c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	68b9      	ldr	r1, [r7, #8]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	0018      	movs	r0, r3
 800156e:	f000 f837 	bl	80015e0 <I2C_IsErrorOccurred>
 8001572:	1e03      	subs	r3, r0, #0
 8001574:	d001      	beq.n	800157a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e02d      	b.n	80015d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800157a:	f7ff fab3 	bl	8000ae4 <HAL_GetTick>
 800157e:	0002      	movs	r2, r0
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	429a      	cmp	r2, r3
 8001588:	d302      	bcc.n	8001590 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d11a      	bne.n	80015c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	2220      	movs	r2, #32
 8001598:	4013      	ands	r3, r2
 800159a:	2b20      	cmp	r3, #32
 800159c:	d013      	beq.n	80015c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a2:	2220      	movs	r2, #32
 80015a4:	431a      	orrs	r2, r3
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2241      	movs	r2, #65	@ 0x41
 80015ae:	2120      	movs	r1, #32
 80015b0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2242      	movs	r2, #66	@ 0x42
 80015b6:	2100      	movs	r1, #0
 80015b8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2240      	movs	r2, #64	@ 0x40
 80015be:	2100      	movs	r1, #0
 80015c0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e007      	b.n	80015d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	2220      	movs	r2, #32
 80015ce:	4013      	ands	r3, r2
 80015d0:	2b20      	cmp	r3, #32
 80015d2:	d1c8      	bne.n	8001566 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	0018      	movs	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	b004      	add	sp, #16
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	@ 0x28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015ec:	2327      	movs	r3, #39	@ 0x27
 80015ee:	18fb      	adds	r3, r7, r3
 80015f0:	2200      	movs	r2, #0
 80015f2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	2210      	movs	r2, #16
 8001608:	4013      	ands	r3, r2
 800160a:	d100      	bne.n	800160e <I2C_IsErrorOccurred+0x2e>
 800160c:	e079      	b.n	8001702 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2210      	movs	r2, #16
 8001614:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001616:	e057      	b.n	80016c8 <I2C_IsErrorOccurred+0xe8>
 8001618:	2227      	movs	r2, #39	@ 0x27
 800161a:	18bb      	adds	r3, r7, r2
 800161c:	18ba      	adds	r2, r7, r2
 800161e:	7812      	ldrb	r2, [r2, #0]
 8001620:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	3301      	adds	r3, #1
 8001626:	d04f      	beq.n	80016c8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001628:	f7ff fa5c 	bl	8000ae4 <HAL_GetTick>
 800162c:	0002      	movs	r2, r0
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	429a      	cmp	r2, r3
 8001636:	d302      	bcc.n	800163e <I2C_IsErrorOccurred+0x5e>
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d144      	bne.n	80016c8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	2380      	movs	r3, #128	@ 0x80
 8001646:	01db      	lsls	r3, r3, #7
 8001648:	4013      	ands	r3, r2
 800164a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800164c:	2013      	movs	r0, #19
 800164e:	183b      	adds	r3, r7, r0
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	2142      	movs	r1, #66	@ 0x42
 8001654:	5c52      	ldrb	r2, [r2, r1]
 8001656:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	699a      	ldr	r2, [r3, #24]
 800165e:	2380      	movs	r3, #128	@ 0x80
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	401a      	ands	r2, r3
 8001664:	2380      	movs	r3, #128	@ 0x80
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	429a      	cmp	r2, r3
 800166a:	d126      	bne.n	80016ba <I2C_IsErrorOccurred+0xda>
 800166c:	697a      	ldr	r2, [r7, #20]
 800166e:	2380      	movs	r3, #128	@ 0x80
 8001670:	01db      	lsls	r3, r3, #7
 8001672:	429a      	cmp	r2, r3
 8001674:	d021      	beq.n	80016ba <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001676:	183b      	adds	r3, r7, r0
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b20      	cmp	r3, #32
 800167c:	d01d      	beq.n	80016ba <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2180      	movs	r1, #128	@ 0x80
 800168a:	01c9      	lsls	r1, r1, #7
 800168c:	430a      	orrs	r2, r1
 800168e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001690:	f7ff fa28 	bl	8000ae4 <HAL_GetTick>
 8001694:	0003      	movs	r3, r0
 8001696:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001698:	e00f      	b.n	80016ba <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800169a:	f7ff fa23 	bl	8000ae4 <HAL_GetTick>
 800169e:	0002      	movs	r2, r0
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b19      	cmp	r3, #25
 80016a6:	d908      	bls.n	80016ba <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80016a8:	6a3b      	ldr	r3, [r7, #32]
 80016aa:	2220      	movs	r2, #32
 80016ac:	4313      	orrs	r3, r2
 80016ae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80016b0:	2327      	movs	r3, #39	@ 0x27
 80016b2:	18fb      	adds	r3, r7, r3
 80016b4:	2201      	movs	r2, #1
 80016b6:	701a      	strb	r2, [r3, #0]

              break;
 80016b8:	e006      	b.n	80016c8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2220      	movs	r2, #32
 80016c2:	4013      	ands	r3, r2
 80016c4:	2b20      	cmp	r3, #32
 80016c6:	d1e8      	bne.n	800169a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	2220      	movs	r2, #32
 80016d0:	4013      	ands	r3, r2
 80016d2:	2b20      	cmp	r3, #32
 80016d4:	d004      	beq.n	80016e0 <I2C_IsErrorOccurred+0x100>
 80016d6:	2327      	movs	r3, #39	@ 0x27
 80016d8:	18fb      	adds	r3, r7, r3
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d09b      	beq.n	8001618 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80016e0:	2327      	movs	r3, #39	@ 0x27
 80016e2:	18fb      	adds	r3, r7, r3
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d103      	bne.n	80016f2 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2220      	movs	r2, #32
 80016f0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80016f2:	6a3b      	ldr	r3, [r7, #32]
 80016f4:	2204      	movs	r2, #4
 80016f6:	4313      	orrs	r3, r2
 80016f8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80016fa:	2327      	movs	r3, #39	@ 0x27
 80016fc:	18fb      	adds	r3, r7, r3
 80016fe:	2201      	movs	r2, #1
 8001700:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4013      	ands	r3, r2
 8001712:	d00c      	beq.n	800172e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	2201      	movs	r2, #1
 8001718:	4313      	orrs	r3, r2
 800171a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2280      	movs	r2, #128	@ 0x80
 8001722:	0052      	lsls	r2, r2, #1
 8001724:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001726:	2327      	movs	r3, #39	@ 0x27
 8001728:	18fb      	adds	r3, r7, r3
 800172a:	2201      	movs	r2, #1
 800172c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	2380      	movs	r3, #128	@ 0x80
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	4013      	ands	r3, r2
 8001736:	d00c      	beq.n	8001752 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001738:	6a3b      	ldr	r3, [r7, #32]
 800173a:	2208      	movs	r2, #8
 800173c:	4313      	orrs	r3, r2
 800173e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2280      	movs	r2, #128	@ 0x80
 8001746:	00d2      	lsls	r2, r2, #3
 8001748:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800174a:	2327      	movs	r3, #39	@ 0x27
 800174c:	18fb      	adds	r3, r7, r3
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	2380      	movs	r3, #128	@ 0x80
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4013      	ands	r3, r2
 800175a:	d00c      	beq.n	8001776 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800175c:	6a3b      	ldr	r3, [r7, #32]
 800175e:	2202      	movs	r2, #2
 8001760:	4313      	orrs	r3, r2
 8001762:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2280      	movs	r2, #128	@ 0x80
 800176a:	0092      	lsls	r2, r2, #2
 800176c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800176e:	2327      	movs	r3, #39	@ 0x27
 8001770:	18fb      	adds	r3, r7, r3
 8001772:	2201      	movs	r2, #1
 8001774:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001776:	2327      	movs	r3, #39	@ 0x27
 8001778:	18fb      	adds	r3, r7, r3
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d01d      	beq.n	80017bc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	0018      	movs	r0, r3
 8001784:	f7ff fe32 	bl	80013ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	685a      	ldr	r2, [r3, #4]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	490e      	ldr	r1, [pc, #56]	@ (80017cc <I2C_IsErrorOccurred+0x1ec>)
 8001794:	400a      	ands	r2, r1
 8001796:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800179c:	6a3b      	ldr	r3, [r7, #32]
 800179e:	431a      	orrs	r2, r3
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2241      	movs	r2, #65	@ 0x41
 80017a8:	2120      	movs	r1, #32
 80017aa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2242      	movs	r2, #66	@ 0x42
 80017b0:	2100      	movs	r1, #0
 80017b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2240      	movs	r2, #64	@ 0x40
 80017b8:	2100      	movs	r1, #0
 80017ba:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80017bc:	2327      	movs	r3, #39	@ 0x27
 80017be:	18fb      	adds	r3, r7, r3
 80017c0:	781b      	ldrb	r3, [r3, #0]
}
 80017c2:	0018      	movs	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	b00a      	add	sp, #40	@ 0x28
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	46c0      	nop			@ (mov r8, r8)
 80017cc:	fe00e800 	.word	0xfe00e800

080017d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80017d0:	b590      	push	{r4, r7, lr}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	0008      	movs	r0, r1
 80017da:	0011      	movs	r1, r2
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	240a      	movs	r4, #10
 80017e0:	193b      	adds	r3, r7, r4
 80017e2:	1c02      	adds	r2, r0, #0
 80017e4:	801a      	strh	r2, [r3, #0]
 80017e6:	2009      	movs	r0, #9
 80017e8:	183b      	adds	r3, r7, r0
 80017ea:	1c0a      	adds	r2, r1, #0
 80017ec:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80017ee:	193b      	adds	r3, r7, r4
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	059b      	lsls	r3, r3, #22
 80017f4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80017f6:	183b      	adds	r3, r7, r0
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	0419      	lsls	r1, r3, #16
 80017fc:	23ff      	movs	r3, #255	@ 0xff
 80017fe:	041b      	lsls	r3, r3, #16
 8001800:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001802:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800180a:	4313      	orrs	r3, r2
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	085b      	lsrs	r3, r3, #1
 8001810:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800181a:	0d51      	lsrs	r1, r2, #21
 800181c:	2280      	movs	r2, #128	@ 0x80
 800181e:	00d2      	lsls	r2, r2, #3
 8001820:	400a      	ands	r2, r1
 8001822:	4907      	ldr	r1, [pc, #28]	@ (8001840 <I2C_TransferConfig+0x70>)
 8001824:	430a      	orrs	r2, r1
 8001826:	43d2      	mvns	r2, r2
 8001828:	401a      	ands	r2, r3
 800182a:	0011      	movs	r1, r2
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	430a      	orrs	r2, r1
 8001834:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001836:	46c0      	nop			@ (mov r8, r8)
 8001838:	46bd      	mov	sp, r7
 800183a:	b007      	add	sp, #28
 800183c:	bd90      	pop	{r4, r7, pc}
 800183e:	46c0      	nop			@ (mov r8, r8)
 8001840:	03ff63ff 	.word	0x03ff63ff

08001844 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2241      	movs	r2, #65	@ 0x41
 8001852:	5c9b      	ldrb	r3, [r3, r2]
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b20      	cmp	r3, #32
 8001858:	d138      	bne.n	80018cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2240      	movs	r2, #64	@ 0x40
 800185e:	5c9b      	ldrb	r3, [r3, r2]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d101      	bne.n	8001868 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001864:	2302      	movs	r3, #2
 8001866:	e032      	b.n	80018ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2240      	movs	r2, #64	@ 0x40
 800186c:	2101      	movs	r1, #1
 800186e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2241      	movs	r2, #65	@ 0x41
 8001874:	2124      	movs	r1, #36	@ 0x24
 8001876:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2101      	movs	r1, #1
 8001884:	438a      	bics	r2, r1
 8001886:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4911      	ldr	r1, [pc, #68]	@ (80018d8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001894:	400a      	ands	r2, r1
 8001896:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6819      	ldr	r1, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	430a      	orrs	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2101      	movs	r1, #1
 80018b4:	430a      	orrs	r2, r1
 80018b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2241      	movs	r2, #65	@ 0x41
 80018bc:	2120      	movs	r1, #32
 80018be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2240      	movs	r2, #64	@ 0x40
 80018c4:	2100      	movs	r1, #0
 80018c6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80018c8:	2300      	movs	r3, #0
 80018ca:	e000      	b.n	80018ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018cc:	2302      	movs	r3, #2
  }
}
 80018ce:	0018      	movs	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	b002      	add	sp, #8
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	46c0      	nop			@ (mov r8, r8)
 80018d8:	ffffefff 	.word	0xffffefff

080018dc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2241      	movs	r2, #65	@ 0x41
 80018ea:	5c9b      	ldrb	r3, [r3, r2]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	2b20      	cmp	r3, #32
 80018f0:	d139      	bne.n	8001966 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2240      	movs	r2, #64	@ 0x40
 80018f6:	5c9b      	ldrb	r3, [r3, r2]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d101      	bne.n	8001900 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80018fc:	2302      	movs	r3, #2
 80018fe:	e033      	b.n	8001968 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2240      	movs	r2, #64	@ 0x40
 8001904:	2101      	movs	r1, #1
 8001906:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2241      	movs	r2, #65	@ 0x41
 800190c:	2124      	movs	r1, #36	@ 0x24
 800190e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2101      	movs	r1, #1
 800191c:	438a      	bics	r2, r1
 800191e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	4a11      	ldr	r2, [pc, #68]	@ (8001970 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800192c:	4013      	ands	r3, r2
 800192e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	021b      	lsls	r3, r3, #8
 8001934:	68fa      	ldr	r2, [r7, #12]
 8001936:	4313      	orrs	r3, r2
 8001938:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2101      	movs	r1, #1
 800194e:	430a      	orrs	r2, r1
 8001950:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2241      	movs	r2, #65	@ 0x41
 8001956:	2120      	movs	r1, #32
 8001958:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2240      	movs	r2, #64	@ 0x40
 800195e:	2100      	movs	r1, #0
 8001960:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	e000      	b.n	8001968 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001966:	2302      	movs	r3, #2
  }
}
 8001968:	0018      	movs	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	b004      	add	sp, #16
 800196e:	bd80      	pop	{r7, pc}
 8001970:	fffff0ff 	.word	0xfffff0ff

08001974 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e1d0      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2201      	movs	r2, #1
 800198c:	4013      	ands	r3, r2
 800198e:	d100      	bne.n	8001992 <HAL_RCC_OscConfig+0x1e>
 8001990:	e069      	b.n	8001a66 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001992:	4bc8      	ldr	r3, [pc, #800]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	2238      	movs	r2, #56	@ 0x38
 8001998:	4013      	ands	r3, r2
 800199a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d105      	bne.n	80019ae <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d15d      	bne.n	8001a66 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e1bc      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	2380      	movs	r3, #128	@ 0x80
 80019b4:	025b      	lsls	r3, r3, #9
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d107      	bne.n	80019ca <HAL_RCC_OscConfig+0x56>
 80019ba:	4bbe      	ldr	r3, [pc, #760]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	4bbd      	ldr	r3, [pc, #756]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 80019c0:	2180      	movs	r1, #128	@ 0x80
 80019c2:	0249      	lsls	r1, r1, #9
 80019c4:	430a      	orrs	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	e020      	b.n	8001a0c <HAL_RCC_OscConfig+0x98>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	23a0      	movs	r3, #160	@ 0xa0
 80019d0:	02db      	lsls	r3, r3, #11
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d10e      	bne.n	80019f4 <HAL_RCC_OscConfig+0x80>
 80019d6:	4bb7      	ldr	r3, [pc, #732]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4bb6      	ldr	r3, [pc, #728]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 80019dc:	2180      	movs	r1, #128	@ 0x80
 80019de:	02c9      	lsls	r1, r1, #11
 80019e0:	430a      	orrs	r2, r1
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	4bb3      	ldr	r3, [pc, #716]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	4bb2      	ldr	r3, [pc, #712]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 80019ea:	2180      	movs	r1, #128	@ 0x80
 80019ec:	0249      	lsls	r1, r1, #9
 80019ee:	430a      	orrs	r2, r1
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	e00b      	b.n	8001a0c <HAL_RCC_OscConfig+0x98>
 80019f4:	4baf      	ldr	r3, [pc, #700]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4bae      	ldr	r3, [pc, #696]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 80019fa:	49af      	ldr	r1, [pc, #700]	@ (8001cb8 <HAL_RCC_OscConfig+0x344>)
 80019fc:	400a      	ands	r2, r1
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	4bac      	ldr	r3, [pc, #688]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	4bab      	ldr	r3, [pc, #684]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001a06:	49ad      	ldr	r1, [pc, #692]	@ (8001cbc <HAL_RCC_OscConfig+0x348>)
 8001a08:	400a      	ands	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d014      	beq.n	8001a3e <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a14:	f7ff f866 	bl	8000ae4 <HAL_GetTick>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001a1e:	f7ff f861 	bl	8000ae4 <HAL_GetTick>
 8001a22:	0002      	movs	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b64      	cmp	r3, #100	@ 0x64
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e17b      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a30:	4ba0      	ldr	r3, [pc, #640]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	2380      	movs	r3, #128	@ 0x80
 8001a36:	029b      	lsls	r3, r3, #10
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d0f0      	beq.n	8001a1e <HAL_RCC_OscConfig+0xaa>
 8001a3c:	e013      	b.n	8001a66 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3e:	f7ff f851 	bl	8000ae4 <HAL_GetTick>
 8001a42:	0003      	movs	r3, r0
 8001a44:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001a48:	f7ff f84c 	bl	8000ae4 <HAL_GetTick>
 8001a4c:	0002      	movs	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b64      	cmp	r3, #100	@ 0x64
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e166      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a5a:	4b96      	ldr	r3, [pc, #600]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	2380      	movs	r3, #128	@ 0x80
 8001a60:	029b      	lsls	r3, r3, #10
 8001a62:	4013      	ands	r3, r2
 8001a64:	d1f0      	bne.n	8001a48 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d100      	bne.n	8001a72 <HAL_RCC_OscConfig+0xfe>
 8001a70:	e086      	b.n	8001b80 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a72:	4b90      	ldr	r3, [pc, #576]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2238      	movs	r2, #56	@ 0x38
 8001a78:	4013      	ands	r3, r2
 8001a7a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d12f      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e14c      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a8e:	4b89      	ldr	r3, [pc, #548]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	4a8b      	ldr	r2, [pc, #556]	@ (8001cc0 <HAL_RCC_OscConfig+0x34c>)
 8001a94:	4013      	ands	r3, r2
 8001a96:	0019      	movs	r1, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	021a      	lsls	r2, r3, #8
 8001a9e:	4b85      	ldr	r3, [pc, #532]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d112      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001aaa:	4b82      	ldr	r3, [pc, #520]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a85      	ldr	r2, [pc, #532]	@ (8001cc4 <HAL_RCC_OscConfig+0x350>)
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	0019      	movs	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	691a      	ldr	r2, [r3, #16]
 8001ab8:	4b7e      	ldr	r3, [pc, #504]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001aba:	430a      	orrs	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001abe:	4b7d      	ldr	r3, [pc, #500]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	0adb      	lsrs	r3, r3, #11
 8001ac4:	2207      	movs	r2, #7
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	4a7f      	ldr	r2, [pc, #508]	@ (8001cc8 <HAL_RCC_OscConfig+0x354>)
 8001aca:	40da      	lsrs	r2, r3
 8001acc:	4b7f      	ldr	r3, [pc, #508]	@ (8001ccc <HAL_RCC_OscConfig+0x358>)
 8001ace:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ad0:	4b7f      	ldr	r3, [pc, #508]	@ (8001cd0 <HAL_RCC_OscConfig+0x35c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7fe ffa9 	bl	8000a2c <HAL_InitTick>
 8001ada:	1e03      	subs	r3, r0, #0
 8001adc:	d050      	beq.n	8001b80 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e122      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d030      	beq.n	8001b4c <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001aea:	4b72      	ldr	r3, [pc, #456]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a75      	ldr	r2, [pc, #468]	@ (8001cc4 <HAL_RCC_OscConfig+0x350>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	0019      	movs	r1, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691a      	ldr	r2, [r3, #16]
 8001af8:	4b6e      	ldr	r3, [pc, #440]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001afa:	430a      	orrs	r2, r1
 8001afc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8001afe:	4b6d      	ldr	r3, [pc, #436]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	4b6c      	ldr	r3, [pc, #432]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b04:	2180      	movs	r1, #128	@ 0x80
 8001b06:	0049      	lsls	r1, r1, #1
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0c:	f7fe ffea 	bl	8000ae4 <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001b16:	f7fe ffe5 	bl	8000ae4 <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e0ff      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b28:	4b62      	ldr	r3, [pc, #392]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	2380      	movs	r3, #128	@ 0x80
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	4013      	ands	r3, r2
 8001b32:	d0f0      	beq.n	8001b16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b34:	4b5f      	ldr	r3, [pc, #380]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	4a61      	ldr	r2, [pc, #388]	@ (8001cc0 <HAL_RCC_OscConfig+0x34c>)
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	0019      	movs	r1, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	021a      	lsls	r2, r3, #8
 8001b44:	4b5b      	ldr	r3, [pc, #364]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b46:	430a      	orrs	r2, r1
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	e019      	b.n	8001b80 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001b4c:	4b59      	ldr	r3, [pc, #356]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4b58      	ldr	r3, [pc, #352]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b52:	4960      	ldr	r1, [pc, #384]	@ (8001cd4 <HAL_RCC_OscConfig+0x360>)
 8001b54:	400a      	ands	r2, r1
 8001b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b58:	f7fe ffc4 	bl	8000ae4 <HAL_GetTick>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001b62:	f7fe ffbf 	bl	8000ae4 <HAL_GetTick>
 8001b66:	0002      	movs	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e0d9      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b74:	4b4f      	ldr	r3, [pc, #316]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	2380      	movs	r3, #128	@ 0x80
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d1f0      	bne.n	8001b62 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2208      	movs	r2, #8
 8001b86:	4013      	ands	r3, r2
 8001b88:	d042      	beq.n	8001c10 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001b8a:	4b4a      	ldr	r3, [pc, #296]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2238      	movs	r2, #56	@ 0x38
 8001b90:	4013      	ands	r3, r2
 8001b92:	2b18      	cmp	r3, #24
 8001b94:	d105      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d138      	bne.n	8001c10 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e0c2      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d019      	beq.n	8001bde <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001baa:	4b42      	ldr	r3, [pc, #264]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001bac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001bae:	4b41      	ldr	r3, [pc, #260]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb6:	f7fe ff95 	bl	8000ae4 <HAL_GetTick>
 8001bba:	0003      	movs	r3, r0
 8001bbc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001bc0:	f7fe ff90 	bl	8000ae4 <HAL_GetTick>
 8001bc4:	0002      	movs	r2, r0
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e0aa      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001bd2:	4b38      	ldr	r3, [pc, #224]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d0f1      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x24c>
 8001bdc:	e018      	b.n	8001c10 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001bde:	4b35      	ldr	r3, [pc, #212]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001be0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001be2:	4b34      	ldr	r3, [pc, #208]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001be4:	2101      	movs	r1, #1
 8001be6:	438a      	bics	r2, r1
 8001be8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bea:	f7fe ff7b 	bl	8000ae4 <HAL_GetTick>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001bf4:	f7fe ff76 	bl	8000ae4 <HAL_GetTick>
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e090      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001c06:	4b2b      	ldr	r3, [pc, #172]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d1f1      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2204      	movs	r2, #4
 8001c16:	4013      	ands	r3, r2
 8001c18:	d100      	bne.n	8001c1c <HAL_RCC_OscConfig+0x2a8>
 8001c1a:	e084      	b.n	8001d26 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c1c:	230f      	movs	r3, #15
 8001c1e:	18fb      	adds	r3, r7, r3
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001c24:	4b23      	ldr	r3, [pc, #140]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	2238      	movs	r2, #56	@ 0x38
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b20      	cmp	r3, #32
 8001c2e:	d106      	bne.n	8001c3e <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d000      	beq.n	8001c3a <HAL_RCC_OscConfig+0x2c6>
 8001c38:	e075      	b.n	8001d26 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e074      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d106      	bne.n	8001c54 <HAL_RCC_OscConfig+0x2e0>
 8001c46:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c52:	e01c      	b.n	8001c8e <HAL_RCC_OscConfig+0x31a>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	2b05      	cmp	r3, #5
 8001c5a:	d10c      	bne.n	8001c76 <HAL_RCC_OscConfig+0x302>
 8001c5c:	4b15      	ldr	r3, [pc, #84]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c5e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c60:	4b14      	ldr	r3, [pc, #80]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c62:	2104      	movs	r1, #4
 8001c64:	430a      	orrs	r2, r1
 8001c66:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c68:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c6c:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c6e:	2101      	movs	r1, #1
 8001c70:	430a      	orrs	r2, r1
 8001c72:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c74:	e00b      	b.n	8001c8e <HAL_RCC_OscConfig+0x31a>
 8001c76:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	438a      	bics	r2, r1
 8001c80:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c82:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c86:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb4 <HAL_RCC_OscConfig+0x340>)
 8001c88:	2104      	movs	r1, #4
 8001c8a:	438a      	bics	r2, r1
 8001c8c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d028      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c96:	f7fe ff25 	bl	8000ae4 <HAL_GetTick>
 8001c9a:	0003      	movs	r3, r0
 8001c9c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001c9e:	e01d      	b.n	8001cdc <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca0:	f7fe ff20 	bl	8000ae4 <HAL_GetTick>
 8001ca4:	0002      	movs	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd8 <HAL_RCC_OscConfig+0x364>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d915      	bls.n	8001cdc <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e039      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	fffeffff 	.word	0xfffeffff
 8001cbc:	fffbffff 	.word	0xfffbffff
 8001cc0:	ffff80ff 	.word	0xffff80ff
 8001cc4:	ffffc7ff 	.word	0xffffc7ff
 8001cc8:	02dc6c00 	.word	0x02dc6c00
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	20000004 	.word	0x20000004
 8001cd4:	fffffeff 	.word	0xfffffeff
 8001cd8:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001cdc:	4b14      	ldr	r3, [pc, #80]	@ (8001d30 <HAL_RCC_OscConfig+0x3bc>)
 8001cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce0:	2202      	movs	r2, #2
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d0dc      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x32c>
 8001ce6:	e013      	b.n	8001d10 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce8:	f7fe fefc 	bl	8000ae4 <HAL_GetTick>
 8001cec:	0003      	movs	r3, r0
 8001cee:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001cf0:	e009      	b.n	8001d06 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf2:	f7fe fef7 	bl	8000ae4 <HAL_GetTick>
 8001cf6:	0002      	movs	r2, r0
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001d34 <HAL_RCC_OscConfig+0x3c0>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e010      	b.n	8001d28 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001d06:	4b0a      	ldr	r3, [pc, #40]	@ (8001d30 <HAL_RCC_OscConfig+0x3bc>)
 8001d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0a:	2202      	movs	r2, #2
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d1f0      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001d10:	230f      	movs	r3, #15
 8001d12:	18fb      	adds	r3, r7, r3
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d105      	bne.n	8001d26 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001d1a:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <HAL_RCC_OscConfig+0x3bc>)
 8001d1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d1e:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <HAL_RCC_OscConfig+0x3bc>)
 8001d20:	4905      	ldr	r1, [pc, #20]	@ (8001d38 <HAL_RCC_OscConfig+0x3c4>)
 8001d22:	400a      	ands	r2, r1
 8001d24:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	0018      	movs	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	b006      	add	sp, #24
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40021000 	.word	0x40021000
 8001d34:	00001388 	.word	0x00001388
 8001d38:	efffffff 	.word	0xefffffff

08001d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d101      	bne.n	8001d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e0e9      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d50:	4b76      	ldr	r3, [pc, #472]	@ (8001f2c <HAL_RCC_ClockConfig+0x1f0>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2207      	movs	r2, #7
 8001d56:	4013      	ands	r3, r2
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d91e      	bls.n	8001d9c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d5e:	4b73      	ldr	r3, [pc, #460]	@ (8001f2c <HAL_RCC_ClockConfig+0x1f0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2207      	movs	r2, #7
 8001d64:	4393      	bics	r3, r2
 8001d66:	0019      	movs	r1, r3
 8001d68:	4b70      	ldr	r3, [pc, #448]	@ (8001f2c <HAL_RCC_ClockConfig+0x1f0>)
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d70:	f7fe feb8 	bl	8000ae4 <HAL_GetTick>
 8001d74:	0003      	movs	r3, r0
 8001d76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d78:	e009      	b.n	8001d8e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001d7a:	f7fe feb3 	bl	8000ae4 <HAL_GetTick>
 8001d7e:	0002      	movs	r2, r0
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	4a6a      	ldr	r2, [pc, #424]	@ (8001f30 <HAL_RCC_ClockConfig+0x1f4>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e0ca      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d8e:	4b67      	ldr	r3, [pc, #412]	@ (8001f2c <HAL_RCC_ClockConfig+0x1f0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2207      	movs	r2, #7
 8001d94:	4013      	ands	r3, r2
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d1ee      	bne.n	8001d7a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2202      	movs	r2, #2
 8001da2:	4013      	ands	r3, r2
 8001da4:	d017      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2204      	movs	r2, #4
 8001dac:	4013      	ands	r3, r2
 8001dae:	d008      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001db0:	4b60      	ldr	r3, [pc, #384]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	4a60      	ldr	r2, [pc, #384]	@ (8001f38 <HAL_RCC_ClockConfig+0x1fc>)
 8001db6:	401a      	ands	r2, r3
 8001db8:	4b5e      	ldr	r3, [pc, #376]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001dba:	21b0      	movs	r1, #176	@ 0xb0
 8001dbc:	0109      	lsls	r1, r1, #4
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dc2:	4b5c      	ldr	r3, [pc, #368]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	4a5d      	ldr	r2, [pc, #372]	@ (8001f3c <HAL_RCC_ClockConfig+0x200>)
 8001dc8:	4013      	ands	r3, r2
 8001dca:	0019      	movs	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	4b58      	ldr	r3, [pc, #352]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	4013      	ands	r3, r2
 8001dde:	d055      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8001de0:	4b54      	ldr	r3, [pc, #336]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	221c      	movs	r2, #28
 8001de6:	4393      	bics	r3, r2
 8001de8:	0019      	movs	r1, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	4b51      	ldr	r3, [pc, #324]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001df0:	430a      	orrs	r2, r1
 8001df2:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d107      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dfc:	4b4d      	ldr	r3, [pc, #308]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	2380      	movs	r3, #128	@ 0x80
 8001e02:	029b      	lsls	r3, r3, #10
 8001e04:	4013      	ands	r3, r2
 8001e06:	d11f      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e08b      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d107      	bne.n	8001e24 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e14:	4b47      	ldr	r3, [pc, #284]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	2380      	movs	r3, #128	@ 0x80
 8001e1a:	00db      	lsls	r3, r3, #3
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	d113      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e07f      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	2b03      	cmp	r3, #3
 8001e2a:	d106      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001e2c:	4b41      	ldr	r3, [pc, #260]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e30:	2202      	movs	r2, #2
 8001e32:	4013      	ands	r3, r2
 8001e34:	d108      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e074      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e3e:	2202      	movs	r2, #2
 8001e40:	4013      	ands	r3, r2
 8001e42:	d101      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e06d      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e48:	4b3a      	ldr	r3, [pc, #232]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2207      	movs	r2, #7
 8001e4e:	4393      	bics	r3, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	4b37      	ldr	r3, [pc, #220]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e5c:	f7fe fe42 	bl	8000ae4 <HAL_GetTick>
 8001e60:	0003      	movs	r3, r0
 8001e62:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e64:	e009      	b.n	8001e7a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001e66:	f7fe fe3d 	bl	8000ae4 <HAL_GetTick>
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	4a2f      	ldr	r2, [pc, #188]	@ (8001f30 <HAL_RCC_ClockConfig+0x1f4>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e054      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	2238      	movs	r2, #56	@ 0x38
 8001e80:	401a      	ands	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	00db      	lsls	r3, r3, #3
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d1ec      	bne.n	8001e66 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e8c:	4b27      	ldr	r3, [pc, #156]	@ (8001f2c <HAL_RCC_ClockConfig+0x1f0>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2207      	movs	r2, #7
 8001e92:	4013      	ands	r3, r2
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d21e      	bcs.n	8001ed8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9a:	4b24      	ldr	r3, [pc, #144]	@ (8001f2c <HAL_RCC_ClockConfig+0x1f0>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2207      	movs	r2, #7
 8001ea0:	4393      	bics	r3, r2
 8001ea2:	0019      	movs	r1, r3
 8001ea4:	4b21      	ldr	r3, [pc, #132]	@ (8001f2c <HAL_RCC_ClockConfig+0x1f0>)
 8001ea6:	683a      	ldr	r2, [r7, #0]
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001eac:	f7fe fe1a 	bl	8000ae4 <HAL_GetTick>
 8001eb0:	0003      	movs	r3, r0
 8001eb2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eb4:	e009      	b.n	8001eca <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001eb6:	f7fe fe15 	bl	8000ae4 <HAL_GetTick>
 8001eba:	0002      	movs	r2, r0
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	4a1b      	ldr	r2, [pc, #108]	@ (8001f30 <HAL_RCC_ClockConfig+0x1f4>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e02c      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eca:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <HAL_RCC_ClockConfig+0x1f0>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2207      	movs	r2, #7
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d1ee      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2204      	movs	r2, #4
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d009      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee2:	4b14      	ldr	r3, [pc, #80]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	4a16      	ldr	r2, [pc, #88]	@ (8001f40 <HAL_RCC_ClockConfig+0x204>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	0019      	movs	r1, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691a      	ldr	r2, [r3, #16]
 8001ef0:	4b10      	ldr	r3, [pc, #64]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ef6:	f000 f82b 	bl	8001f50 <HAL_RCC_GetSysClockFreq>
 8001efa:	0001      	movs	r1, r0
 8001efc:	4b0d      	ldr	r3, [pc, #52]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f8>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	0a1b      	lsrs	r3, r3, #8
 8001f02:	220f      	movs	r2, #15
 8001f04:	401a      	ands	r2, r3
 8001f06:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001f08:	0092      	lsls	r2, r2, #2
 8001f0a:	58d3      	ldr	r3, [r2, r3]
 8001f0c:	221f      	movs	r2, #31
 8001f0e:	4013      	ands	r3, r2
 8001f10:	000a      	movs	r2, r1
 8001f12:	40da      	lsrs	r2, r3
 8001f14:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001f16:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f18:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <HAL_RCC_ClockConfig+0x210>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f7fe fd85 	bl	8000a2c <HAL_InitTick>
 8001f22:	0003      	movs	r3, r0
}
 8001f24:	0018      	movs	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	b004      	add	sp, #16
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40022000 	.word	0x40022000
 8001f30:	00001388 	.word	0x00001388
 8001f34:	40021000 	.word	0x40021000
 8001f38:	ffff84ff 	.word	0xffff84ff
 8001f3c:	fffff0ff 	.word	0xfffff0ff
 8001f40:	ffff8fff 	.word	0xffff8fff
 8001f44:	08002620 	.word	0x08002620
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	20000004 	.word	0x20000004

08001f50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001f56:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	2238      	movs	r2, #56	@ 0x38
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d10f      	bne.n	8001f80 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f60:	4b19      	ldr	r3, [pc, #100]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	0adb      	lsrs	r3, r3, #11
 8001f66:	2207      	movs	r2, #7
 8001f68:	4013      	ands	r3, r2
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	409a      	lsls	r2, r3
 8001f6e:	0013      	movs	r3, r2
 8001f70:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f72:	6839      	ldr	r1, [r7, #0]
 8001f74:	4815      	ldr	r0, [pc, #84]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x7c>)
 8001f76:	f7fe f8c7 	bl	8000108 <__udivsi3>
 8001f7a:	0003      	movs	r3, r0
 8001f7c:	607b      	str	r3, [r7, #4]
 8001f7e:	e01e      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	2238      	movs	r2, #56	@ 0x38
 8001f86:	4013      	ands	r3, r2
 8001f88:	2b08      	cmp	r3, #8
 8001f8a:	d102      	bne.n	8001f92 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f8c:	4b10      	ldr	r3, [pc, #64]	@ (8001fd0 <HAL_RCC_GetSysClockFreq+0x80>)
 8001f8e:	607b      	str	r3, [r7, #4]
 8001f90:	e015      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001f92:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	2238      	movs	r2, #56	@ 0x38
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b20      	cmp	r3, #32
 8001f9c:	d103      	bne.n	8001fa6 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001f9e:	2380      	movs	r3, #128	@ 0x80
 8001fa0:	021b      	lsls	r3, r3, #8
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	e00b      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001fa6:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x78>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	2238      	movs	r2, #56	@ 0x38
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b18      	cmp	r3, #24
 8001fb0:	d103      	bne.n	8001fba <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001fb2:	23fa      	movs	r3, #250	@ 0xfa
 8001fb4:	01db      	lsls	r3, r3, #7
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	e001      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 8001fbe:	687b      	ldr	r3, [r7, #4]
}
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	b002      	add	sp, #8
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	02dc6c00 	.word	0x02dc6c00
 8001fd0:	007a1200 	.word	0x007a1200

08001fd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001fdc:	2313      	movs	r3, #19
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001fe4:	2312      	movs	r3, #18
 8001fe6:	18fb      	adds	r3, r7, r3
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	2380      	movs	r3, #128	@ 0x80
 8001ff2:	029b      	lsls	r3, r3, #10
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d100      	bne.n	8001ffa <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001ff8:	e079      	b.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ffa:	2011      	movs	r0, #17
 8001ffc:	183b      	adds	r3, r7, r0
 8001ffe:	2200      	movs	r2, #0
 8002000:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002002:	4b64      	ldr	r3, [pc, #400]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002004:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002006:	2380      	movs	r3, #128	@ 0x80
 8002008:	055b      	lsls	r3, r3, #21
 800200a:	4013      	ands	r3, r2
 800200c:	d110      	bne.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800200e:	4b61      	ldr	r3, [pc, #388]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002010:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002012:	4b60      	ldr	r3, [pc, #384]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002014:	2180      	movs	r1, #128	@ 0x80
 8002016:	0549      	lsls	r1, r1, #21
 8002018:	430a      	orrs	r2, r1
 800201a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800201c:	4b5d      	ldr	r3, [pc, #372]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800201e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002020:	2380      	movs	r3, #128	@ 0x80
 8002022:	055b      	lsls	r3, r3, #21
 8002024:	4013      	ands	r3, r2
 8002026:	60bb      	str	r3, [r7, #8]
 8002028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800202a:	183b      	adds	r3, r7, r0
 800202c:	2201      	movs	r2, #1
 800202e:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002030:	4b58      	ldr	r3, [pc, #352]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002032:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002034:	23c0      	movs	r3, #192	@ 0xc0
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4013      	ands	r3, r2
 800203a:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d019      	beq.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	429a      	cmp	r2, r3
 800204a:	d014      	beq.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800204c:	4b51      	ldr	r3, [pc, #324]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800204e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002050:	4a51      	ldr	r2, [pc, #324]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002052:	4013      	ands	r3, r2
 8002054:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002056:	4b4f      	ldr	r3, [pc, #316]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002058:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800205a:	4b4e      	ldr	r3, [pc, #312]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800205c:	2180      	movs	r1, #128	@ 0x80
 800205e:	0249      	lsls	r1, r1, #9
 8002060:	430a      	orrs	r2, r1
 8002062:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002064:	4b4b      	ldr	r3, [pc, #300]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002066:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002068:	4b4a      	ldr	r3, [pc, #296]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800206a:	494c      	ldr	r1, [pc, #304]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800206c:	400a      	ands	r2, r1
 800206e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002070:	4b48      	ldr	r3, [pc, #288]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002072:	697a      	ldr	r2, [r7, #20]
 8002074:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2201      	movs	r2, #1
 800207a:	4013      	ands	r3, r2
 800207c:	d016      	beq.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800207e:	f7fe fd31 	bl	8000ae4 <HAL_GetTick>
 8002082:	0003      	movs	r3, r0
 8002084:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002086:	e00c      	b.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002088:	f7fe fd2c 	bl	8000ae4 <HAL_GetTick>
 800208c:	0002      	movs	r2, r0
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	4a43      	ldr	r2, [pc, #268]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d904      	bls.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 8002098:	2313      	movs	r3, #19
 800209a:	18fb      	adds	r3, r7, r3
 800209c:	2203      	movs	r2, #3
 800209e:	701a      	strb	r2, [r3, #0]
          break;
 80020a0:	e004      	b.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80020a2:	4b3c      	ldr	r3, [pc, #240]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80020a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a6:	2202      	movs	r2, #2
 80020a8:	4013      	ands	r3, r2
 80020aa:	d0ed      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 80020ac:	2313      	movs	r3, #19
 80020ae:	18fb      	adds	r3, r7, r3
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10a      	bne.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020b6:	4b37      	ldr	r3, [pc, #220]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80020b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ba:	4a37      	ldr	r2, [pc, #220]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80020bc:	4013      	ands	r3, r2
 80020be:	0019      	movs	r1, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	699a      	ldr	r2, [r3, #24]
 80020c4:	4b33      	ldr	r3, [pc, #204]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80020c6:	430a      	orrs	r2, r1
 80020c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80020ca:	e005      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020cc:	2312      	movs	r3, #18
 80020ce:	18fb      	adds	r3, r7, r3
 80020d0:	2213      	movs	r2, #19
 80020d2:	18ba      	adds	r2, r7, r2
 80020d4:	7812      	ldrb	r2, [r2, #0]
 80020d6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020d8:	2311      	movs	r3, #17
 80020da:	18fb      	adds	r3, r7, r3
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d105      	bne.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020e2:	4b2c      	ldr	r3, [pc, #176]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80020e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80020e8:	492e      	ldr	r1, [pc, #184]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020ea:	400a      	ands	r2, r1
 80020ec:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2201      	movs	r2, #1
 80020f4:	4013      	ands	r3, r2
 80020f6:	d009      	beq.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020f8:	4b26      	ldr	r3, [pc, #152]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80020fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020fc:	2203      	movs	r2, #3
 80020fe:	4393      	bics	r3, r2
 8002100:	0019      	movs	r1, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	4b23      	ldr	r3, [pc, #140]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002108:	430a      	orrs	r2, r1
 800210a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2240      	movs	r2, #64	@ 0x40
 8002112:	4013      	ands	r3, r2
 8002114:	d009      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002116:	4b1f      	ldr	r3, [pc, #124]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800211a:	4a23      	ldr	r2, [pc, #140]	@ (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800211c:	4013      	ands	r3, r2
 800211e:	0019      	movs	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	4b1b      	ldr	r3, [pc, #108]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002126:	430a      	orrs	r2, r1
 8002128:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	2380      	movs	r3, #128	@ 0x80
 8002130:	01db      	lsls	r3, r3, #7
 8002132:	4013      	ands	r3, r2
 8002134:	d008      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002136:	4b17      	ldr	r3, [pc, #92]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	0899      	lsrs	r1, r3, #2
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	695a      	ldr	r2, [r3, #20]
 8002142:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002144:	430a      	orrs	r2, r1
 8002146:	655a      	str	r2, [r3, #84]	@ 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	2380      	movs	r3, #128	@ 0x80
 800214e:	011b      	lsls	r3, r3, #4
 8002150:	4013      	ands	r3, r2
 8002152:	d009      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002154:	4b0f      	ldr	r3, [pc, #60]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002158:	4a14      	ldr	r2, [pc, #80]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800215a:	4013      	ands	r3, r2
 800215c:	0019      	movs	r1, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	691a      	ldr	r2, [r3, #16]
 8002162:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002164:	430a      	orrs	r2, r1
 8002166:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	da09      	bge.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002170:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	22e0      	movs	r2, #224	@ 0xe0
 8002176:	4393      	bics	r3, r2
 8002178:	0019      	movs	r1, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	4b05      	ldr	r3, [pc, #20]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002180:	430a      	orrs	r2, r1
 8002182:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002184:	2312      	movs	r3, #18
 8002186:	18fb      	adds	r3, r7, r3
 8002188:	781b      	ldrb	r3, [r3, #0]
}
 800218a:	0018      	movs	r0, r3
 800218c:	46bd      	mov	sp, r7
 800218e:	b006      	add	sp, #24
 8002190:	bd80      	pop	{r7, pc}
 8002192:	46c0      	nop			@ (mov r8, r8)
 8002194:	40021000 	.word	0x40021000
 8002198:	fffffcff 	.word	0xfffffcff
 800219c:	fffeffff 	.word	0xfffeffff
 80021a0:	00001388 	.word	0x00001388
 80021a4:	efffffff 	.word	0xefffffff
 80021a8:	ffffcfff 	.word	0xffffcfff
 80021ac:	ffff3fff 	.word	0xffff3fff

080021b0 <memset>:
 80021b0:	0003      	movs	r3, r0
 80021b2:	1882      	adds	r2, r0, r2
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d100      	bne.n	80021ba <memset+0xa>
 80021b8:	4770      	bx	lr
 80021ba:	7019      	strb	r1, [r3, #0]
 80021bc:	3301      	adds	r3, #1
 80021be:	e7f9      	b.n	80021b4 <memset+0x4>

080021c0 <__libc_init_array>:
 80021c0:	b570      	push	{r4, r5, r6, lr}
 80021c2:	2600      	movs	r6, #0
 80021c4:	4c0c      	ldr	r4, [pc, #48]	@ (80021f8 <__libc_init_array+0x38>)
 80021c6:	4d0d      	ldr	r5, [pc, #52]	@ (80021fc <__libc_init_array+0x3c>)
 80021c8:	1b64      	subs	r4, r4, r5
 80021ca:	10a4      	asrs	r4, r4, #2
 80021cc:	42a6      	cmp	r6, r4
 80021ce:	d109      	bne.n	80021e4 <__libc_init_array+0x24>
 80021d0:	2600      	movs	r6, #0
 80021d2:	f000 f819 	bl	8002208 <_init>
 80021d6:	4c0a      	ldr	r4, [pc, #40]	@ (8002200 <__libc_init_array+0x40>)
 80021d8:	4d0a      	ldr	r5, [pc, #40]	@ (8002204 <__libc_init_array+0x44>)
 80021da:	1b64      	subs	r4, r4, r5
 80021dc:	10a4      	asrs	r4, r4, #2
 80021de:	42a6      	cmp	r6, r4
 80021e0:	d105      	bne.n	80021ee <__libc_init_array+0x2e>
 80021e2:	bd70      	pop	{r4, r5, r6, pc}
 80021e4:	00b3      	lsls	r3, r6, #2
 80021e6:	58eb      	ldr	r3, [r5, r3]
 80021e8:	4798      	blx	r3
 80021ea:	3601      	adds	r6, #1
 80021ec:	e7ee      	b.n	80021cc <__libc_init_array+0xc>
 80021ee:	00b3      	lsls	r3, r6, #2
 80021f0:	58eb      	ldr	r3, [r5, r3]
 80021f2:	4798      	blx	r3
 80021f4:	3601      	adds	r6, #1
 80021f6:	e7f2      	b.n	80021de <__libc_init_array+0x1e>
 80021f8:	08002660 	.word	0x08002660
 80021fc:	08002660 	.word	0x08002660
 8002200:	08002664 	.word	0x08002664
 8002204:	08002660 	.word	0x08002660

08002208 <_init>:
 8002208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220a:	46c0      	nop			@ (mov r8, r8)
 800220c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800220e:	bc08      	pop	{r3}
 8002210:	469e      	mov	lr, r3
 8002212:	4770      	bx	lr

08002214 <_fini>:
 8002214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002216:	46c0      	nop			@ (mov r8, r8)
 8002218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800221a:	bc08      	pop	{r3}
 800221c:	469e      	mov	lr, r3
 800221e:	4770      	bx	lr
