// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="crc24a_crc24a,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.157000,HLS_SYN_LAT=120,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=208,HLS_SYN_LUT=1661,HLS_VERSION=2022_2_2}" *)

module crc24a (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_TDATA,
        a_TVALID,
        a_TREADY,
        c_TDATA,
        c_TVALID,
        c_TREADY,
        last_TDATA,
        last_TVALID,
        last_TREADY
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] a_TDATA;
input   a_TVALID;
output   a_TREADY;
output  [7:0] c_TDATA;
output   c_TVALID;
input   c_TREADY;
output  [7:0] last_TDATA;
output   last_TVALID;
input   last_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] last_TDATA;
reg last_TVALID;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    a_TDATA_blk_n;
reg    c_TDATA_blk_n;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    last_TDATA_blk_n;
reg   [7:0] d_V_reg_1634;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_return;
reg   [0:0] targetBlock_reg_1832;
wire    ap_CS_fsm_state6;
wire   [0:0] and_ln53_fu_952_p2;
reg   [0:0] and_ln53_reg_1840;
wire    ap_CS_fsm_state7;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1925_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1925_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1922_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1922_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1919_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1919_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1916_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1916_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1913_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1913_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1910_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1910_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1907_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1907_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1904_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1904_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out1;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out1_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out2;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out2_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out3;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out3_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out4;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out4_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out5;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out5_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out6;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out6_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out7;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out7_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out8;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out8_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out9;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out9_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out10;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out10_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out11;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out11_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out12;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out12_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out13;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out13_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out14;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out14_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out15;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out15_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out16;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out16_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out17;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out17_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out18;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out18_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out19;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out19_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out20;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out20_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out21;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out21_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out22;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out22_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out23;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out23_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_3146616841855_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_3146616841855_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_13_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_13_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_12_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_12_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2814901846_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2814901846_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_11_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_11_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_10_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_10_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_9_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_9_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_8_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_8_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_7_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_7_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2211001828_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2211001828_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2110051825_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2110051825_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_6_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_6_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_5_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_5_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_189061816_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_189061816_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_178111813_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_178111813_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_4_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_4_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_158091807_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_158091807_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_147141804_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_147141804_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_3_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_3_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_2_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_116151795_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_116151795_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_106141792_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_106141792_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_96131789_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_96131789_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_85201786_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_85201786_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_1_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_1_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_66211780_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_66211780_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15801777_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15801777_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15661774_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15661774_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15521771_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15521771_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15381768_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15381768_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15241765_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15241765_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_01762_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_01762_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_ready;
wire   [4:0] grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_startIdx_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_startIdx_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_icmp_ln53_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_icmp_ln53_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_23_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_23_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_22_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_22_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_21_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_21_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_20_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_20_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_19_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_19_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_18_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_18_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_17_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_17_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_16_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_16_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_15_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_15_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_14_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_14_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_13_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_13_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_12_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_12_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_11_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_11_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_10_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_10_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_9_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_9_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_8_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_8_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_7_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_7_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_6_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_6_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_5_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_5_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_4_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_4_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_3_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_3_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_2_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_1_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_1_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_ready;
wire   [7:0] grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_o_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_o_V_2_out_ap_vld;
wire   [7:0] grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_m_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_m_V_2_out_ap_vld;
wire   [7:0] grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_h_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_h_V_2_out_ap_vld;
wire   [7:0] grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_g_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_g_V_2_out_ap_vld;
reg    grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start_reg;
reg    ap_block_state1_ignore_call102;
wire    ap_CS_fsm_state2;
reg    grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start_reg;
reg    ap_block_state1_ignore_call112;
reg    grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [0:0] mux_case_3146616841855_loc_fu_292;
reg   [0:0] lhs_V_13_loc_fu_288;
reg   [0:0] lhs_V_12_loc_fu_284;
reg   [0:0] mux_case_2814901846_loc_fu_280;
reg   [0:0] lhs_V_11_loc_fu_276;
reg   [0:0] lhs_V_10_loc_fu_272;
reg   [0:0] lhs_V_9_loc_fu_268;
reg   [0:0] lhs_V_8_loc_fu_264;
reg   [0:0] lhs_V_7_loc_fu_260;
reg   [0:0] mux_case_2211001828_loc_fu_256;
reg   [0:0] mux_case_2110051825_loc_fu_252;
reg   [0:0] lhs_V_6_loc_fu_248;
reg   [0:0] lhs_V_5_loc_fu_244;
reg   [0:0] mux_case_189061816_loc_fu_240;
reg   [0:0] mux_case_178111813_loc_fu_236;
reg   [0:0] lhs_V_4_loc_fu_232;
reg   [0:0] mux_case_158091807_loc_fu_228;
reg   [0:0] mux_case_147141804_loc_fu_224;
reg   [0:0] lhs_V_3_loc_fu_220;
reg   [0:0] lhs_V_2_loc_fu_216;
reg   [0:0] mux_case_116151795_loc_fu_212;
reg   [0:0] mux_case_106141792_loc_fu_208;
reg   [0:0] mux_case_96131789_loc_fu_204;
reg   [0:0] mux_case_85201786_loc_fu_200;
reg   [0:0] lhs_V_1_loc_fu_196;
reg   [0:0] conv3_i_66211780_loc_fu_192;
reg   [0:0] conv3_i_15801777_loc_fu_188;
reg   [0:0] conv3_i_15661774_loc_fu_184;
reg   [0:0] conv3_i_15521771_loc_fu_180;
reg   [0:0] conv3_i_15381768_loc_fu_176;
reg   [0:0] conv3_i_15241765_loc_fu_172;
reg   [0:0] mux_case_01762_loc_fu_168;
reg    grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [4:0] startIdx_loc_fu_164;
reg   [0:0] icmp_ln53_loc_fu_160;
reg    grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    ap_block_state1;
reg    ap_block_state11;
reg    ap_block_state12;
reg    ap_block_state11_io;
reg    ap_block_state12_io;
wire    regslice_both_c_U_apdone_blk;
reg    ap_block_state15;
reg   [14:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    regslice_both_a_U_apdone_blk;
wire   [7:0] a_TDATA_int_regslice;
wire    a_TVALID_int_regslice;
reg    a_TREADY_int_regslice;
wire    regslice_both_a_U_ack_in;
reg   [7:0] c_TDATA_int_regslice;
reg    c_TVALID_int_regslice;
wire    c_TREADY_int_regslice;
wire    regslice_both_c_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start_reg = 1'b0;
end

crc24a_crc24a_Pipeline_VITIS_LOOP_15_1 grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_ready),
    .d_V(d_V_reg_1634),
    .bit_select_i_i_i1925_out(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1925_out),
    .bit_select_i_i_i1925_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1925_out_ap_vld),
    .bit_select_i_i_i1922_out(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1922_out),
    .bit_select_i_i_i1922_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1922_out_ap_vld),
    .bit_select_i_i_i1919_out(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1919_out),
    .bit_select_i_i_i1919_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1919_out_ap_vld),
    .bit_select_i_i_i1916_out(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1916_out),
    .bit_select_i_i_i1916_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1916_out_ap_vld),
    .bit_select_i_i_i1913_out(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1913_out),
    .bit_select_i_i_i1913_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1913_out_ap_vld),
    .bit_select_i_i_i1910_out(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1910_out),
    .bit_select_i_i_i1910_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1910_out_ap_vld),
    .bit_select_i_i_i1907_out(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1907_out),
    .bit_select_i_i_i1907_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1907_out_ap_vld),
    .bit_select_i_i_i1904_out(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1904_out),
    .bit_select_i_i_i1904_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1904_out_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_34_2 grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_ready),
    .p_out(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out),
    .p_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out_ap_vld),
    .p_out1(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out1),
    .p_out1_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out1_ap_vld),
    .p_out2(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out2),
    .p_out2_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out2_ap_vld),
    .p_out3(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out3),
    .p_out3_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out3_ap_vld),
    .p_out4(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out4),
    .p_out4_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out4_ap_vld),
    .p_out5(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out5),
    .p_out5_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out5_ap_vld),
    .p_out6(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out6),
    .p_out6_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out6_ap_vld),
    .p_out7(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out7),
    .p_out7_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out7_ap_vld),
    .p_out8(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out8),
    .p_out8_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out8_ap_vld),
    .p_out9(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out9),
    .p_out9_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out9_ap_vld),
    .p_out10(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out10),
    .p_out10_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out10_ap_vld),
    .p_out11(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out11),
    .p_out11_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out11_ap_vld),
    .p_out12(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out12),
    .p_out12_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out12_ap_vld),
    .p_out13(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out13),
    .p_out13_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out13_ap_vld),
    .p_out14(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out14),
    .p_out14_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out14_ap_vld),
    .p_out15(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out15),
    .p_out15_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out15_ap_vld),
    .p_out16(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out16),
    .p_out16_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out16_ap_vld),
    .p_out17(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out17),
    .p_out17_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out17_ap_vld),
    .p_out18(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out18),
    .p_out18_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out18_ap_vld),
    .p_out19(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out19),
    .p_out19_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out19_ap_vld),
    .p_out20(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out20),
    .p_out20_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out20_ap_vld),
    .p_out21(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out21),
    .p_out21_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out21_ap_vld),
    .p_out22(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out22),
    .p_out22_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out22_ap_vld),
    .p_out23(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out23),
    .p_out23_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out23_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_41_3 grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_ready),
    .p_reload(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out),
    .p_reload93(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out23),
    .p_reload92(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out22),
    .p_reload91(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out21),
    .p_reload90(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out20),
    .p_reload89(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out19),
    .p_reload88(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out18),
    .p_reload87(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out17),
    .p_reload86(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out16),
    .p_reload85(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out15),
    .p_reload84(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out14),
    .p_reload83(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out13),
    .p_reload82(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out12),
    .p_reload81(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out11),
    .p_reload80(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out10),
    .p_reload79(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out9),
    .p_reload78(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out8),
    .p_reload77(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out7),
    .p_reload76(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out6),
    .p_reload75(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out5),
    .p_reload74(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out4),
    .p_reload73(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out3),
    .p_reload72(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out2),
    .p_reload71(grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_p_out1),
    .bit_select_i_i_i1925_reload(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1925_out),
    .bit_select_i_i_i1904_reload(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1904_out),
    .bit_select_i_i_i1907_reload(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1907_out),
    .bit_select_i_i_i1910_reload(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1910_out),
    .bit_select_i_i_i1913_reload(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1913_out),
    .bit_select_i_i_i1916_reload(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1916_out),
    .bit_select_i_i_i1919_reload(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1919_out),
    .bit_select_i_i_i1922_reload(grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_bit_select_i_i_i1922_out),
    .mux_case_3146616841855_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_3146616841855_out),
    .mux_case_3146616841855_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_3146616841855_out_ap_vld),
    .lhs_V_13_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_13_out),
    .lhs_V_13_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_13_out_ap_vld),
    .lhs_V_12_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_12_out),
    .lhs_V_12_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_12_out_ap_vld),
    .mux_case_2814901846_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2814901846_out),
    .mux_case_2814901846_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2814901846_out_ap_vld),
    .lhs_V_11_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_11_out),
    .lhs_V_11_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_11_out_ap_vld),
    .lhs_V_10_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_10_out),
    .lhs_V_10_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_10_out_ap_vld),
    .lhs_V_9_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_9_out),
    .lhs_V_9_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_9_out_ap_vld),
    .lhs_V_8_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_8_out),
    .lhs_V_8_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_8_out_ap_vld),
    .lhs_V_7_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_7_out),
    .lhs_V_7_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_7_out_ap_vld),
    .mux_case_2211001828_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2211001828_out),
    .mux_case_2211001828_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2211001828_out_ap_vld),
    .mux_case_2110051825_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2110051825_out),
    .mux_case_2110051825_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2110051825_out_ap_vld),
    .lhs_V_6_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_6_out),
    .lhs_V_6_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_6_out_ap_vld),
    .lhs_V_5_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_5_out),
    .lhs_V_5_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_5_out_ap_vld),
    .mux_case_189061816_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_189061816_out),
    .mux_case_189061816_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_189061816_out_ap_vld),
    .mux_case_178111813_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_178111813_out),
    .mux_case_178111813_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_178111813_out_ap_vld),
    .lhs_V_4_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_4_out),
    .lhs_V_4_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_4_out_ap_vld),
    .mux_case_158091807_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_158091807_out),
    .mux_case_158091807_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_158091807_out_ap_vld),
    .mux_case_147141804_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_147141804_out),
    .mux_case_147141804_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_147141804_out_ap_vld),
    .lhs_V_3_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_3_out),
    .lhs_V_3_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_3_out_ap_vld),
    .lhs_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_2_out),
    .lhs_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_2_out_ap_vld),
    .mux_case_116151795_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_116151795_out),
    .mux_case_116151795_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_116151795_out_ap_vld),
    .mux_case_106141792_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_106141792_out),
    .mux_case_106141792_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_106141792_out_ap_vld),
    .mux_case_96131789_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_96131789_out),
    .mux_case_96131789_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_96131789_out_ap_vld),
    .mux_case_85201786_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_85201786_out),
    .mux_case_85201786_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_85201786_out_ap_vld),
    .lhs_V_1_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_1_out),
    .lhs_V_1_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_1_out_ap_vld),
    .conv3_i_66211780_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_66211780_out),
    .conv3_i_66211780_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_66211780_out_ap_vld),
    .conv3_i_15801777_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15801777_out),
    .conv3_i_15801777_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15801777_out_ap_vld),
    .conv3_i_15661774_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15661774_out),
    .conv3_i_15661774_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15661774_out_ap_vld),
    .conv3_i_15521771_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15521771_out),
    .conv3_i_15521771_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15521771_out_ap_vld),
    .conv3_i_15381768_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15381768_out),
    .conv3_i_15381768_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15381768_out_ap_vld),
    .conv3_i_15241765_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15241765_out),
    .conv3_i_15241765_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15241765_out_ap_vld),
    .mux_case_01762_out(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_01762_out),
    .mux_case_01762_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_01762_out_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_53_5 grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_ready),
    .mux_case_01762_reload(mux_case_01762_loc_fu_168),
    .conv3_i_15241765_reload(conv3_i_15241765_loc_fu_172),
    .conv3_i_15381768_reload(conv3_i_15381768_loc_fu_176),
    .conv3_i_15521771_reload(conv3_i_15521771_loc_fu_180),
    .conv3_i_15661774_reload(conv3_i_15661774_loc_fu_184),
    .conv3_i_15801777_reload(conv3_i_15801777_loc_fu_188),
    .conv3_i_66211780_reload(conv3_i_66211780_loc_fu_192),
    .lhs_V_1_reload(lhs_V_1_loc_fu_196),
    .mux_case_85201786_reload(mux_case_85201786_loc_fu_200),
    .mux_case_96131789_reload(mux_case_96131789_loc_fu_204),
    .mux_case_106141792_reload(mux_case_106141792_loc_fu_208),
    .mux_case_116151795_reload(mux_case_116151795_loc_fu_212),
    .lhs_V_2_reload(lhs_V_2_loc_fu_216),
    .lhs_V_3_reload(lhs_V_3_loc_fu_220),
    .mux_case_147141804_reload(mux_case_147141804_loc_fu_224),
    .mux_case_158091807_reload(mux_case_158091807_loc_fu_228),
    .lhs_V_4_reload(lhs_V_4_loc_fu_232),
    .mux_case_178111813_reload(mux_case_178111813_loc_fu_236),
    .mux_case_189061816_reload(mux_case_189061816_loc_fu_240),
    .lhs_V_5_reload(lhs_V_5_loc_fu_244),
    .lhs_V_6_reload(lhs_V_6_loc_fu_248),
    .mux_case_2110051825_reload(mux_case_2110051825_loc_fu_252),
    .mux_case_2211001828_reload(mux_case_2211001828_loc_fu_256),
    .lhs_V_7_reload(lhs_V_7_loc_fu_260),
    .lhs_V_8_reload(lhs_V_8_loc_fu_264),
    .lhs_V_9_reload(lhs_V_9_loc_fu_268),
    .lhs_V_10_reload(lhs_V_10_loc_fu_272),
    .lhs_V_11_reload(lhs_V_11_loc_fu_276),
    .mux_case_2814901846_reload(mux_case_2814901846_loc_fu_280),
    .lhs_V_12_reload(lhs_V_12_loc_fu_284),
    .lhs_V_13_reload(lhs_V_13_loc_fu_288),
    .mux_case_3146616841855_reload(mux_case_3146616841855_loc_fu_292),
    .startIdx_out(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_startIdx_out),
    .startIdx_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_startIdx_out_ap_vld),
    .icmp_ln53_out(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_icmp_ln53_out),
    .icmp_ln53_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_icmp_ln53_out_ap_vld),
    .ap_return(grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_return)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_63_6 grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_ready),
    .trunc_ln3(startIdx_loc_fu_164),
    .icmp_ln53_lcssa(and_ln53_reg_1840),
    .mux_case_01762_reload(mux_case_01762_loc_fu_168),
    .conv3_i_15241765_reload(conv3_i_15241765_loc_fu_172),
    .conv3_i_15381768_reload(conv3_i_15381768_loc_fu_176),
    .conv3_i_15521771_reload(conv3_i_15521771_loc_fu_180),
    .conv3_i_15661774_reload(conv3_i_15661774_loc_fu_184),
    .conv3_i_15801777_reload(conv3_i_15801777_loc_fu_188),
    .conv3_i_66211780_reload(conv3_i_66211780_loc_fu_192),
    .lhs_V_1_reload(lhs_V_1_loc_fu_196),
    .mux_case_85201786_reload(mux_case_85201786_loc_fu_200),
    .mux_case_96131789_reload(mux_case_96131789_loc_fu_204),
    .mux_case_106141792_reload(mux_case_106141792_loc_fu_208),
    .mux_case_116151795_reload(mux_case_116151795_loc_fu_212),
    .lhs_V_2_reload(lhs_V_2_loc_fu_216),
    .lhs_V_3_reload(lhs_V_3_loc_fu_220),
    .mux_case_147141804_reload(mux_case_147141804_loc_fu_224),
    .mux_case_158091807_reload(mux_case_158091807_loc_fu_228),
    .lhs_V_4_reload(lhs_V_4_loc_fu_232),
    .mux_case_178111813_reload(mux_case_178111813_loc_fu_236),
    .mux_case_189061816_reload(mux_case_189061816_loc_fu_240),
    .lhs_V_5_reload(lhs_V_5_loc_fu_244),
    .lhs_V_6_reload(lhs_V_6_loc_fu_248),
    .mux_case_2110051825_reload(mux_case_2110051825_loc_fu_252),
    .mux_case_2211001828_reload(mux_case_2211001828_loc_fu_256),
    .lhs_V_7_reload(lhs_V_7_loc_fu_260),
    .lhs_V_8_reload(lhs_V_8_loc_fu_264),
    .lhs_V_9_reload(lhs_V_9_loc_fu_268),
    .lhs_V_10_reload(lhs_V_10_loc_fu_272),
    .lhs_V_11_reload(lhs_V_11_loc_fu_276),
    .mux_case_2814901846_reload(mux_case_2814901846_loc_fu_280),
    .lhs_V_12_reload(lhs_V_12_loc_fu_284),
    .lhs_V_13_reload(lhs_V_13_loc_fu_288),
    .mux_case_3146616841855_reload(mux_case_3146616841855_loc_fu_292),
    .f_V_23_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_23_out),
    .f_V_23_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_23_out_ap_vld),
    .f_V_22_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_22_out),
    .f_V_22_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_22_out_ap_vld),
    .f_V_21_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_21_out),
    .f_V_21_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_21_out_ap_vld),
    .f_V_20_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_20_out),
    .f_V_20_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_20_out_ap_vld),
    .f_V_19_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_19_out),
    .f_V_19_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_19_out_ap_vld),
    .f_V_18_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_18_out),
    .f_V_18_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_18_out_ap_vld),
    .f_V_17_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_17_out),
    .f_V_17_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_17_out_ap_vld),
    .f_V_16_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_16_out),
    .f_V_16_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_16_out_ap_vld),
    .f_V_15_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_15_out),
    .f_V_15_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_15_out_ap_vld),
    .f_V_14_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_14_out),
    .f_V_14_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_14_out_ap_vld),
    .f_V_13_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_13_out),
    .f_V_13_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_13_out_ap_vld),
    .f_V_12_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_12_out),
    .f_V_12_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_12_out_ap_vld),
    .f_V_11_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_11_out),
    .f_V_11_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_11_out_ap_vld),
    .f_V_10_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_10_out),
    .f_V_10_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_10_out_ap_vld),
    .f_V_9_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_9_out),
    .f_V_9_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_9_out_ap_vld),
    .f_V_8_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_8_out),
    .f_V_8_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_8_out_ap_vld),
    .f_V_7_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_7_out),
    .f_V_7_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_7_out_ap_vld),
    .f_V_6_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_6_out),
    .f_V_6_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_6_out_ap_vld),
    .f_V_5_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_5_out),
    .f_V_5_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_5_out_ap_vld),
    .f_V_4_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_4_out),
    .f_V_4_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_4_out_ap_vld),
    .f_V_3_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_3_out),
    .f_V_3_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_3_out_ap_vld),
    .f_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_2_out),
    .f_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_2_out_ap_vld),
    .f_V_1_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_1_out),
    .f_V_1_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_1_out_ap_vld),
    .f_V_out(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_out),
    .f_V_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_out_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_70_7 grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_ready),
    .f_V_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_out),
    .f_V_1_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_1_out),
    .f_V_2_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_2_out),
    .f_V_3_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_3_out),
    .f_V_4_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_4_out),
    .f_V_5_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_5_out),
    .f_V_6_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_6_out),
    .f_V_7_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_7_out),
    .f_V_8_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_8_out),
    .f_V_9_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_9_out),
    .f_V_10_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_10_out),
    .f_V_11_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_11_out),
    .f_V_12_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_12_out),
    .f_V_13_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_13_out),
    .f_V_14_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_14_out),
    .f_V_15_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_15_out),
    .f_V_16_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_16_out),
    .f_V_17_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_17_out),
    .f_V_18_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_18_out),
    .f_V_19_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_19_out),
    .f_V_20_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_20_out),
    .f_V_21_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_21_out),
    .f_V_22_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_22_out),
    .f_V_23_reload(grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_f_V_23_out),
    .d_V(d_V_reg_1634),
    .o_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_o_V_2_out),
    .o_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_o_V_2_out_ap_vld),
    .m_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_m_V_2_out),
    .m_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_m_V_2_out_ap_vld),
    .h_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_h_V_2_out),
    .h_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_h_V_2_out_ap_vld),
    .g_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_g_V_2_out),
    .g_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_g_V_2_out_ap_vld)
);

crc24a_regslice_both #(
    .DataWidth( 8 ))
regslice_both_a_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(a_TDATA),
    .vld_in(a_TVALID),
    .ack_in(regslice_both_a_U_ack_in),
    .data_out(a_TDATA_int_regslice),
    .vld_out(a_TVALID_int_regslice),
    .ack_out(a_TREADY_int_regslice),
    .apdone_blk(regslice_both_a_U_apdone_blk)
);

crc24a_regslice_both #(
    .DataWidth( 8 ))
regslice_both_c_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(c_TDATA_int_regslice),
    .vld_in(c_TVALID_int_regslice),
    .ack_in(c_TREADY_int_regslice),
    .data_out(c_TDATA),
    .vld_out(regslice_both_c_U_vld_out),
    .ack_out(c_TREADY),
    .apdone_blk(regslice_both_c_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start_reg <= 1'b0;
    end else begin
        if ((~((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start_reg <= 1'b0;
    end else begin
        if ((~((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        and_ln53_reg_1840 <= and_ln53_fu_952_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15241765_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_15241765_loc_fu_172 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15241765_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15381768_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_15381768_loc_fu_176 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15381768_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15521771_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_15521771_loc_fu_180 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15521771_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15661774_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_15661774_loc_fu_184 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15661774_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15801777_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_15801777_loc_fu_188 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_15801777_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_66211780_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        conv3_i_66211780_loc_fu_192 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_conv3_i_66211780_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        d_V_reg_1634 <= a_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_icmp_ln53_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        icmp_ln53_loc_fu_160 <= grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_icmp_ln53_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_10_loc_fu_272 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_11_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_11_loc_fu_276 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_12_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_12_loc_fu_284 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_12_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_13_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_13_loc_fu_288 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_13_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_1_loc_fu_196 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_2_loc_fu_216 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_3_loc_fu_220 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_4_loc_fu_232 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_5_loc_fu_244 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_6_loc_fu_248 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_7_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_7_loc_fu_260 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_8_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_8_loc_fu_264 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        lhs_V_9_loc_fu_268 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_lhs_V_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_01762_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_01762_loc_fu_168 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_01762_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_106141792_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_106141792_loc_fu_208 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_106141792_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_116151795_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_116151795_loc_fu_212 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_116151795_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_147141804_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_147141804_loc_fu_224 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_147141804_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_158091807_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_158091807_loc_fu_228 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_158091807_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_178111813_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_178111813_loc_fu_236 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_178111813_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_189061816_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_189061816_loc_fu_240 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_189061816_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2110051825_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_2110051825_loc_fu_252 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2110051825_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2211001828_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_2211001828_loc_fu_256 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2211001828_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2814901846_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_2814901846_loc_fu_280 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_2814901846_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_3146616841855_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_3146616841855_loc_fu_292 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_3146616841855_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_85201786_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_85201786_loc_fu_200 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_85201786_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_96131789_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_96131789_loc_fu_204 <= grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_mux_case_96131789_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_startIdx_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        startIdx_loc_fu_164 <= grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_startIdx_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        targetBlock_reg_1832 <= grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_return;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_TDATA_blk_n = a_TVALID_int_regslice;
    end else begin
        a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        a_TREADY_int_regslice = 1'b1;
    end else begin
        a_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if (((last_TREADY == 1'b0) | (1'b1 == ap_block_state11_io) | (c_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if (((last_TREADY == 1'b0) | (1'b1 == ap_block_state12_io) | (c_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if (((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        c_TDATA_blk_n = c_TREADY_int_regslice;
    end else begin
        c_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (c_TREADY_int_regslice == 1'b1))) begin
        c_TDATA_int_regslice = grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_m_V_2_out;
    end else if (((1'b1 == ap_CS_fsm_state13) & (c_TREADY_int_regslice == 1'b1))) begin
        c_TDATA_int_regslice = grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_h_V_2_out;
    end else if ((~((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
        c_TDATA_int_regslice = grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_g_V_2_out;
    end else if ((~((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        c_TDATA_int_regslice = grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_o_V_2_out;
    end else begin
        c_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (c_TREADY_int_regslice == 1'b1)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state12_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state12)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state11_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state11)))) begin
        c_TVALID_int_regslice = 1'b1;
    end else begin
        c_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (~((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0))) begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            last_TDATA = 8'd0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            last_TDATA = 8'd1;
        end else begin
            last_TDATA = 'bx;
        end
    end else begin
        last_TDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        last_TDATA_blk_n = last_TREADY;
    end else begin
        last_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((last_TREADY == 1'b0) | (1'b1 == ap_block_state12_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state12)) | (~((last_TREADY == 1'b0) | (1'b1 == ap_block_state11_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state11)))) begin
        last_TVALID = 1'b1;
    end else begin
        last_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((last_TREADY == 1'b0) | (1'b1 == ap_block_state11_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~((last_TREADY == 1'b0) | (1'b1 == ap_block_state12_io) | (c_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_TREADY = regslice_both_a_U_ack_in;

assign and_ln53_fu_952_p2 = (targetBlock_reg_1832 & icmp_ln53_loc_fu_160);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state11 = ((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state11_io = ((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state12 = ((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state12_io = ((last_TREADY == 1'b0) | (c_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state15 = ((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call102 = ((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call112 = ((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_done == 1'b0) | (grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c_TVALID = regslice_both_c_U_vld_out;

assign grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_15_1_fu_446_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start_reg;


reg find_kernel_block = 0;
// synthesis translate_off
`include "crc24a_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //crc24a

