INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/custom_sync_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_sync_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/ft600_16B_loopback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft600_16B_loopback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/send_recieve_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_recieve_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/stream_recieve_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft600_stream_recieve_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/stream_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft600_stream_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/v2_custom_sync_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_custom_sync_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/v2_send_recieve_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_send_recieve_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/v2_ft600_256B_loopback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2_ft600_256B_loopback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/v1.5_send_recieve_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1_5_send_recieve_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/tb_send_recieve.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_send_recieve
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/src/tb_stream_recieve_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stream_recieve_top
