
*** Running vivado
    with args -log axi_pulser_receiver_v4.rds -m64 -mode batch -messageDb vivado.pb -source axi_pulser_receiver_v4.tcl


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source axi_pulser_receiver_v4.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths c:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4 [current_fileset]
# read_vhdl {
#   C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/stream_proc.vhd
#   C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd
#   C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd
#   C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/M_AXI_read_data.vhd
#   C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd
#   C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/control_unit.vhd
#   C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd
# }
# read_xdc C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/constrs_1/new/axi_pulser_receiver_v4.xdc
# set_property used_in_implementation false [get_files C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/constrs_1/new/axi_pulser_receiver_v4.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.data/wt [current_project]
# set_property parent.project_dir C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4 [current_project]
# synth_design -top axi_pulser_receiver_v4 -part xc7z020clg484-1
Command: synth_design -top axi_pulser_receiver_v4 -part xc7z020clg484-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 228.582 ; gain = 79.531
INFO: [Synth 8-638] synthesizing module 'axi_pulser_receiver_v4' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:172]
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter DATA_NUM_BITS bound to: 16 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
	Parameter maxis_raddr_width bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter DATA_NUM_BITS bound to: 16 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
	Parameter maxis_raddr_width bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'control_unit_s_axi' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/control_unit.vhd:7' bound to instance 'i_control_unit' of component 'control_unit_s_axi' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:458]
INFO: [Synth 8-638] synthesizing module 'control_unit_s_axi' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/control_unit.vhd:132]
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter DATA_NUM_BITS bound to: 16 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
	Parameter maxis_raddr_width bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_unit_s_axi' (1#1) [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/control_unit.vhd:132]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pulser_1ch_v2' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:34' bound to instance 'i_puls_1ch' of component 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:516]
INFO: [Synth 8-638] synthesizing module 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:57]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:93]
INFO: [Synth 8-4471] merging register 'pulsing_out_reg' into 'pulse_out_en_reg' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'pulser_1ch_v2' (2#1) [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:57]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pulser_1ch_v2' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:34' bound to instance 'i_puls_1ch' of component 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:516]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pulser_1ch_v2' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:34' bound to instance 'i_puls_1ch' of component 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:516]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pulser_1ch_v2' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:34' bound to instance 'i_puls_1ch' of component 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:516]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pulser_1ch_v2' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:34' bound to instance 'i_puls_1ch' of component 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:516]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pulser_1ch_v2' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:34' bound to instance 'i_puls_1ch' of component 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:516]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pulser_1ch_v2' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:34' bound to instance 'i_puls_1ch' of component 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:516]
	Parameter PATTERN_BITS bound to: 32 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pulser_1ch_v2' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd:34' bound to instance 'i_puls_1ch' of component 'pulser_1ch_v2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:516]
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter USE_FRAME bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'receiver' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:34' bound to instance 'i_receiver' of component 'receiver' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:544]
INFO: [Synth 8-638] synthesizing module 'receiver' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:60]
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter USE_FRAME bound to: 0 - type: bool 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:77]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:83]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:85]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:91]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:94]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_clk_ibuf' to cell 'IBUFGDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:103]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:111]
	Parameter BUFR_DIVIDE bound to: 3 - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-113] binding component instance 'serdes_clk_div_bufr' to cell 'BUFR' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:127]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_data_ibuf' to cell 'IBUFDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:141]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_data' to cell 'ISERDESE2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:147]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_data_ibuf' to cell 'IBUFDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:141]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_data' to cell 'ISERDESE2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:147]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_data_ibuf' to cell 'IBUFDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:141]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_data' to cell 'ISERDESE2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:147]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_data_ibuf' to cell 'IBUFDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:141]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_data' to cell 'ISERDESE2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:147]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_data_ibuf' to cell 'IBUFDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:141]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_data' to cell 'ISERDESE2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:147]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_data_ibuf' to cell 'IBUFDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:141]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_data' to cell 'ISERDESE2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:147]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_data_ibuf' to cell 'IBUFDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:141]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_data' to cell 'ISERDESE2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:147]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'i_data_ibuf' to cell 'IBUFDS' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:141]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_data' to cell 'ISERDESE2' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:147]
INFO: [Synth 8-226] default block is never used [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'receiver' (3#1) [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd:60]
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter SAMPLES_NUM_BITS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'stream_proc' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/stream_proc.vhd:34' bound to instance 'i_stream_proc' of component 'stream_proc' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:564]
INFO: [Synth 8-638] synthesizing module 'stream_proc' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/stream_proc.vhd:65]
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter SAMPLES_NUM_BITS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream_proc' (4#1) [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/stream_proc.vhd:65]
	Parameter CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dataToAxis' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd:34' bound to instance 'i_dataToAxis' of component 'dataToAxis' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:583]
INFO: [Synth 8-638] synthesizing module 'dataToAxis' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd:69]
	Parameter CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'dataToAxis' (5#1) [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd:69]
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'M_AXI_read_data' declared at 'C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/M_AXI_read_data.vhd:34' bound to instance 'i_MAXI_read_data' of component 'M_AXI_read_data' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:600]
INFO: [Synth 8-638] synthesizing module 'M_AXI_read_data' [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/M_AXI_read_data.vhd:192]
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter OFFSET_BITS bound to: 8 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'M_AXI_read_data' (6#1) [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/M_AXI_read_data.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_pulser_receiver_v4' (7#1) [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd:172]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 274.855 ; gain = 125.805
Start RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 274.855 ; gain = 125.805

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/constrs_1/new/axi_pulser_receiver_v4.xdc]
Finished Parsing XDC File [C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/constrs_1/new/axi_pulser_receiver_v4.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Start RTL Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 526.594 ; gain = 377.543

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 526.594 ; gain = 377.543
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 526.594 ; gain = 377.543
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit_s_axi'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit_s_axi'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 582.121 ; gain = 433.070
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 8     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 58    
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 24    
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 60    
+---Muxes : 
	  12 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	  12 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 24    
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	  11 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 26    
	   4 Input      8 Bit        Muxes := 8     
	  12 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 30    
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 8     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 10    
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 72    
	   4 Input      1 Bit        Muxes := 46    
	  12 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 24    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_pulser_receiver_v4 
Detailed RTL Component Info : 
Module dataToAxis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module M_AXI_read_data 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module control_unit_s_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 32    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  12 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	  12 Input     32 Bit        Muxes := 8     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	  11 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	  12 Input      8 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  12 Input      1 Bit        Muxes := 7     
Module receiver 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 24    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 16    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
	  13 Input      1 Bit        Muxes := 24    
Module pulser_1ch_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module stream_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[1] ) is unused and will be removed from module control_unit_s_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[0] ) is unused and will be removed from module control_unit_s_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[1] ) is unused and will be removed from module control_unit_s_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[0] ) is unused and will be removed from module control_unit_s_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[1] ) is unused and will be removed from module control_unit_s_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[0] ) is unused and will be removed from module control_unit_s_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[1] ) is unused and will be removed from module control_unit_s_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[0] ) is unused and will be removed from module control_unit_s_axi.
WARNING: [Synth 8-3332] Sequential element (\ch_position_reg[5] ) is unused and will be removed from module dataToAxis.
WARNING: [Synth 8-3332] Sequential element (\ch_position_reg[4] ) is unused and will be removed from module dataToAxis.
WARNING: [Synth 8-3332] Sequential element (\ch_position_reg[3] ) is unused and will be removed from module dataToAxis.
WARNING: [Synth 8-3332] Sequential element (\ch_position_reg[5] ) is unused and will be removed from module dataToAxis.
WARNING: [Synth 8-3332] Sequential element (\ch_position_reg[4] ) is unused and will be removed from module dataToAxis.
WARNING: [Synth 8-3332] Sequential element (\ch_position_reg[3] ) is unused and will be removed from module dataToAxis.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[255] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[254] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[253] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[252] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[251] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[250] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[249] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[248] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[247] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[246] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[245] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[244] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[243] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[242] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[241] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[240] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[239] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[238] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[237] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[236] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[235] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[234] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[233] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[232] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[223] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[222] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[221] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[220] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[219] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[218] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[217] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[216] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[215] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[214] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[213] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[212] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[211] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[210] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[209] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[208] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[207] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[206] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[205] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[204] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[203] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[202] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[201] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[200] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[191] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[190] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[189] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[188] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[187] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[186] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[185] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[184] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[183] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[182] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[181] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[180] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[179] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[178] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[177] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[176] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[175] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[174] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[173] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[172] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[171] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[170] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[169] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[168] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[159] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[158] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[157] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[156] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[155] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[154] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[153] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[152] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[151] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[150] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[149] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[148] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[147] ) is unused and will be removed from module M_AXI_read_data.
WARNING: [Synth 8-3332] Sequential element (\data_reg_reg[146] ) is unused and will be removed from module M_AXI_read_data.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 597.785 ; gain = 448.734
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_receiver/\dout_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_control_unit/i_24/\FSM_onehot_state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_stream_proc/\data_out_reg[127] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 646.273 ; gain = 497.223
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 646.273 ; gain = 497.223
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 646.273 ; gain = 497.223
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 661.867 ; gain = 512.816
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 661.867 ; gain = 512.816
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 661.867 ; gain = 512.816
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 661.867 ; gain = 512.816
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     4|
|2     |BUFIO       |     1|
|3     |BUFR_1      |     1|
|4     |CARRY4      |    48|
|5     |INV         |     1|
|6     |ISERDESE2_1 |     8|
|7     |LUT1        |   154|
|8     |LUT2        |   363|
|9     |LUT3        |   789|
|10    |LUT4        |   751|
|11    |LUT5        |   547|
|12    |LUT6        |   874|
|13    |MUXF7       |    72|
|14    |MUXF8       |    32|
|15    |FDRE        |  3222|
|16    |FDSE        |     6|
|17    |IBUF        |    67|
|18    |IBUFDS      |     8|
|19    |IBUFGDS     |     1|
|20    |OBUF        |   375|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------+------+
|      |Instance                      |Module             |Cells |
+------+------------------------------+-------------------+------+
|1     |top                           |                   |  7324|
|2     |  i_control_unit              |control_unit_s_axi |  2740|
|3     |  \gen_pulsers[6].i_puls_1ch  |pulser_1ch_v2      |   247|
|4     |  \gen_pulsers[0].i_puls_1ch  |pulser_1ch_v2_0    |   247|
|5     |  i_MAXI_read_data            |M_AXI_read_data    |   245|
|6     |  i_stream_proc               |stream_proc        |   243|
|7     |  \gen_pulsers[2].i_puls_1ch  |pulser_1ch_v2_1    |   246|
|8     |  i_receiver                  |receiver           |  1286|
|9     |  \gen_pulsers[5].i_puls_1ch  |pulser_1ch_v2_2    |   246|
|10    |  \gen_pulsers[7].i_puls_1ch  |pulser_1ch_v2_3    |   246|
|11    |  \gen_pulsers[1].i_puls_1ch  |pulser_1ch_v2_4    |   246|
|12    |  \gen_pulsers[3].i_puls_1ch  |pulser_1ch_v2_5    |   246|
|13    |  i_dataToAxis                |dataToAxis         |   393|
|14    |  \gen_pulsers[4].i_puls_1ch  |pulser_1ch_v2_6    |   246|
+------+------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 661.867 ; gain = 512.816
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 524 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 661.867 ; gain = 512.816
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 8 inverter(s).
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 934.242 ; gain = 749.227
# write_checkpoint axi_pulser_receiver_v4.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file axi_pulser_receiver_v4_utilization_synth.rpt -pb axi_pulser_receiver_v4_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 934.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 24 18:32:57 2014...
