{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651904217302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651904217303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 14:16:57 2022 " "Processing started: Sat May 07 14:16:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651904217303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904217303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_Wave -c LED_Wave " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_Wave -c LED_Wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904217303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651904217665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651904217665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Wave " "Found entity 1: LED_Wave" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651904223520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wave_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wave_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Wave_tb " "Found entity 1: LED_Wave_tb" {  } { { "LED_Wave_tb.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651904223523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_Wave " "Elaborating entity \"LED_Wave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651904223544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 LED_Wave.v(27) " "Verilog HDL assignment warning at LED_Wave.v(27): truncated value with size 32 to match size of target (28)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 LED_Wave.v(35) " "Verilog HDL assignment warning at LED_Wave.v(35): truncated value with size 32 to match size of target (28)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 LED_Wave.v(45) " "Verilog HDL assignment warning at LED_Wave.v(45): truncated value with size 32 to match size of target (19)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 LED_Wave.v(53) " "Verilog HDL assignment warning at LED_Wave.v(53): truncated value with size 32 to match size of target (21)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 LED_Wave.v(62) " "Verilog HDL assignment warning at LED_Wave.v(62): truncated value with size 32 to match size of target (21)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state LED_Wave.v(70) " "Verilog HDL Always Construct warning at LED_Wave.v(70): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(81) " "Verilog HDL Always Construct warning at LED_Wave.v(81): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(82) " "Verilog HDL Always Construct warning at LED_Wave.v(82): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(85) " "Verilog HDL Always Construct warning at LED_Wave.v(85): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(86) " "Verilog HDL Always Construct warning at LED_Wave.v(86): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223545 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(87) " "Verilog HDL Always Construct warning at LED_Wave.v(87): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(90) " "Verilog HDL Always Construct warning at LED_Wave.v(90): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(91) " "Verilog HDL Always Construct warning at LED_Wave.v(91): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(92) " "Verilog HDL Always Construct warning at LED_Wave.v(92): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(95) " "Verilog HDL Always Construct warning at LED_Wave.v(95): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(96) " "Verilog HDL Always Construct warning at LED_Wave.v(96): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(97) " "Verilog HDL Always Construct warning at LED_Wave.v(97): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(100) " "Verilog HDL Always Construct warning at LED_Wave.v(100): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(101) " "Verilog HDL Always Construct warning at LED_Wave.v(101): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(102) " "Verilog HDL Always Construct warning at LED_Wave.v(102): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(105) " "Verilog HDL Always Construct warning at LED_Wave.v(105): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(106) " "Verilog HDL Always Construct warning at LED_Wave.v(106): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(107) " "Verilog HDL Always Construct warning at LED_Wave.v(107): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(110) " "Verilog HDL Always Construct warning at LED_Wave.v(110): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(111) " "Verilog HDL Always Construct warning at LED_Wave.v(111): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(112) " "Verilog HDL Always Construct warning at LED_Wave.v(112): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(115) " "Verilog HDL Always Construct warning at LED_Wave.v(115): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(116) " "Verilog HDL Always Construct warning at LED_Wave.v(116): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(117) " "Verilog HDL Always Construct warning at LED_Wave.v(117): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(120) " "Verilog HDL Always Construct warning at LED_Wave.v(120): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(121) " "Verilog HDL Always Construct warning at LED_Wave.v(121): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(122) " "Verilog HDL Always Construct warning at LED_Wave.v(122): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(125) " "Verilog HDL Always Construct warning at LED_Wave.v(125): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(126) " "Verilog HDL Always Construct warning at LED_Wave.v(126): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LED_Wave.v(79) " "Verilog HDL Case Statement warning at LED_Wave.v(79): incomplete case statement has no default case item" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 79 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Led LED_Wave.v(78) " "Verilog HDL Always Construct warning at LED_Wave.v(78): inferring latch(es) for variable \"Led\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[0\] LED_Wave.v(78) " "Inferred latch for \"Led\[0\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[1\] LED_Wave.v(78) " "Inferred latch for \"Led\[1\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[2\] LED_Wave.v(78) " "Inferred latch for \"Led\[2\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[3\] LED_Wave.v(78) " "Inferred latch for \"Led\[3\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[4\] LED_Wave.v(78) " "Inferred latch for \"Led\[4\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[5\] LED_Wave.v(78) " "Inferred latch for \"Led\[5\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[6\] LED_Wave.v(78) " "Inferred latch for \"Led\[6\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[7\] LED_Wave.v(78) " "Inferred latch for \"Led\[7\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223546 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[8\] LED_Wave.v(78) " "Inferred latch for \"Led\[8\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223547 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[9\] LED_Wave.v(78) " "Inferred latch for \"Led\[9\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223547 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.10 LED_Wave.v(73) " "Inferred latch for \"state.10\" at LED_Wave.v(73)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223547 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 LED_Wave.v(73) " "Inferred latch for \"state.01\" at LED_Wave.v(73)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904223547 "|LED_Wave"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[0\]\$latch " "Latch Led\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223897 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[1\]\$latch " "Latch Led\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223897 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[2\]\$latch " "Latch Led\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223898 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[3\]\$latch " "Latch Led\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223898 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[4\]\$latch " "Latch Led\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223898 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[5\]\$latch " "Latch Led\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223898 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[6\]\$latch " "Latch Led\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223898 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[7\]\$latch " "Latch Led\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223898 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[8\]\$latch " "Latch Led\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[3\] " "Ports D and ENA on the latch are fed by the same signal count\[3\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223898 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[9\]\$latch " "Latch Led\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[3\] " "Ports D and ENA on the latch are fed by the same signal count\[3\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904223898 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904223898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651904224014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651904224256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651904224256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651904224283 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651904224283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651904224283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651904224283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651904224293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 14:17:04 2022 " "Processing ended: Sat May 07 14:17:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651904224293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651904224293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651904224293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904224293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651904225521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651904225522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 14:17:05 2022 " "Processing started: Sat May 07 14:17:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651904225522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651904225522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LED_Wave -c LED_Wave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LED_Wave -c LED_Wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651904225522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651904225605 ""}
{ "Info" "0" "" "Project  = LED_Wave" {  } {  } 0 0 "Project  = LED_Wave" 0 0 "Fitter" 0 0 1651904225605 ""}
{ "Info" "0" "" "Revision = LED_Wave" {  } {  } 0 0 "Revision = LED_Wave" 0 0 "Fitter" 0 0 1651904225605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651904225700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651904225700 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LED_Wave 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"LED_Wave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651904225706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651904225741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651904225741 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651904226088 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651904226106 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651904226201 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651904235257 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk~inputCLKENA0 91 global CLKCTRL_G6 " "Clk~inputCLKENA0 with 91 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651904235315 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651904235315 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651904235316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651904235318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651904235318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651904235319 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651904235319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651904235320 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651904235320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651904235320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651904235320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651904235320 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651904235349 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651904239297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LED_Wave.sdc " "Synopsys Design Constraints File file not found: 'LED_Wave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651904239297 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651904239297 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651904239300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651904239300 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651904239300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651904239305 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651904239391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651904242313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651904245244 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651904247036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651904247036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651904247943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/FPGA/0418_Hw/LED_Wave/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651904251047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651904251047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651904252536 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651904252536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651904252539 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651904253627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651904253661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651904253937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651904253938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651904254207 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651904256144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0418_Hw/LED_Wave/output_files/LED_Wave.fit.smsg " "Generated suppressed messages file C:/FPGA/0418_Hw/LED_Wave/output_files/LED_Wave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651904256403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6769 " "Peak virtual memory: 6769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651904256781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 14:17:36 2022 " "Processing ended: Sat May 07 14:17:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651904256781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651904256781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651904256781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651904256781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651904257845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651904257846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 14:17:37 2022 " "Processing started: Sat May 07 14:17:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651904257846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651904257846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LED_Wave -c LED_Wave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LED_Wave -c LED_Wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651904257846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651904258447 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651904262997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651904263342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 14:17:43 2022 " "Processing ended: Sat May 07 14:17:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651904263342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651904263342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651904263342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651904263342 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651904263994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651904264502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651904264502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 14:17:44 2022 " "Processing started: Sat May 07 14:17:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651904264502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651904264502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LED_Wave -c LED_Wave " "Command: quartus_sta LED_Wave -c LED_Wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651904264502 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651904264593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651904265073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651904265073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904265104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904265104 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651904265520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LED_Wave.sdc " "Synopsys Design Constraints File file not found: 'LED_Wave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651904265538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904265538 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651904265539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_n Clk_n " "create_clock -period 1.000 -name Clk_n Clk_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651904265539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count\[1\] count\[1\] " "create_clock -period 1.000 -name count\[1\] count\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651904265539 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651904265539 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651904265540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651904265541 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651904265542 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651904265548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651904265565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651904265565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.342 " "Worst-case setup slack is -5.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.342            -311.201 Clk  " "   -5.342            -311.201 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.273             -48.434 count\[1\]  " "   -5.273             -48.434 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807              -7.648 Clk_n  " "   -1.807              -7.648 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904265566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 Clk  " "    0.241               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Clk_n  " "    0.348               0.000 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 count\[1\]  " "    0.511               0.000 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904265568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651904265570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651904265571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.490 " "Worst-case minimum pulse width slack is -0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490             -63.219 Clk  " "   -0.490             -63.219 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.610 Clk_n  " "   -0.394              -2.610 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 count\[1\]  " "    0.302               0.000 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904265572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904265572 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651904265580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651904265608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651904266264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651904266305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651904266309 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651904266309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.441 " "Worst-case setup slack is -5.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.441            -300.344 Clk  " "   -5.441            -300.344 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.306             -48.813 count\[1\]  " "   -5.306             -48.813 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805              -7.542 Clk_n  " "   -1.805              -7.542 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904266310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.229 " "Worst-case hold slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 Clk  " "    0.229               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 count\[1\]  " "    0.382               0.000 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clk_n  " "    0.403               0.000 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904266312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651904266314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651904266315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.542 " "Worst-case minimum pulse width slack is -0.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542             -67.575 Clk  " "   -0.542             -67.575 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.567 Clk_n  " "   -0.394              -2.567 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 count\[1\]  " "    0.303               0.000 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904266316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904266316 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651904266323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651904266459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651904267038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651904267080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651904267085 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651904267085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.491 " "Worst-case setup slack is -3.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.491            -134.897 Clk  " "   -3.491            -134.897 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623             -23.689 count\[1\]  " "   -2.623             -23.689 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -3.483 Clk_n  " "   -0.868              -3.483 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904267086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Clk_n  " "    0.077               0.000 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 count\[1\]  " "    0.080               0.000 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 Clk  " "    0.138               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904267088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651904267090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651904267091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.563 " "Worst-case minimum pulse width slack is -0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563             -11.211 Clk  " "   -0.563             -11.211 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 Clk_n  " "    0.148               0.000 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 count\[1\]  " "    0.408               0.000 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904267093 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651904267100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651904267240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651904267242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651904267242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.974 " "Worst-case setup slack is -2.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.974            -113.924 Clk  " "   -2.974            -113.924 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.465             -22.384 count\[1\]  " "   -2.465             -22.384 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -3.101 Clk_n  " "   -0.797              -3.101 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904267243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.014 " "Worst-case hold slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 count\[1\]  " "    0.014               0.000 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 Clk_n  " "    0.065               0.000 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 Clk  " "    0.126               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904267245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651904267247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651904267248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.561 " "Worst-case minimum pulse width slack is -0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561             -10.999 Clk  " "   -0.561             -10.999 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 Clk_n  " "    0.155               0.000 Clk_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 count\[1\]  " "    0.416               0.000 count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651904267250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651904267250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651904268339 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651904268339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5165 " "Peak virtual memory: 5165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651904268370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 14:17:48 2022 " "Processing ended: Sat May 07 14:17:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651904268370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651904268370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651904268370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651904268370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651904269481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651904269482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 14:17:49 2022 " "Processing started: Sat May 07 14:17:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651904269482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651904269482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LED_Wave -c LED_Wave " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LED_Wave -c LED_Wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651904269482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651904270230 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1651904270263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_Wave.vo C:/FPGA/0418_Hw/LED_Wave/simulation/modelsim/ simulation " "Generated file LED_Wave.vo in folder \"C:/FPGA/0418_Hw/LED_Wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651904270283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651904270314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 14:17:50 2022 " "Processing ended: Sat May 07 14:17:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651904270314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651904270314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651904270314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651904270314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1651904271402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651904271402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 14:17:51 2022 " "Processing started: Sat May 07 14:17:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651904271402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1651904271402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui LED_Wave LED_Wave " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui LED_Wave LED_Wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1651904271402 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui LED_Wave LED_Wave " "Quartus(args): --block_on_gui LED_Wave LED_Wave" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1651904271402 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1651904271489 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1651904271564 ""}
{ "Warning" "0" "" "Warning: File LED_Wave_run_msim_gate_verilog.do already exists - backing up current file as LED_Wave_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File LED_Wave_run_msim_gate_verilog.do already exists - backing up current file as LED_Wave_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1651904271644 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/FPGA/0418_Hw/LED_Wave/simulation/modelsim/LED_Wave_run_msim_gate_verilog.do" {  } { { "C:/FPGA/0418_Hw/LED_Wave/simulation/modelsim/LED_Wave_run_msim_gate_verilog.do" "0" { Text "C:/FPGA/0418_Hw/LED_Wave/simulation/modelsim/LED_Wave_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/FPGA/0418_Hw/LED_Wave/simulation/modelsim/LED_Wave_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1651904271649 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do LED_Wave_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do LED_Wave_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1651904295180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{LED_Wave.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{LED_Wave.vo\}" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 14:17:56 on May 07,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 14:17:56 on May 07,2022" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" LED_Wave.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" LED_Wave.vo " 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module LED_Wave" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module LED_Wave" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     LED_Wave" {  } {  } 0 0 "ModelSim-Altera Info: #     LED_Wave" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 14:17:57 on May 07,2022, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 14:17:57 on May 07,2022, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0418_Hw/LED_Wave \{C:/FPGA/0418_Hw/LED_Wave/LED_Wave_tb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0418_Hw/LED_Wave \{C:/FPGA/0418_Hw/LED_Wave/LED_Wave_tb.v\}" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 14:17:57 on May 07,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 14:17:57 on May 07,2022" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0418_Hw/LED_Wave\" C:/FPGA/0418_Hw/LED_Wave/LED_Wave_tb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0418_Hw/LED_Wave\" C:/FPGA/0418_Hw/LED_Wave/LED_Wave_tb.v " 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module LED_Wave_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module LED_Wave_tb" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     LED_Wave_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     LED_Wave_tb" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 14:17:57 on May 07,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 14:17:57 on May 07,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  LED_Wave_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  LED_Wave_tb" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" LED_Wave_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" LED_Wave_tb " 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 14:17:57 on May 07,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 14:17:57 on May 07,2022" 0 0 "Shell" 0 0 1651904295181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.LED_Wave_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.LED_Wave_tb" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.LED_Wave" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.LED_Wave" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run 60 sec" {  } {  } 0 0 "ModelSim-Altera Info: # run 60 sec" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break key hit" {  } {  } 0 0 "ModelSim-Altera Info: # Break key hit" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module dffeas at \$MODEL_TECH/../altera/verilog/src/altera_primitives.v line 313" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module dffeas at \$MODEL_TECH/../altera/verilog/src/altera_primitives.v line 313" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 14:18:13 on May 07,2022, Elapsed time: 0:00:16" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 14:18:13 on May 07,2022, Elapsed time: 0:00:16" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1651904295182 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1651904295292 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/FPGA/0418_Hw/LED_Wave/LED_Wave_nativelink_simulation.rpt" {  } { { "C:/FPGA/0418_Hw/LED_Wave/LED_Wave_nativelink_simulation.rpt" "0" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/FPGA/0418_Hw/LED_Wave/LED_Wave_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1651904295293 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1651904295293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651904295293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 14:18:15 2022 " "Processing ended: Sat May 07 14:18:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651904295293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651904295293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651904295293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1651904295293 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1651904295847 ""}
