<stg><name>dct</name>


<trans_list>

<trans id="181" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %output_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %input_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %output_r_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_r_c"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %call_ln7 = call void @entry_proc, i64 %output_r_read, i64 %output_r_c

]]></Node>
<StgValue><ssdm name="call_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1024" op_0_bw="1024" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %call_ret = call i1024 @read_data, i512 %gmem, i64 %input_r_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1024" op_0_bw="1024" op_1_bw="512" op_2_bw="64">
<![CDATA[
entry:16 %call_ret = call i1024 @read_data, i512 %gmem, i64 %input_r_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="1024">
<![CDATA[
entry:17 %buf_2d_in = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="1024">
<![CDATA[
entry:18 %buf_2d_in_1 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="1024">
<![CDATA[
entry:19 %buf_2d_in_2 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="1024">
<![CDATA[
entry:20 %buf_2d_in_3 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="1024">
<![CDATA[
entry:21 %buf_2d_in_4 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1024">
<![CDATA[
entry:22 %buf_2d_in_5 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="1024">
<![CDATA[
entry:23 %buf_2d_in_6 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_6"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="1024">
<![CDATA[
entry:24 %buf_2d_in_7 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="1024">
<![CDATA[
entry:25 %buf_2d_in_8 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_8"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="1024">
<![CDATA[
entry:26 %buf_2d_in_9 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_9"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="1024">
<![CDATA[
entry:27 %buf_2d_in_10 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_10"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="1024">
<![CDATA[
entry:28 %buf_2d_in_11 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_11"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1024">
<![CDATA[
entry:29 %buf_2d_in_12 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_12"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="1024">
<![CDATA[
entry:30 %buf_2d_in_13 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_13"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="1024">
<![CDATA[
entry:31 %buf_2d_in_14 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_14"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="1024">
<![CDATA[
entry:32 %buf_2d_in_15 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_15"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="1024">
<![CDATA[
entry:33 %buf_2d_in_16 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_16"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="1024">
<![CDATA[
entry:34 %buf_2d_in_17 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_17"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="1024">
<![CDATA[
entry:35 %buf_2d_in_18 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_18"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="1024">
<![CDATA[
entry:36 %buf_2d_in_19 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_19"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="1024">
<![CDATA[
entry:37 %buf_2d_in_20 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_20"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="1024">
<![CDATA[
entry:38 %buf_2d_in_21 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_21"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="1024">
<![CDATA[
entry:39 %buf_2d_in_22 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_22"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="1024">
<![CDATA[
entry:40 %buf_2d_in_23 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_23"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="1024">
<![CDATA[
entry:41 %buf_2d_in_24 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_24"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="1024">
<![CDATA[
entry:42 %buf_2d_in_25 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_25"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="1024">
<![CDATA[
entry:43 %buf_2d_in_26 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_26"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="1024">
<![CDATA[
entry:44 %buf_2d_in_27 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_27"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="1024">
<![CDATA[
entry:45 %buf_2d_in_28 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_28"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1024">
<![CDATA[
entry:46 %buf_2d_in_29 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_29"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="1024">
<![CDATA[
entry:47 %buf_2d_in_30 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_30"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1024">
<![CDATA[
entry:48 %buf_2d_in_31 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_31"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1024">
<![CDATA[
entry:49 %buf_2d_in_32 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_32"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1024">
<![CDATA[
entry:50 %buf_2d_in_33 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_33"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="1024">
<![CDATA[
entry:51 %buf_2d_in_34 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_34"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="1024">
<![CDATA[
entry:52 %buf_2d_in_35 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_35"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="1024">
<![CDATA[
entry:53 %buf_2d_in_36 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_36"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="1024">
<![CDATA[
entry:54 %buf_2d_in_37 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_37"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="1024">
<![CDATA[
entry:55 %buf_2d_in_38 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_38"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="1024">
<![CDATA[
entry:56 %buf_2d_in_39 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_39"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1024">
<![CDATA[
entry:57 %buf_2d_in_40 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_40"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1024">
<![CDATA[
entry:58 %buf_2d_in_41 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_41"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1024">
<![CDATA[
entry:59 %buf_2d_in_42 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_42"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="1024">
<![CDATA[
entry:60 %buf_2d_in_43 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_43"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="1024">
<![CDATA[
entry:61 %buf_2d_in_44 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_44"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1024">
<![CDATA[
entry:62 %buf_2d_in_45 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_45"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1024">
<![CDATA[
entry:63 %buf_2d_in_46 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_46"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1024">
<![CDATA[
entry:64 %buf_2d_in_47 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_47"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="1024">
<![CDATA[
entry:65 %buf_2d_in_48 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_48"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1024">
<![CDATA[
entry:66 %buf_2d_in_49 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_49"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1024">
<![CDATA[
entry:67 %buf_2d_in_50 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_50"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1024">
<![CDATA[
entry:68 %buf_2d_in_51 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_51"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1024">
<![CDATA[
entry:69 %buf_2d_in_52 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_52"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1024">
<![CDATA[
entry:70 %buf_2d_in_53 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_53"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1024">
<![CDATA[
entry:71 %buf_2d_in_54 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_54"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1024">
<![CDATA[
entry:72 %buf_2d_in_55 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_55"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1024">
<![CDATA[
entry:73 %buf_2d_in_56 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_56"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1024">
<![CDATA[
entry:74 %buf_2d_in_57 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_57"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1024">
<![CDATA[
entry:75 %buf_2d_in_58 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_58"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1024">
<![CDATA[
entry:76 %buf_2d_in_59 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_59"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="1024">
<![CDATA[
entry:77 %buf_2d_in_60 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_60"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1024">
<![CDATA[
entry:78 %buf_2d_in_61 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_61"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1024">
<![CDATA[
entry:79 %buf_2d_in_62 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_62"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="1024">
<![CDATA[
entry:80 %buf_2d_in_63 = extractvalue i1024 %call_ret

]]></Node>
<StgValue><ssdm name="buf_2d_in_63"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
entry:81 %dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63

]]></Node>
<StgValue><ssdm name="dct_2d_ret"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="1024">
<![CDATA[
entry:82 %buf_2d_out = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="1024">
<![CDATA[
entry:83 %buf_2d_out_1 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_1"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="1024">
<![CDATA[
entry:84 %buf_2d_out_2 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_2"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="1024">
<![CDATA[
entry:85 %buf_2d_out_3 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_3"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="1024">
<![CDATA[
entry:86 %buf_2d_out_4 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_4"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1024">
<![CDATA[
entry:87 %buf_2d_out_5 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_5"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="1024">
<![CDATA[
entry:88 %buf_2d_out_6 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_6"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1024">
<![CDATA[
entry:89 %buf_2d_out_7 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_7"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="1024">
<![CDATA[
entry:90 %buf_2d_out_8 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_8"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1024">
<![CDATA[
entry:91 %buf_2d_out_9 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_9"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="1024">
<![CDATA[
entry:92 %buf_2d_out_10 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_10"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1024">
<![CDATA[
entry:93 %buf_2d_out_11 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_11"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1024">
<![CDATA[
entry:94 %buf_2d_out_12 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_12"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1024">
<![CDATA[
entry:95 %buf_2d_out_13 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_13"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="1024">
<![CDATA[
entry:96 %buf_2d_out_14 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_14"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1024">
<![CDATA[
entry:97 %buf_2d_out_15 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_15"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1024">
<![CDATA[
entry:98 %buf_2d_out_16 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_16"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1024">
<![CDATA[
entry:99 %buf_2d_out_17 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_17"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="1024">
<![CDATA[
entry:100 %buf_2d_out_18 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_18"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="1024">
<![CDATA[
entry:101 %buf_2d_out_19 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_19"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1024">
<![CDATA[
entry:102 %buf_2d_out_20 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_20"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1024">
<![CDATA[
entry:103 %buf_2d_out_21 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_21"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="1024">
<![CDATA[
entry:104 %buf_2d_out_22 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_22"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="1024">
<![CDATA[
entry:105 %buf_2d_out_23 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_23"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1024">
<![CDATA[
entry:106 %buf_2d_out_24 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_24"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1024">
<![CDATA[
entry:107 %buf_2d_out_25 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_25"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="1024">
<![CDATA[
entry:108 %buf_2d_out_26 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_26"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="1024">
<![CDATA[
entry:109 %buf_2d_out_27 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_27"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="1024">
<![CDATA[
entry:110 %buf_2d_out_28 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_28"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1024">
<![CDATA[
entry:111 %buf_2d_out_29 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_29"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="1024">
<![CDATA[
entry:112 %buf_2d_out_30 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_30"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="1024">
<![CDATA[
entry:113 %buf_2d_out_31 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_31"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="1024">
<![CDATA[
entry:114 %buf_2d_out_32 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_32"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="1024">
<![CDATA[
entry:115 %buf_2d_out_33 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_33"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="1024">
<![CDATA[
entry:116 %buf_2d_out_34 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_34"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="1024">
<![CDATA[
entry:117 %buf_2d_out_35 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_35"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="1024">
<![CDATA[
entry:118 %buf_2d_out_36 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_36"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1024">
<![CDATA[
entry:119 %buf_2d_out_37 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_37"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="1024">
<![CDATA[
entry:120 %buf_2d_out_38 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_38"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="1024">
<![CDATA[
entry:121 %buf_2d_out_39 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_39"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="1024">
<![CDATA[
entry:122 %buf_2d_out_40 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_40"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="1024">
<![CDATA[
entry:123 %buf_2d_out_41 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_41"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="1024">
<![CDATA[
entry:124 %buf_2d_out_42 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_42"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="1024">
<![CDATA[
entry:125 %buf_2d_out_43 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_43"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="1024">
<![CDATA[
entry:126 %buf_2d_out_44 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_44"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1024">
<![CDATA[
entry:127 %buf_2d_out_45 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_45"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="1024">
<![CDATA[
entry:128 %buf_2d_out_46 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_46"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="1024">
<![CDATA[
entry:129 %buf_2d_out_47 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_47"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="1024">
<![CDATA[
entry:130 %buf_2d_out_48 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_48"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="1024">
<![CDATA[
entry:131 %buf_2d_out_49 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_49"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1024">
<![CDATA[
entry:132 %buf_2d_out_50 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_50"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1024">
<![CDATA[
entry:133 %buf_2d_out_51 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_51"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1024">
<![CDATA[
entry:134 %buf_2d_out_52 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_52"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="1024">
<![CDATA[
entry:135 %buf_2d_out_53 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_53"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="1024">
<![CDATA[
entry:136 %buf_2d_out_54 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_54"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1024">
<![CDATA[
entry:137 %buf_2d_out_55 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_55"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="1024">
<![CDATA[
entry:138 %buf_2d_out_56 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_56"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="1024">
<![CDATA[
entry:139 %buf_2d_out_57 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_57"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="1024">
<![CDATA[
entry:140 %buf_2d_out_58 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_58"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="1024">
<![CDATA[
entry:141 %buf_2d_out_59 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_59"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="1024">
<![CDATA[
entry:142 %buf_2d_out_60 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_60"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="1024">
<![CDATA[
entry:143 %buf_2d_out_61 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_61"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="1024">
<![CDATA[
entry:144 %buf_2d_out_62 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_62"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="1024">
<![CDATA[
entry:145 %buf_2d_out_63 = extractvalue i1024 %dct_2d_ret

]]></Node>
<StgValue><ssdm name="buf_2d_out_63"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="512" op_66_bw="64" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
entry:146 %call_ln107 = call void @write_data, i16 %buf_2d_out, i16 %buf_2d_out_1, i16 %buf_2d_out_2, i16 %buf_2d_out_3, i16 %buf_2d_out_4, i16 %buf_2d_out_5, i16 %buf_2d_out_6, i16 %buf_2d_out_7, i16 %buf_2d_out_8, i16 %buf_2d_out_9, i16 %buf_2d_out_10, i16 %buf_2d_out_11, i16 %buf_2d_out_12, i16 %buf_2d_out_13, i16 %buf_2d_out_14, i16 %buf_2d_out_15, i16 %buf_2d_out_16, i16 %buf_2d_out_17, i16 %buf_2d_out_18, i16 %buf_2d_out_19, i16 %buf_2d_out_20, i16 %buf_2d_out_21, i16 %buf_2d_out_22, i16 %buf_2d_out_23, i16 %buf_2d_out_24, i16 %buf_2d_out_25, i16 %buf_2d_out_26, i16 %buf_2d_out_27, i16 %buf_2d_out_28, i16 %buf_2d_out_29, i16 %buf_2d_out_30, i16 %buf_2d_out_31, i16 %buf_2d_out_32, i16 %buf_2d_out_33, i16 %buf_2d_out_34, i16 %buf_2d_out_35, i16 %buf_2d_out_36, i16 %buf_2d_out_37, i16 %buf_2d_out_38, i16 %buf_2d_out_39, i16 %buf_2d_out_40, i16 %buf_2d_out_41, i16 %buf_2d_out_42, i16 %buf_2d_out_43, i16 %buf_2d_out_44, i16 %buf_2d_out_45, i16 %buf_2d_out_46, i16 %buf_2d_out_47, i16 %buf_2d_out_48, i16 %buf_2d_out_49, i16 %buf_2d_out_50, i16 %buf_2d_out_51, i16 %buf_2d_out_52, i16 %buf_2d_out_53, i16 %buf_2d_out_54, i16 %buf_2d_out_55, i16 %buf_2d_out_56, i16 %buf_2d_out_57, i16 %buf_2d_out_58, i16 %buf_2d_out_59, i16 %buf_2d_out_60, i16 %buf_2d_out_61, i16 %buf_2d_out_62, i16 %buf_2d_out_63, i512 %gmem, i64 %output_r_c

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:3 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @output_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_r_c, i64 %output_r_c

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:5 %specdataflowpipeline_ln7 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln7"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:6 %spectopmodule_ln94 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln94"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln94 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln94"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_5, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="512" op_66_bw="64" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
entry:146 %call_ln107 = call void @write_data, i16 %buf_2d_out, i16 %buf_2d_out_1, i16 %buf_2d_out_2, i16 %buf_2d_out_3, i16 %buf_2d_out_4, i16 %buf_2d_out_5, i16 %buf_2d_out_6, i16 %buf_2d_out_7, i16 %buf_2d_out_8, i16 %buf_2d_out_9, i16 %buf_2d_out_10, i16 %buf_2d_out_11, i16 %buf_2d_out_12, i16 %buf_2d_out_13, i16 %buf_2d_out_14, i16 %buf_2d_out_15, i16 %buf_2d_out_16, i16 %buf_2d_out_17, i16 %buf_2d_out_18, i16 %buf_2d_out_19, i16 %buf_2d_out_20, i16 %buf_2d_out_21, i16 %buf_2d_out_22, i16 %buf_2d_out_23, i16 %buf_2d_out_24, i16 %buf_2d_out_25, i16 %buf_2d_out_26, i16 %buf_2d_out_27, i16 %buf_2d_out_28, i16 %buf_2d_out_29, i16 %buf_2d_out_30, i16 %buf_2d_out_31, i16 %buf_2d_out_32, i16 %buf_2d_out_33, i16 %buf_2d_out_34, i16 %buf_2d_out_35, i16 %buf_2d_out_36, i16 %buf_2d_out_37, i16 %buf_2d_out_38, i16 %buf_2d_out_39, i16 %buf_2d_out_40, i16 %buf_2d_out_41, i16 %buf_2d_out_42, i16 %buf_2d_out_43, i16 %buf_2d_out_44, i16 %buf_2d_out_45, i16 %buf_2d_out_46, i16 %buf_2d_out_47, i16 %buf_2d_out_48, i16 %buf_2d_out_49, i16 %buf_2d_out_50, i16 %buf_2d_out_51, i16 %buf_2d_out_52, i16 %buf_2d_out_53, i16 %buf_2d_out_54, i16 %buf_2d_out_55, i16 %buf_2d_out_56, i16 %buf_2d_out_57, i16 %buf_2d_out_58, i16 %buf_2d_out_59, i16 %buf_2d_out_60, i16 %buf_2d_out_61, i16 %buf_2d_out_62, i16 %buf_2d_out_63, i512 %gmem, i64 %output_r_c

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0">
<![CDATA[
entry:147 %ret_ln109 = ret

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
