# simple_ethernet_protocol
This project focuses on simulating the behavior and performance of a simple Ethernet protocol implementation using Verilog RTL design. The simulation aims to evaluate the protocol's functionality, analyze its performance under various conditions, and identify any potential bottlenecks or issues.
