read_verilog ../top.v
synth_intel
write_verilog synth.v 
