@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "0" on instance clk.
@N: FX493 |Applying initial value "0" on instance clk.
@N: BN362 :"c:\users\flori\iclouddrive\uni\sose24\fpga\sheets\blatt03\ex03\ex03_lfsr8.vhd":44:8:44:9|Removing sequential instance period_cntr[7:0] (in view: work.ex03_lfsr8(arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist ex03_top_lfsr 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
