// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2013-2016, Linux Foundation. All rights reserved.
 */

#ifndef _UFS_CAL_SAVE_AND_RESTORE_TABLE_
#define _UFS_CAL_SAVE_AND_RESTORE_TABLE_

#define UFS_CAL_VER 0
#include "ufs-cal-if.h"
#include "ufs-vs-mmio.h"

#undef BIT
#define BIT(a)	(1U << (a))


struct ufs_cal_save_and_restore_cfg {
	u32 ip_type;
	u32 save_addr;
	u32 restore_addr;
	u32 value1;
	u32 value2;
	u32 resume_mode;
	u32 type;	// ??
	u8 board;
	u32 mask;
};

enum {
	CFG_NONE = 0,
	// resume_mode
	SAVE_AND_RESTORE,
	SAVE_ONLY,
	RESTORE_ONLY,

	// IP Name
	HCI_STANDARD,
	HCI_VENDOR_SPEC,
	UNIPRO,
	M_PHY_PCS_CMN,
	M_PHY_PCS_TRSV,
	M_PHY_PMA_CMN,
	M_PHY_PMA_TRSV,

	// type
	READ_WRITE_SFR,
	WRITE_ONLY,
	READ_ONLY,
	OVERRIDE_SFR_SET,
	OVERRIDE_SFR_CLEAR,
	READ_MASK_BIT,

	PHY_OVERRIDE_PMA_BIAS_CAL,
	PHY_OVERRIDE_PMA_REF_CLK_MODE,
	PHY_OVERRIDE_PMA_REF_CLK_SEL,
	PHY_OVERRIDE_PMA_TX_PWM_CLK_SEL,
	PHY_OVERRIDE_PCS_PMA_HS_SERIES,
	PHY_OVERRIDE_PCS_PMA_HS_RX_GEAR,
	PHY_OVERRIDE_PCS_PMA_HS_TX_GEAR,
	READ_AND_SHIFT_WRITE_PMA,

	PMA_AFC_OTP_CODE,
	PMA_AFC_OTP_CHECK,

	DELAY_TIME,
};

static struct ufs_cal_save_and_restore_cfg hcs_dp_enable[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{HCI_VENDOR_SPEC,	0x1150, 0, 	0x3, 0, RESTORE_ONLY, WRITE_ONLY, 		BRD_ALL, 0x0},	// SW Reset
	{HCI_VENDOR_SPEC,	0x1150, 0, 	0x0, 0, RESTORE_ONLY, READ_MASK_BIT, 	BRD_ALL, 0x3},
	{HCI_STANDARD,		0x0034, 0, 	0x1, 0, RESTORE_ONLY, WRITE_ONLY, 		BRD_ALL, 0x0},	// HCE -> cfg enable check 
	{HCI_STANDARD,		0x0034, 0, 	0x1, 0, RESTORE_ONLY, READ_MASK_BIT, 	BRD_ALL, 0x1},	// HCE write

	//Unipro Stage1
	{UNIPRO,			0x7d04, 0,	0x0D, 		0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0x0},
	{UNIPRO,			0x7d04, 0,	0x08, 		0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0x0},
	{UNIPRO, 			0x7b00, 0, 	0xFFFFFFFF, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0x0},
	{HCI_STANDARD,		0x0020, 0,  0x0, 		0, RESTORE_ONLY, OVERRIDE_SFR_SET, 	BRD_ALL, 0x400},	// IS UCCS Clear

	{HCI_STANDARD,		0x0030, 0, 	0x1, 0, RESTORE_ONLY, READ_MASK_BIT, 	BRD_ALL, 0x1},		// DP check
	{HCI_VENDOR_SPEC,	0x1170, 0, 	0x1, 0, RESTORE_ONLY, WRITE_ONLY, 		BRD_ALL, 0x0},		// GPIO OUT

	{0, 0, 0, 0, 0, 0, CFG_NONE, BRD_ALL, 0}
};

static struct ufs_cal_save_and_restore_cfg unipro_wa_enable[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{UNIPRO,		0x7820, 	0,	0x01,	 	0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0x0},	// dme reset req
	{UNIPRO,			 0, 	0,	0x01, 		0, RESTORE_ONLY, DELAY_TIME, BRD_ALL, 0x0},	// delay time
	{UNIPRO,		0x7830, 	0,	0x01, 		0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0x0},	// dme enable req
	{UNIPRO,		0x7b00, 	0,	0xFFFFFFFF, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0x0},	// dme intr status

	{HCI_STANDARD,	0x0020, 0, 0x0, 0, RESTORE_ONLY, OVERRIDE_SFR_SET, 	BRD_ALL, 0x400},	// IS UCCS Clear

	{0, 0, 0, 0, 0, 0, CFG_NONE, BRD_ALL, 0}
};


static struct ufs_cal_save_and_restore_cfg unipro_resume_hibern[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	// Unipro
	{UNIPRO, 0x3968, 0, 0xFFFFFFFF, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL,	0x0},
	{UNIPRO, 0x3940, 0, 0x1, 		0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL,	0x0},

	{0, 0, 0, 0, 0, 0, CFG_NONE, BRD_ALL, 0}
};

static struct ufs_cal_save_and_restore_cfg save_hci_sfr[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	//STD
	{HCI_STANDARD, 0x0024, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x004C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x0050, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x0054, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x0060, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x0070, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x0074, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x0080, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x00D4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{HCI_STANDARD, 0x0300, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},

	{HCI_STANDARD, 0x0380, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},

	//VS
	{HCI_VENDOR_SPEC, 0x1100, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1104, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x110C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1140, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1144, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1160, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x116C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1174, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1178, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x117C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x1180, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1184, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1188, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x118C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x11B0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x11B4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x11F8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x11FC, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1210, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1214, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x1230, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1234, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1238, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x123C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1240, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1244, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1310, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1354, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1364, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x136C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x1374, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1384, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x138C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1394, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x13A4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x13B4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1810, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x181C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x1604, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1608, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1614, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1618, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x161C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1620, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1624, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x162C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1710, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1714, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1718, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x171C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1720, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1724, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1728, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x172C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1730, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1734, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1738, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x173C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1740, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x1744, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1748, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x174C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1750, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1754, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1758, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x175C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1760, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1764, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1768, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x176C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1770, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1774, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1778, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x177C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1780, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1784, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1788, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x178C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1790, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x1794, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1798, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x179C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17A0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17A4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17A8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17AC, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17B0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17B4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17B8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x17BC, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17C0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17C4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17C8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17CC, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17D0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17D4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17D8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17DC, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17E0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x17E4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17E8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17EC, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17F0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17F4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17F8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x17FC, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1800, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1804, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{HCI_VENDOR_SPEC, 0x1808, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{HCI_VENDOR_SPEC, 0x180C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{0, 0, 0, 0, 0, 0, CFG_NONE, BRD_ALL, 0}
};

static struct ufs_cal_save_and_restore_cfg save_unipro_sfr[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{UNIPRO, 0x38A4, 1, 0, 0, RESTORE_ONLY, OVERRIDE_SFR_SET, BRD_ALL,	0x1},

	{UNIPRO, 0x3184, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3204, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3180, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3200, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x31A0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x320C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x31A4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3210, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x31C4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x31A8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{UNIPRO, 0x3284, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3288, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x328C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3290, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x329C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x32A0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x32A8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3214, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x316C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3170, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{UNIPRO, 0x3174, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x321C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3190, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3280, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3148, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x314C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3150, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3154, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3158, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x315C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{UNIPRO, 0x3340, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3344, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3358, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x335C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3348, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x334C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3360, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3364, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3A68, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3350, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{UNIPRO, 0x4104, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x4108, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x410C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x4184, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3B44, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x4844, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 	0},

	// <stage 5>
	{UNIPRO, 0x5004, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x6084, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x6080, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x0044, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x7C04, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x3AA4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{UNIPRO, 0x7824, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{UNIPRO, 0x38A4, 0, 0, 0, RESTORE_ONLY, OVERRIDE_SFR_CLEAR, BRD_ALL,	0x1},
	{0, 0, 0, 0, 0, 0, CFG_NONE, BRD_ALL, 0}
};

static struct ufs_cal_save_and_restore_cfg save_pcs_sfr[] = {

	{M_PHY_PCS_CMN, 0x0188, 0, 1, 0, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},

	{M_PHY_PCS_CMN, 0x0A80, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0A84, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0CD0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0CD4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0A8C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0A90, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0A94, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0A98, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0A9C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0AA0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{M_PHY_PCS_CMN, 0x0AA4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0AA8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0B10, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0B14, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0B18, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0B1C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0B20, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0B24, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0C80, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0C84, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{M_PHY_PCS_CMN, 0x0C88, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0C8C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0C90, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0C94, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x0408, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_CMN, 0x040C, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{M_PHY_PCS_CMN, 0x0188, 0, 0, 0, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},

	// pcs tx
	{M_PHY_PCS_TRSV, 0x4184, 0, 1, 1, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x4188, 0, 1, 1, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},

	{M_PHY_PCS_TRSV, 0x4084, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x4088, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x408c, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40a0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40a4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40a8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40b4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40cc, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40d4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40d8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{M_PHY_PCS_TRSV, 0x40e0, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40e4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x40e8, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{M_PHY_PCS_TRSV, 0x4400, 0, 1, 1, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x4400, 0, 0, 0, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x4184, 0, 0, 0, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x4188, 0, 0, 0, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},

	// pcs rx
	{M_PHY_PCS_TRSV, 0x8184, 0, 1, 1, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8188, 0, 1, 1, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},

	{M_PHY_PCS_TRSV, 0x8284, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8288, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x828c, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x822c, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8250, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8254, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x826c, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x81c4, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8238, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8D90, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8420, 0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL,	0},

	{M_PHY_PCS_TRSV, 0x8400, 0, 1, 1, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8400, 0, 0, 0, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8184, 0, 0, 0, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},
	{M_PHY_PCS_TRSV, 0x8188, 0, 0, 0, SAVE_AND_RESTORE, WRITE_ONLY, BRD_ALL,	0},

	{0, 0, 0, 0, 0, 0, CFG_NONE, BRD_ALL, 0}
};

static struct ufs_cal_save_and_restore_cfg save_pma_sfr[] = {

	/* Backup & Restore */
	{M_PHY_PMA_CMN, 0x0A00, 0x0A00, 0x10, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_CMN, 0x0278, 0x0278, 0, 0, SAVE_AND_RESTORE, READ_AND_SHIFT_WRITE_PMA, BRD_ALL, 0x7},
	{M_PHY_PMA_CMN, 0x00A0, 0x00A0, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x158C, 0x158C, 0, 0, SAVE_AND_RESTORE, READ_AND_SHIFT_WRITE_PMA, BRD_ALL, 0x7},
	{M_PHY_PMA_TRSV, 0x1058, 0x1058, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x105C, 0x105C, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1524, 0x1524, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1E78, 0x1394, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1E7C, 0x134C, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1E80, 0x146C, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1E84, 0x145C, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1E8C, 0x1464, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1E90, 0x1484, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1E94, 0x1474, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1E98, 0x147C, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1E9C, 0x1494, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1EA0, 0x149C, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1EA4, 0x14AC, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1EA8, 0x14B4, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1EAC, 0x14BC, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1EB0, 0x14C4, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},

	{M_PHY_PMA_CMN, 0x030C, 0x030C, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A38, 0x0A38, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A44, 0x0A44, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A50, 0x0A50, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A5C, 0x0A5C, 0, 0, SAVE_AND_RESTORE, READ_WRITE_SFR, BRD_ALL, 0},
	//OTP
	{M_PHY_PMA_CMN, 0xE3FB, 0x0220, 0, 0, RESTORE_ONLY, PMA_AFC_OTP_CODE, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0xE3FA, 0x0224, 0, 0, RESTORE_ONLY, PMA_AFC_OTP_CODE, BRD_ALL, 0},

	/* Write(PMA cal code) : refer to the init_cfg_evt0[] in ufs-cal.h */
	{M_PHY_PMA_CMN, 0x0054, 0x0054, 0x21, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0804, 0x0804, 0x00, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0810, 0x0810, 0x00, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0834, 0x0834, 0x52, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0838, 0x0838, 0x52, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_CMN, 0x083C, 0x083C, 0x00, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0840, 0x0840, 0x25, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0844, 0x0844, 0x25, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0848, 0x0848, 0x07, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x084C, 0x084C, 0x12, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_CMN, 0x0850, 0x0850, 0x12, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A8C, 0x02FC, 0x21, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A8C, 0x0300, 0x21, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A38, 0x0A38, 0x11, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A44, 0x0A44, 0x00, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_CMN, 0x0A50, 0x0A50, 0x11, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A5C, 0x0A5C, 0x11, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x030C, 0x030C, 0x31, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x122C, 0x122C, 0x11, 0x11, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x14E4, 0x14E4, 0x11, 0x11, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1620, 0x1620, 0x11, 0x11, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1554, 0x1554, 0x24, 0x24, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1558, 0x1558, 0x24, 0x24, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x155C, 0x155C, 0x07, 0x07, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1560, 0x1560, 0x53, 0x53, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1564, 0x1564, 0x53, 0x53, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1568, 0x1568, 0x00, 0x00, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x156C, 0x156C, 0x53, 0x53, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1570, 0x1570, 0x53, 0x53, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1574, 0x1574, 0x00, 0x00, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x15E8, 0x15E8, 0x24, 0x24, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x15EC, 0x15EC, 0x24, 0x24, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x15F0, 0x15F0, 0x07, 0x07, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x15F4, 0x15F4, 0x53, 0x53, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x15F8, 0x15F8, 0x53, 0x53, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x15FC, 0x15FC, 0x00, 0x00, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1600, 0x1600, 0x24, 0x24, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1604, 0x1604, 0x24, 0x24, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1608, 0x1608, 0x07, 0x07, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x100C, 0x100C, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1010, 0x1010, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1014, 0x1014, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1018, 0x1018, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x101C, 0x101C, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1B04, 0x1B04, 0x10, 0x10, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1054, 0x1054, 0x02, 0x02, RESTORE_ONLY, WRITE_ONLY, BRD_ALL^BRD_SMDK^BRD_HSIE, 0},
	{M_PHY_PMA_TRSV, 0x1054, 0x1054, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_SMDK|BRD_HSIE, 0},
	{M_PHY_PMA_TRSV, 0x1AC8, 0x1AC8, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x12AC, 0x12AC, 0x00, 0x00, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x12B0, 0x12B0, 0x12, 0x12, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1330, 0x1330, 0x23, 0x23, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x135C, 0x135C, 0xDC, 0xDC, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1334, 0x1334, 0x22, 0x22, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1340, 0x1340, 0x12, 0x12, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1338, 0x1338, 0x06, 0x06, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1344, 0x1344, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1364, 0x1364, 0x06, 0x06, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1378, 0x1378, 0x23, 0x23, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x13A4, 0x13A4, 0xDC, 0xDC, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x137C, 0x137C, 0x22, 0x22, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1388, 0x1388, 0x12, 0x12, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1380, 0x1380, 0x06, 0x06, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x138C, 0x138C, 0x03, 0x03, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x13AC, 0x13AC, 0x02, 0x02, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x13DC, 0x13DC, 0x23, 0x23, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x13F4, 0x13F4, 0xA9, 0xA9, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x13E0, 0x13E0, 0x34, 0x34, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x13EC, 0x13EC, 0x11, 0x11, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x13F8, 0x13F8, 0x98, 0x98, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x13E4, 0x13E4, 0x07, 0x07, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x13F0, 0x13F0, 0x01, 0x01, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x13FC, 0x13FC, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x150C, 0x150C, 0x03, 0x03, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x15B8, 0x15B8, 0x39, 0x39, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x19AC, 0x19AC, 0x06, 0x06, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x19B0, 0x19B0, 0x04, 0x04, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x151C, 0x151C, 0x01, 0x01, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1524, 0x1524, 0x0F, 0x0F, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x15FC, 0x15FC, 0x00, 0x00, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1608, 0x1608, 0x07, 0x07, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x17EC, 0x17EC, 0x07, 0x07, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	/* Write */
	//OTP check : if (cfg->save_addr == cfg->mask), then cfg->restore_addr = cfg->value1
	{M_PHY_PMA_CMN, 0xE3FE, 0x0228, 0x00, 0, RESTORE_ONLY, PMA_AFC_OTP_CHECK, BRD_ALL, 0xF},
	{M_PHY_PMA_CMN, 0xE3FE, 0x022C, 0x11, 0, RESTORE_ONLY, PMA_AFC_OTP_CHECK, BRD_ALL, 0xF},
	{M_PHY_PMA_CMN, 0xE3FE, 0x0220, 0x20, 0, RESTORE_ONLY, PMA_AFC_OTP_CHECK, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0xE3FE, 0x0224, 0x40, 0, RESTORE_ONLY, PMA_AFC_OTP_CHECK, BRD_ALL, 0},
	
	{M_PHY_PMA_TRSV, 0x1584, 0x1584, 0x21, 0x21, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1588, 0x1588, 0x20, 0x20, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_CMN, 0x0A00, 0x0A00, 0, 0, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1390, 0x1390, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1348, 0x1348, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1468, 0x1468, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1458, 0x1458, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1460, 0x1460, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},

	{M_PHY_PMA_TRSV, 0x1480, 0x1480, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1470, 0x1470, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1478, 0x1478, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1490, 0x1490, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x1498, 0x1498, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x14A8, 0x14A8, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x14B0, 0x14B0, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x14B8, 0x14B8, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x14C0, 0x14C0, 1, 1, RESTORE_ONLY, WRITE_ONLY, BRD_ALL, 0},
	{M_PHY_PMA_TRSV, 0x17CC, 0x17CC, 0, 0, RESTORE_ONLY, OVERRIDE_SFR_CLEAR, BRD_ALL, 0x10},

	{0, 0, 0, 0, 0, 0, CFG_NONE, BRD_ALL, 0}
};

static struct ufs_cal_save_and_restore_cfg override_mphy_sfr[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{M_PHY_PMA_CMN, 0x0044, 0x0044, 0,	0, SAVE_AND_RESTORE, PHY_OVERRIDE_PMA_BIAS_CAL, BRD_ALL, 0x10},
	{M_PHY_PMA_CMN, 0x0A10, 0x0A10, 2,	0, SAVE_AND_RESTORE, PHY_OVERRIDE_PMA_REF_CLK_MODE, BRD_ALL, 0x10},
	{M_PHY_PMA_CMN, 0x0324, 0x0324, 0,	0, SAVE_AND_RESTORE, PHY_OVERRIDE_PMA_REF_CLK_SEL, BRD_ALL, 0x40},
	{M_PHY_PMA_CMN, 0x0A0C, 0x0A0C, 1,	0, SAVE_AND_RESTORE, PHY_OVERRIDE_PMA_TX_PWM_CLK_SEL, BRD_ALL, 0x10},
	{M_PHY_PMA_CMN, 0x4088, 0x0A14, 0,	0, SAVE_AND_RESTORE, PHY_OVERRIDE_PCS_PMA_HS_SERIES, BRD_ALL, 0x10},
	{M_PHY_PMA_CMN, 0x828C, 0x0A18, 0,	0, SAVE_AND_RESTORE, PHY_OVERRIDE_PCS_PMA_HS_RX_GEAR, BRD_ALL, 0x10},
	{M_PHY_PMA_CMN, 0x408C, 0x0A1C, 0,	0, SAVE_AND_RESTORE, PHY_OVERRIDE_PCS_PMA_HS_TX_GEAR, BRD_ALL, 0x10},

	{0, 0, 0, 0, 0, 0, CFG_NONE, BRD_ALL, 0}
};


#endif	/* _UFS_CAL_TABLE_ */

