
STM32F4_ModbusRTU_ADS1115.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08009250  08009250  00019250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009378  08009378  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009378  08009378  00019378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009380  08009380  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009380  08009380  00019380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009384  08009384  00019384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009388  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004548  20000078  08009400  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200045c0  08009400  000245c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001911f  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037a9  00000000  00000000  000391c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001500  00000000  00000000  0003c970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001398  00000000  00000000  0003de70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000239b2  00000000  00000000  0003f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e8f  00000000  00000000  00062bba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5ef7  00000000  00000000  00079a49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014f940  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c14  00000000  00000000  0014f994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009234 	.word	0x08009234

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08009234 	.word	0x08009234

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2uiz>:
 8000aa8:	004a      	lsls	r2, r1, #1
 8000aaa:	d211      	bcs.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d211      	bcs.n	8000ad6 <__aeabi_d2uiz+0x2e>
 8000ab2:	d50d      	bpl.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d40e      	bmi.n	8000adc <__aeabi_d2uiz+0x34>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	fa23 f002 	lsr.w	r0, r3, r2
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_d2uiz+0x3a>
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0000 	mov.w	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_uldivmod>:
 8000ae8:	b953      	cbnz	r3, 8000b00 <__aeabi_uldivmod+0x18>
 8000aea:	b94a      	cbnz	r2, 8000b00 <__aeabi_uldivmod+0x18>
 8000aec:	2900      	cmp	r1, #0
 8000aee:	bf08      	it	eq
 8000af0:	2800      	cmpeq	r0, #0
 8000af2:	bf1c      	itt	ne
 8000af4:	f04f 31ff 	movne.w	r1, #4294967295
 8000af8:	f04f 30ff 	movne.w	r0, #4294967295
 8000afc:	f000 b96e 	b.w	8000ddc <__aeabi_idiv0>
 8000b00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b08:	f000 f806 	bl	8000b18 <__udivmoddi4>
 8000b0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b14:	b004      	add	sp, #16
 8000b16:	4770      	bx	lr

08000b18 <__udivmoddi4>:
 8000b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b1c:	9d08      	ldr	r5, [sp, #32]
 8000b1e:	4604      	mov	r4, r0
 8000b20:	468c      	mov	ip, r1
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	f040 8083 	bne.w	8000c2e <__udivmoddi4+0x116>
 8000b28:	428a      	cmp	r2, r1
 8000b2a:	4617      	mov	r7, r2
 8000b2c:	d947      	bls.n	8000bbe <__udivmoddi4+0xa6>
 8000b2e:	fab2 f282 	clz	r2, r2
 8000b32:	b142      	cbz	r2, 8000b46 <__udivmoddi4+0x2e>
 8000b34:	f1c2 0020 	rsb	r0, r2, #32
 8000b38:	fa24 f000 	lsr.w	r0, r4, r0
 8000b3c:	4091      	lsls	r1, r2
 8000b3e:	4097      	lsls	r7, r2
 8000b40:	ea40 0c01 	orr.w	ip, r0, r1
 8000b44:	4094      	lsls	r4, r2
 8000b46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b4a:	0c23      	lsrs	r3, r4, #16
 8000b4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000b50:	fa1f fe87 	uxth.w	lr, r7
 8000b54:	fb08 c116 	mls	r1, r8, r6, ip
 8000b58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000b60:	4299      	cmp	r1, r3
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x60>
 8000b64:	18fb      	adds	r3, r7, r3
 8000b66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b6a:	f080 8119 	bcs.w	8000da0 <__udivmoddi4+0x288>
 8000b6e:	4299      	cmp	r1, r3
 8000b70:	f240 8116 	bls.w	8000da0 <__udivmoddi4+0x288>
 8000b74:	3e02      	subs	r6, #2
 8000b76:	443b      	add	r3, r7
 8000b78:	1a5b      	subs	r3, r3, r1
 8000b7a:	b2a4      	uxth	r4, r4
 8000b7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b80:	fb08 3310 	mls	r3, r8, r0, r3
 8000b84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b8c:	45a6      	cmp	lr, r4
 8000b8e:	d909      	bls.n	8000ba4 <__udivmoddi4+0x8c>
 8000b90:	193c      	adds	r4, r7, r4
 8000b92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b96:	f080 8105 	bcs.w	8000da4 <__udivmoddi4+0x28c>
 8000b9a:	45a6      	cmp	lr, r4
 8000b9c:	f240 8102 	bls.w	8000da4 <__udivmoddi4+0x28c>
 8000ba0:	3802      	subs	r0, #2
 8000ba2:	443c      	add	r4, r7
 8000ba4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ba8:	eba4 040e 	sub.w	r4, r4, lr
 8000bac:	2600      	movs	r6, #0
 8000bae:	b11d      	cbz	r5, 8000bb8 <__udivmoddi4+0xa0>
 8000bb0:	40d4      	lsrs	r4, r2
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000bb8:	4631      	mov	r1, r6
 8000bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbe:	b902      	cbnz	r2, 8000bc2 <__udivmoddi4+0xaa>
 8000bc0:	deff      	udf	#255	; 0xff
 8000bc2:	fab2 f282 	clz	r2, r2
 8000bc6:	2a00      	cmp	r2, #0
 8000bc8:	d150      	bne.n	8000c6c <__udivmoddi4+0x154>
 8000bca:	1bcb      	subs	r3, r1, r7
 8000bcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd0:	fa1f f887 	uxth.w	r8, r7
 8000bd4:	2601      	movs	r6, #1
 8000bd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bda:	0c21      	lsrs	r1, r4, #16
 8000bdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000be0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000be4:	fb08 f30c 	mul.w	r3, r8, ip
 8000be8:	428b      	cmp	r3, r1
 8000bea:	d907      	bls.n	8000bfc <__udivmoddi4+0xe4>
 8000bec:	1879      	adds	r1, r7, r1
 8000bee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bf2:	d202      	bcs.n	8000bfa <__udivmoddi4+0xe2>
 8000bf4:	428b      	cmp	r3, r1
 8000bf6:	f200 80e9 	bhi.w	8000dcc <__udivmoddi4+0x2b4>
 8000bfa:	4684      	mov	ip, r0
 8000bfc:	1ac9      	subs	r1, r1, r3
 8000bfe:	b2a3      	uxth	r3, r4
 8000c00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c0c:	fb08 f800 	mul.w	r8, r8, r0
 8000c10:	45a0      	cmp	r8, r4
 8000c12:	d907      	bls.n	8000c24 <__udivmoddi4+0x10c>
 8000c14:	193c      	adds	r4, r7, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c1a:	d202      	bcs.n	8000c22 <__udivmoddi4+0x10a>
 8000c1c:	45a0      	cmp	r8, r4
 8000c1e:	f200 80d9 	bhi.w	8000dd4 <__udivmoddi4+0x2bc>
 8000c22:	4618      	mov	r0, r3
 8000c24:	eba4 0408 	sub.w	r4, r4, r8
 8000c28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c2c:	e7bf      	b.n	8000bae <__udivmoddi4+0x96>
 8000c2e:	428b      	cmp	r3, r1
 8000c30:	d909      	bls.n	8000c46 <__udivmoddi4+0x12e>
 8000c32:	2d00      	cmp	r5, #0
 8000c34:	f000 80b1 	beq.w	8000d9a <__udivmoddi4+0x282>
 8000c38:	2600      	movs	r6, #0
 8000c3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3e:	4630      	mov	r0, r6
 8000c40:	4631      	mov	r1, r6
 8000c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c46:	fab3 f683 	clz	r6, r3
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d14a      	bne.n	8000ce4 <__udivmoddi4+0x1cc>
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d302      	bcc.n	8000c58 <__udivmoddi4+0x140>
 8000c52:	4282      	cmp	r2, r0
 8000c54:	f200 80b8 	bhi.w	8000dc8 <__udivmoddi4+0x2b0>
 8000c58:	1a84      	subs	r4, r0, r2
 8000c5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000c5e:	2001      	movs	r0, #1
 8000c60:	468c      	mov	ip, r1
 8000c62:	2d00      	cmp	r5, #0
 8000c64:	d0a8      	beq.n	8000bb8 <__udivmoddi4+0xa0>
 8000c66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c6a:	e7a5      	b.n	8000bb8 <__udivmoddi4+0xa0>
 8000c6c:	f1c2 0320 	rsb	r3, r2, #32
 8000c70:	fa20 f603 	lsr.w	r6, r0, r3
 8000c74:	4097      	lsls	r7, r2
 8000c76:	fa01 f002 	lsl.w	r0, r1, r2
 8000c7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7e:	40d9      	lsrs	r1, r3
 8000c80:	4330      	orrs	r0, r6
 8000c82:	0c03      	lsrs	r3, r0, #16
 8000c84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c88:	fa1f f887 	uxth.w	r8, r7
 8000c8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c94:	fb06 f108 	mul.w	r1, r6, r8
 8000c98:	4299      	cmp	r1, r3
 8000c9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x19c>
 8000ca0:	18fb      	adds	r3, r7, r3
 8000ca2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ca6:	f080 808d 	bcs.w	8000dc4 <__udivmoddi4+0x2ac>
 8000caa:	4299      	cmp	r1, r3
 8000cac:	f240 808a 	bls.w	8000dc4 <__udivmoddi4+0x2ac>
 8000cb0:	3e02      	subs	r6, #2
 8000cb2:	443b      	add	r3, r7
 8000cb4:	1a5b      	subs	r3, r3, r1
 8000cb6:	b281      	uxth	r1, r0
 8000cb8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc4:	fb00 f308 	mul.w	r3, r0, r8
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	d907      	bls.n	8000cdc <__udivmoddi4+0x1c4>
 8000ccc:	1879      	adds	r1, r7, r1
 8000cce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cd2:	d273      	bcs.n	8000dbc <__udivmoddi4+0x2a4>
 8000cd4:	428b      	cmp	r3, r1
 8000cd6:	d971      	bls.n	8000dbc <__udivmoddi4+0x2a4>
 8000cd8:	3802      	subs	r0, #2
 8000cda:	4439      	add	r1, r7
 8000cdc:	1acb      	subs	r3, r1, r3
 8000cde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ce2:	e778      	b.n	8000bd6 <__udivmoddi4+0xbe>
 8000ce4:	f1c6 0c20 	rsb	ip, r6, #32
 8000ce8:	fa03 f406 	lsl.w	r4, r3, r6
 8000cec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cf0:	431c      	orrs	r4, r3
 8000cf2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cf6:	fa01 f306 	lsl.w	r3, r1, r6
 8000cfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d02:	431f      	orrs	r7, r3
 8000d04:	0c3b      	lsrs	r3, r7, #16
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fa1f f884 	uxth.w	r8, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d16:	fb09 fa08 	mul.w	sl, r9, r8
 8000d1a:	458a      	cmp	sl, r1
 8000d1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000d20:	fa00 f306 	lsl.w	r3, r0, r6
 8000d24:	d908      	bls.n	8000d38 <__udivmoddi4+0x220>
 8000d26:	1861      	adds	r1, r4, r1
 8000d28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d2c:	d248      	bcs.n	8000dc0 <__udivmoddi4+0x2a8>
 8000d2e:	458a      	cmp	sl, r1
 8000d30:	d946      	bls.n	8000dc0 <__udivmoddi4+0x2a8>
 8000d32:	f1a9 0902 	sub.w	r9, r9, #2
 8000d36:	4421      	add	r1, r4
 8000d38:	eba1 010a 	sub.w	r1, r1, sl
 8000d3c:	b2bf      	uxth	r7, r7
 8000d3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d4a:	fb00 f808 	mul.w	r8, r0, r8
 8000d4e:	45b8      	cmp	r8, r7
 8000d50:	d907      	bls.n	8000d62 <__udivmoddi4+0x24a>
 8000d52:	19e7      	adds	r7, r4, r7
 8000d54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d58:	d22e      	bcs.n	8000db8 <__udivmoddi4+0x2a0>
 8000d5a:	45b8      	cmp	r8, r7
 8000d5c:	d92c      	bls.n	8000db8 <__udivmoddi4+0x2a0>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	4427      	add	r7, r4
 8000d62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d66:	eba7 0708 	sub.w	r7, r7, r8
 8000d6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d6e:	454f      	cmp	r7, r9
 8000d70:	46c6      	mov	lr, r8
 8000d72:	4649      	mov	r1, r9
 8000d74:	d31a      	bcc.n	8000dac <__udivmoddi4+0x294>
 8000d76:	d017      	beq.n	8000da8 <__udivmoddi4+0x290>
 8000d78:	b15d      	cbz	r5, 8000d92 <__udivmoddi4+0x27a>
 8000d7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000d7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000d82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d86:	40f2      	lsrs	r2, r6
 8000d88:	ea4c 0202 	orr.w	r2, ip, r2
 8000d8c:	40f7      	lsrs	r7, r6
 8000d8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000d92:	2600      	movs	r6, #0
 8000d94:	4631      	mov	r1, r6
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	462e      	mov	r6, r5
 8000d9c:	4628      	mov	r0, r5
 8000d9e:	e70b      	b.n	8000bb8 <__udivmoddi4+0xa0>
 8000da0:	4606      	mov	r6, r0
 8000da2:	e6e9      	b.n	8000b78 <__udivmoddi4+0x60>
 8000da4:	4618      	mov	r0, r3
 8000da6:	e6fd      	b.n	8000ba4 <__udivmoddi4+0x8c>
 8000da8:	4543      	cmp	r3, r8
 8000daa:	d2e5      	bcs.n	8000d78 <__udivmoddi4+0x260>
 8000dac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000db0:	eb69 0104 	sbc.w	r1, r9, r4
 8000db4:	3801      	subs	r0, #1
 8000db6:	e7df      	b.n	8000d78 <__udivmoddi4+0x260>
 8000db8:	4608      	mov	r0, r1
 8000dba:	e7d2      	b.n	8000d62 <__udivmoddi4+0x24a>
 8000dbc:	4660      	mov	r0, ip
 8000dbe:	e78d      	b.n	8000cdc <__udivmoddi4+0x1c4>
 8000dc0:	4681      	mov	r9, r0
 8000dc2:	e7b9      	b.n	8000d38 <__udivmoddi4+0x220>
 8000dc4:	4666      	mov	r6, ip
 8000dc6:	e775      	b.n	8000cb4 <__udivmoddi4+0x19c>
 8000dc8:	4630      	mov	r0, r6
 8000dca:	e74a      	b.n	8000c62 <__udivmoddi4+0x14a>
 8000dcc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dd0:	4439      	add	r1, r7
 8000dd2:	e713      	b.n	8000bfc <__udivmoddi4+0xe4>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	443c      	add	r4, r7
 8000dd8:	e724      	b.n	8000c24 <__udivmoddi4+0x10c>
 8000dda:	bf00      	nop

08000ddc <__aeabi_idiv0>:
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop

08000de0 <delay_init>:
static uint16_t fac_ms=0;//ms延時倍乘數
//初始化延遲函式
//SYSTICK的時鐘固定為HCLK時鐘的1/8
//SYSCLK:系統時鐘
void delay_init(uint8_t SYSCLK)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
	SysTick->CTRL&=0xfffffffb;//bit2清空,選擇外部時鐘  HCLK/8
 8000dea:	4b0e      	ldr	r3, [pc, #56]	; (8000e24 <delay_init+0x44>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a0d      	ldr	r2, [pc, #52]	; (8000e24 <delay_init+0x44>)
 8000df0:	f023 0304 	bic.w	r3, r3, #4
 8000df4:	6013      	str	r3, [r2, #0]
	fac_us=SYSCLK/8;
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	08db      	lsrs	r3, r3, #3
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	4b0a      	ldr	r3, [pc, #40]	; (8000e28 <delay_init+0x48>)
 8000dfe:	701a      	strb	r2, [r3, #0]
	fac_ms=(uint16_t)fac_us*1000;
 8000e00:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <delay_init+0x48>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	461a      	mov	r2, r3
 8000e08:	0152      	lsls	r2, r2, #5
 8000e0a:	1ad2      	subs	r2, r2, r3
 8000e0c:	0092      	lsls	r2, r2, #2
 8000e0e:	4413      	add	r3, r2
 8000e10:	00db      	lsls	r3, r3, #3
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <delay_init+0x4c>)
 8000e16:	801a      	strh	r2, [r3, #0]
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	e000e010 	.word	0xe000e010
 8000e28:	20000094 	.word	0x20000094
 8000e2c:	20000096 	.word	0x20000096

08000e30 <delay_ms>:

void delay_ms(uint16_t nms)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	80fb      	strh	r3, [r7, #6]
	uint32_t temp;
	SysTick->LOAD=(uint32_t)nms*fac_ms;//時間載入(SysTick->LOAD為24bit)
 8000e3a:	88fb      	ldrh	r3, [r7, #6]
 8000e3c:	4a14      	ldr	r2, [pc, #80]	; (8000e90 <delay_ms+0x60>)
 8000e3e:	8812      	ldrh	r2, [r2, #0]
 8000e40:	4611      	mov	r1, r2
 8000e42:	4a14      	ldr	r2, [pc, #80]	; (8000e94 <delay_ms+0x64>)
 8000e44:	fb01 f303 	mul.w	r3, r1, r3
 8000e48:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           //清空計數器
 8000e4a:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <delay_ms+0x64>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk;          //開始倒數
 8000e50:	4b10      	ldr	r3, [pc, #64]	; (8000e94 <delay_ms+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a0f      	ldr	r2, [pc, #60]	; (8000e94 <delay_ms+0x64>)
 8000e56:	f043 0301 	orr.w	r3, r3, #1
 8000e5a:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <delay_ms+0x64>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//等待時間到達
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d004      	beq.n	8000e76 <delay_ms+0x46>
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d0f2      	beq.n	8000e5c <delay_ms+0x2c>
	SysTick->CTRL=0x00;       //關閉計數器
 8000e76:	4b07      	ldr	r3, [pc, #28]	; (8000e94 <delay_ms+0x64>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //清空計數器
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <delay_ms+0x64>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
}
 8000e82:	bf00      	nop
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	20000096 	.word	0x20000096
 8000e94:	e000e010 	.word	0xe000e010

08000e98 <Read_ads1115>:
	HAL_I2C_Master_Receive(&hi2c1, i2c_addr+1, RX_buffer, 1, 100);
	//delay_ms(1);
}

void Read_ads1115(ADS1115_BOARD * ADS1115_BOARD_SELECT,uint8_t ADDRESS)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af02      	add	r7, sp, #8
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70fb      	strb	r3, [r7, #3]
	 * 			01: VDD (8'b1001001 - 49)
	 * 			10: SDA (8'b1001010 - 4A)
	 * 			11: SCL (8'b1001011 - 4B)
	 *
	 */
	for( int i = 0; i < 2; i++) {
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	e079      	b.n	8000f9e <Read_ads1115+0x106>
		 * --------------------------------------------
		 * ADSwrite[1]	| config MSB
		 * ADSwrite[2]	| config LSB
		 * --------------------------------------------
		 */
		ADSwrite[0] = 0x01;
 8000eaa:	4b41      	ldr	r3, [pc, #260]	; (8000fb0 <Read_ads1115+0x118>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]
		switch(i)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d003      	beq.n	8000ebe <Read_ads1115+0x26>
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d004      	beq.n	8000ec6 <Read_ads1115+0x2e>
 8000ebc:	e007      	b.n	8000ece <Read_ads1115+0x36>
		{
			case(0): //MSB
				ADSwrite[1] = 0x81; // 1.000.000.1 CH0 + CH1
 8000ebe:	4b3c      	ldr	r3, [pc, #240]	; (8000fb0 <Read_ads1115+0x118>)
 8000ec0:	2281      	movs	r2, #129	; 0x81
 8000ec2:	705a      	strb	r2, [r3, #1]
			break;
 8000ec4:	e003      	b.n	8000ece <Read_ads1115+0x36>
			case(1):
				ADSwrite[1] = 0xB1;// 1.011.000.1 CH2 + CH3
 8000ec6:	4b3a      	ldr	r3, [pc, #232]	; (8000fb0 <Read_ads1115+0x118>)
 8000ec8:	22b1      	movs	r2, #177	; 0xb1
 8000eca:	705a      	strb	r2, [r3, #1]
			break;
 8000ecc:	bf00      	nop
		}
		ADSwrite[2] = 0xE3; // 1.000.0011 LSB 03/23/83/E3
 8000ece:	4b38      	ldr	r3, [pc, #224]	; (8000fb0 <Read_ads1115+0x118>)
 8000ed0:	22e3      	movs	r2, #227	; 0xe3
 8000ed2:	709a      	strb	r2, [r3, #2]
		HAL_I2C_Master_Transmit(&hi2c1, ADDRESS<<1, ADSwrite, 3, 100);
 8000ed4:	78fb      	ldrb	r3, [r7, #3]
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	b299      	uxth	r1, r3
 8000edc:	2364      	movs	r3, #100	; 0x64
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	4a33      	ldr	r2, [pc, #204]	; (8000fb0 <Read_ads1115+0x118>)
 8000ee4:	4833      	ldr	r0, [pc, #204]	; (8000fb4 <Read_ads1115+0x11c>)
 8000ee6:	f002 f9bb 	bl	8003260 <HAL_I2C_Master_Transmit>

		/* Conversion register
		 * transform to Conversion register
		 * ADSwrite[0]: 00
		 */
		ADSwrite[0] = 0x00;
 8000eea:	4b31      	ldr	r3, [pc, #196]	; (8000fb0 <Read_ads1115+0x118>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit(&hi2c1, ADDRESS<<1, ADSwrite, 1, 100);
 8000ef0:	78fb      	ldrb	r3, [r7, #3]
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	b299      	uxth	r1, r3
 8000ef8:	2364      	movs	r3, #100	; 0x64
 8000efa:	9300      	str	r3, [sp, #0]
 8000efc:	2301      	movs	r3, #1
 8000efe:	4a2c      	ldr	r2, [pc, #176]	; (8000fb0 <Read_ads1115+0x118>)
 8000f00:	482c      	ldr	r0, [pc, #176]	; (8000fb4 <Read_ads1115+0x11c>)
 8000f02:	f002 f9ad 	bl	8003260 <HAL_I2C_Master_Transmit>
		//HAL_Delay(20);
		osDelay(2); // millisec, must have delay time for catch new raw data
 8000f06:	2002      	movs	r0, #2
 8000f08:	f004 ffbb 	bl	8005e82 <osDelay>
		/* Read from ADS
		 * 2Byte, FILO
		 * MSB into ADSwrite[0]
		 * LSB into ADSwrite[1]
		 */
		HAL_I2C_Master_Receive(&hi2c1, ADDRESS<<1, ADSwrite, 2, 100);
 8000f0c:	78fb      	ldrb	r3, [r7, #3]
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	b299      	uxth	r1, r3
 8000f14:	2364      	movs	r3, #100	; 0x64
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	2302      	movs	r3, #2
 8000f1a:	4a25      	ldr	r2, [pc, #148]	; (8000fb0 <Read_ads1115+0x118>)
 8000f1c:	4825      	ldr	r0, [pc, #148]	; (8000fb4 <Read_ads1115+0x11c>)
 8000f1e:	f002 fa9d 	bl	800345c <HAL_I2C_Master_Receive>
		reading = (ADSwrite[0] << 8 | ADSwrite[1]);
 8000f22:	4b23      	ldr	r3, [pc, #140]	; (8000fb0 <Read_ads1115+0x118>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	021b      	lsls	r3, r3, #8
 8000f28:	b21a      	sxth	r2, r3
 8000f2a:	4b21      	ldr	r3, [pc, #132]	; (8000fb0 <Read_ads1115+0x118>)
 8000f2c:	785b      	ldrb	r3, [r3, #1]
 8000f2e:	b21b      	sxth	r3, r3
 8000f30:	4313      	orrs	r3, r2
 8000f32:	b21a      	sxth	r2, r3
 8000f34:	4b20      	ldr	r3, [pc, #128]	; (8000fb8 <Read_ads1115+0x120>)
 8000f36:	801a      	strh	r2, [r3, #0]
		result = (ADSwrite[0] << 8 | ADSwrite[1]);
 8000f38:	4b1d      	ldr	r3, [pc, #116]	; (8000fb0 <Read_ads1115+0x118>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	021b      	lsls	r3, r3, #8
 8000f3e:	b21a      	sxth	r2, r3
 8000f40:	4b1b      	ldr	r3, [pc, #108]	; (8000fb0 <Read_ads1115+0x118>)
 8000f42:	785b      	ldrb	r3, [r3, #1]
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	4313      	orrs	r3, r2
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	4b1c      	ldr	r3, [pc, #112]	; (8000fbc <Read_ads1115+0x124>)
 8000f4c:	801a      	strh	r2, [r3, #0]
		}



		// update value
		if(i == 0)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d10f      	bne.n	8000f74 <Read_ads1115+0xdc>
		{
			// for voltage mode
			ADS1115_BOARD_SELECT->ADS1115_CH1.data = reading * voltageConv;
 8000f54:	4b18      	ldr	r3, [pc, #96]	; (8000fb8 <Read_ads1115+0x120>)
 8000f56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5a:	ee07 3a90 	vmov	s15, r3
 8000f5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f62:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <Read_ads1115+0x128>)
 8000f64:	edd3 7a00 	vldr	s15, [r3]
 8000f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	edc3 7a00 	vstr	s15, [r3]
 8000f72:	e011      	b.n	8000f98 <Read_ads1115+0x100>
			//ADS1115_BOARD_SELECT->ADS1115_CH1.data = result;

			//for current mode
			//ADS1115_BOARD_SELECT->ADS1115_CH1.data = ((reading * currentConv) + 4);
		}
		else if(i == 1)
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d10e      	bne.n	8000f98 <Read_ads1115+0x100>
		{
			// for voltage mode
			ADS1115_BOARD_SELECT->ADS1115_CH2.data = reading * voltageConv;
 8000f7a:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <Read_ads1115+0x120>)
 8000f7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f80:	ee07 3a90 	vmov	s15, r3
 8000f84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <Read_ads1115+0x128>)
 8000f8a:	edd3 7a00 	vldr	s15, [r3]
 8000f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	edc3 7a01 	vstr	s15, [r3, #4]
	for( int i = 0; i < 2; i++) {
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	dd82      	ble.n	8000eaa <Read_ads1115+0x12>
			//ADS1115_BOARD_SELECT->ADS1115_CH2.data = ((reading * currentConv) + 4);
			//ADS1115_BOARD_SELECT->ADS1115_CH2.data = result;
		}
	}

}
 8000fa4:	bf00      	nop
 8000fa6:	bf00      	nop
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20004140 	.word	0x20004140
 8000fb4:	200040bc 	.word	0x200040bc
 8000fb8:	2000411c 	.word	0x2000411c
 8000fbc:	20004150 	.word	0x20004150
 8000fc0:	08009310 	.word	0x08009310

08000fc4 <Convert2Modbus>:

int Convert2Modbus(float Data)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	ed87 0a01 	vstr	s0, [r7, #4]
	int ConvertData = 0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]

	ConvertData = ((Data+5)*65535)/10;
 8000fd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fd6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000fda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fde:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001008 <Convert2Modbus+0x44>
 8000fe2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fe6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000fea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ff2:	ee17 3a90 	vmov	r3, s15
 8000ff6:	60fb      	str	r3, [r7, #12]

	return ConvertData;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3714      	adds	r7, #20
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	477fff00 	.word	0x477fff00

0800100c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4a07      	ldr	r2, [pc, #28]	; (8001038 <vApplicationGetIdleTaskMemory+0x2c>)
 800101c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	4a06      	ldr	r2, [pc, #24]	; (800103c <vApplicationGetIdleTaskMemory+0x30>)
 8001022:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2280      	movs	r2, #128	; 0x80
 8001028:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800102a:	bf00      	nop
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000098 	.word	0x20000098
 800103c:	200000ec 	.word	0x200000ec

08001040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	b096      	sub	sp, #88	; 0x58
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001046:	f001 f8c9 	bl	80021dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104a:	f000 f911 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104e:	f000 f9f1 	bl	8001434 <MX_GPIO_Init>
  MX_DMA_Init();
 8001052:	f000 f9cf 	bl	80013f4 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001056:	f000 f9a3 	bl	80013a0 <MX_USART6_UART_Init>
  MX_I2C1_Init();
 800105a:	f000 f973 	bl	8001344 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  delay_init(10);
 800105e:	200a      	movs	r0, #10
 8001060:	f7ff febe 	bl	8000de0 <delay_init>


  //TODO: read DIP switch
  SwitchValue[0] = HAL_GPIO_ReadPin(GPIOE, Switch1_Pin);
 8001064:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001068:	4875      	ldr	r0, [pc, #468]	; (8001240 <main+0x200>)
 800106a:	f001 ff9d 	bl	8002fa8 <HAL_GPIO_ReadPin>
 800106e:	4603      	mov	r3, r0
 8001070:	461a      	mov	r2, r3
 8001072:	4b74      	ldr	r3, [pc, #464]	; (8001244 <main+0x204>)
 8001074:	701a      	strb	r2, [r3, #0]
  SwitchValue[1] = HAL_GPIO_ReadPin(GPIOE, Switch2_Pin);
 8001076:	f44f 7100 	mov.w	r1, #512	; 0x200
 800107a:	4871      	ldr	r0, [pc, #452]	; (8001240 <main+0x200>)
 800107c:	f001 ff94 	bl	8002fa8 <HAL_GPIO_ReadPin>
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	4b6f      	ldr	r3, [pc, #444]	; (8001244 <main+0x204>)
 8001086:	705a      	strb	r2, [r3, #1]
  SwitchValue[2] = HAL_GPIO_ReadPin(GPIOE, Switch3_Pin);
 8001088:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800108c:	486c      	ldr	r0, [pc, #432]	; (8001240 <main+0x200>)
 800108e:	f001 ff8b 	bl	8002fa8 <HAL_GPIO_ReadPin>
 8001092:	4603      	mov	r3, r0
 8001094:	461a      	mov	r2, r3
 8001096:	4b6b      	ldr	r3, [pc, #428]	; (8001244 <main+0x204>)
 8001098:	709a      	strb	r2, [r3, #2]
  SwitchValue[3] = HAL_GPIO_ReadPin(GPIOE, Switch4_Pin);
 800109a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800109e:	4868      	ldr	r0, [pc, #416]	; (8001240 <main+0x200>)
 80010a0:	f001 ff82 	bl	8002fa8 <HAL_GPIO_ReadPin>
 80010a4:	4603      	mov	r3, r0
 80010a6:	461a      	mov	r2, r3
 80010a8:	4b66      	ldr	r3, [pc, #408]	; (8001244 <main+0x204>)
 80010aa:	70da      	strb	r2, [r3, #3]
  SwitchValue[4] = HAL_GPIO_ReadPin(GPIOE, Switch5_Pin);
 80010ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010b0:	4863      	ldr	r0, [pc, #396]	; (8001240 <main+0x200>)
 80010b2:	f001 ff79 	bl	8002fa8 <HAL_GPIO_ReadPin>
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	4b62      	ldr	r3, [pc, #392]	; (8001244 <main+0x204>)
 80010bc:	711a      	strb	r2, [r3, #4]
  SwitchValue[5] = HAL_GPIO_ReadPin(GPIOE, Switch6_Pin);
 80010be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010c2:	485f      	ldr	r0, [pc, #380]	; (8001240 <main+0x200>)
 80010c4:	f001 ff70 	bl	8002fa8 <HAL_GPIO_ReadPin>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	4b5d      	ldr	r3, [pc, #372]	; (8001244 <main+0x204>)
 80010ce:	715a      	strb	r2, [r3, #5]
  SwitchValue[6] = HAL_GPIO_ReadPin(GPIOE, Switch7_Pin);
 80010d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010d4:	485a      	ldr	r0, [pc, #360]	; (8001240 <main+0x200>)
 80010d6:	f001 ff67 	bl	8002fa8 <HAL_GPIO_ReadPin>
 80010da:	4603      	mov	r3, r0
 80010dc:	461a      	mov	r2, r3
 80010de:	4b59      	ldr	r3, [pc, #356]	; (8001244 <main+0x204>)
 80010e0:	719a      	strb	r2, [r3, #6]
  SwitchValue[7] = HAL_GPIO_ReadPin(GPIOE, Switch8_Pin);
 80010e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010e6:	4856      	ldr	r0, [pc, #344]	; (8001240 <main+0x200>)
 80010e8:	f001 ff5e 	bl	8002fa8 <HAL_GPIO_ReadPin>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	4b54      	ldr	r3, [pc, #336]	; (8001244 <main+0x204>)
 80010f2:	71da      	strb	r2, [r3, #7]


  //TODO: converter DIP switch to modbus slave using binary
  for(uint8_t i = 0; i <8; i++)
 80010f4:	2300      	movs	r3, #0
 80010f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80010fa:	e039      	b.n	8001170 <main+0x130>
  {
	  slaveID += SwitchValue[i] * pow(2,i);
 80010fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001100:	4a50      	ldr	r2, [pc, #320]	; (8001244 <main+0x204>)
 8001102:	5cd3      	ldrb	r3, [r2, r3]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff f9b5 	bl	8000474 <__aeabi_i2d>
 800110a:	4604      	mov	r4, r0
 800110c:	460d      	mov	r5, r1
 800110e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff f99e 	bl	8000454 <__aeabi_ui2d>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	ec43 2b11 	vmov	d1, r2, r3
 8001120:	ed9f 0b45 	vldr	d0, [pc, #276]	; 8001238 <main+0x1f8>
 8001124:	f007 f8d2 	bl	80082cc <pow>
 8001128:	ec53 2b10 	vmov	r2, r3, d0
 800112c:	4620      	mov	r0, r4
 800112e:	4629      	mov	r1, r5
 8001130:	f7ff fa0a 	bl	8000548 <__aeabi_dmul>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4614      	mov	r4, r2
 800113a:	461d      	mov	r5, r3
 800113c:	4b42      	ldr	r3, [pc, #264]	; (8001248 <main+0x208>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f997 	bl	8000474 <__aeabi_i2d>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4620      	mov	r0, r4
 800114c:	4629      	mov	r1, r5
 800114e:	f7ff f845 	bl	80001dc <__adddf3>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4610      	mov	r0, r2
 8001158:	4619      	mov	r1, r3
 800115a:	f7ff fca5 	bl	8000aa8 <__aeabi_d2uiz>
 800115e:	4603      	mov	r3, r0
 8001160:	b2da      	uxtb	r2, r3
 8001162:	4b39      	ldr	r3, [pc, #228]	; (8001248 <main+0x208>)
 8001164:	701a      	strb	r2, [r3, #0]
  for(uint8_t i = 0; i <8; i++)
 8001166:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800116a:	3301      	adds	r3, #1
 800116c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8001170:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001174:	2b07      	cmp	r3, #7
 8001176:	d9c1      	bls.n	80010fc <main+0xbc>
  }

  delay_ms(1);
 8001178:	2001      	movs	r0, #1
 800117a:	f7ff fe59 	bl	8000e30 <delay_ms>

 //ADCstatus =  HAL_ADC_Stop_DMA(&hadc1);

  //HAL_UART_Receive_DMA(&huart6, rxbuffer, 8);
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 800117e:	4b33      	ldr	r3, [pc, #204]	; (800124c <main+0x20c>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	68da      	ldr	r2, [r3, #12]
 8001184:	4b31      	ldr	r3, [pc, #196]	; (800124c <main+0x20c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f042 0210 	orr.w	r2, r2, #16
 800118c:	60da      	str	r2, [r3, #12]
  //set DMA receive, transmit 255 word every time.
  HAL_UART_Receive_DMA(&huart6, (uint8_t*)rxbuffer, 255);
 800118e:	22ff      	movs	r2, #255	; 0xff
 8001190:	492f      	ldr	r1, [pc, #188]	; (8001250 <main+0x210>)
 8001192:	482e      	ldr	r0, [pc, #184]	; (800124c <main+0x20c>)
 8001194:	f003 fe4a 	bl	8004e2c <HAL_UART_Receive_DMA>

  ADS1115_ADDRES[0] = ADS1115_ADDRESS_ADDR_GND;
 8001198:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <main+0x214>)
 800119a:	2248      	movs	r2, #72	; 0x48
 800119c:	701a      	strb	r2, [r3, #0]
  ADS1115_ADDRES[1] = ADS1115_ADDRESS_ADDR_VDD;
 800119e:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <main+0x214>)
 80011a0:	2249      	movs	r2, #73	; 0x49
 80011a2:	705a      	strb	r2, [r3, #1]
  ADS1115_ADDRES[2] = ADS1115_ADDRESS_ADDR_SDA;
 80011a4:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <main+0x214>)
 80011a6:	224a      	movs	r2, #74	; 0x4a
 80011a8:	709a      	strb	r2, [r3, #2]
  ADS1115_ADDRES[3] = ADS1115_ADDRESS_ADDR_SCL;
 80011aa:	4b2a      	ldr	r3, [pc, #168]	; (8001254 <main+0x214>)
 80011ac:	224b      	movs	r2, #75	; 0x4b
 80011ae:	70da      	strb	r2, [r3, #3]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ModbusTransTask */
  osThreadDef(ModbusTransTask, ModbusTransThread, osPriorityAboveNormal, 0, 128);
 80011b0:	4b29      	ldr	r3, [pc, #164]	; (8001258 <main+0x218>)
 80011b2:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80011b6:	461d      	mov	r5, r3
 80011b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ModbusTransTaskHandle = osThreadCreate(osThread(ModbusTransTask), NULL);
 80011c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f004 fe0d 	bl	8005dea <osThreadCreate>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4a22      	ldr	r2, [pc, #136]	; (800125c <main+0x21c>)
 80011d4:	6013      	str	r3, [r2, #0]

  /* definition and creation of ModbusSetTask */
  osThreadDef(ModbusSetTask, ModbusSetThread, osPriorityAboveNormal, 0, 128);
 80011d6:	4b22      	ldr	r3, [pc, #136]	; (8001260 <main+0x220>)
 80011d8:	f107 041c 	add.w	r4, r7, #28
 80011dc:	461d      	mov	r5, r3
 80011de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ModbusSetTaskHandle = osThreadCreate(osThread(ModbusSetTask), NULL);
 80011ea:	f107 031c 	add.w	r3, r7, #28
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f004 fdfa 	bl	8005dea <osThreadCreate>
 80011f6:	4603      	mov	r3, r0
 80011f8:	4a1a      	ldr	r2, [pc, #104]	; (8001264 <main+0x224>)
 80011fa:	6013      	str	r3, [r2, #0]

  /* definition and creation of ADS1115Task */
  osThreadDef(ADS1115Task, ADS1115Thread, osPriorityNormal, 0, 128);
 80011fc:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <main+0x228>)
 80011fe:	463c      	mov	r4, r7
 8001200:	461d      	mov	r5, r3
 8001202:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001204:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001206:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800120a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADS1115TaskHandle = osThreadCreate(osThread(ADS1115Task), NULL);
 800120e:	463b      	mov	r3, r7
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f004 fde9 	bl	8005dea <osThreadCreate>
 8001218:	4603      	mov	r3, r0
 800121a:	4a14      	ldr	r2, [pc, #80]	; (800126c <main+0x22c>)
 800121c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  ModBus_Init();
 800121e:	f000 fb1f 	bl	8001860 <ModBus_Init>
  ModBus_SetAddress(slaveID);
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <main+0x208>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fb7a 	bl	8001920 <ModBus_SetAddress>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800122c:	f004 fdd6 	bl	8005ddc <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8001230:	e7fe      	b.n	8001230 <main+0x1f0>
 8001232:	bf00      	nop
 8001234:	f3af 8000 	nop.w
 8001238:	00000000 	.word	0x00000000
 800123c:	40000000 	.word	0x40000000
 8001240:	40021000 	.word	0x40021000
 8001244:	20004198 	.word	0x20004198
 8001248:	200002ec 	.word	0x200002ec
 800124c:	20004154 	.word	0x20004154
 8001250:	200041a0 	.word	0x200041a0
 8001254:	20004118 	.word	0x20004118
 8001258:	0800927c 	.word	0x0800927c
 800125c:	20004110 	.word	0x20004110
 8001260:	08009298 	.word	0x08009298
 8001264:	20004114 	.word	0x20004114
 8001268:	080092b4 	.word	0x080092b4
 800126c:	20004194 	.word	0x20004194

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b094      	sub	sp, #80	; 0x50
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 0320 	add.w	r3, r7, #32
 800127a:	2230      	movs	r2, #48	; 0x30
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f007 f81c 	bl	80082bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001294:	2300      	movs	r3, #0
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	4b28      	ldr	r3, [pc, #160]	; (800133c <SystemClock_Config+0xcc>)
 800129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129c:	4a27      	ldr	r2, [pc, #156]	; (800133c <SystemClock_Config+0xcc>)
 800129e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a2:	6413      	str	r3, [r2, #64]	; 0x40
 80012a4:	4b25      	ldr	r3, [pc, #148]	; (800133c <SystemClock_Config+0xcc>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	4b22      	ldr	r3, [pc, #136]	; (8001340 <SystemClock_Config+0xd0>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a21      	ldr	r2, [pc, #132]	; (8001340 <SystemClock_Config+0xd0>)
 80012ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b1f      	ldr	r3, [pc, #124]	; (8001340 <SystemClock_Config+0xd0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012cc:	2302      	movs	r3, #2
 80012ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d0:	2301      	movs	r3, #1
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d4:	2310      	movs	r3, #16
 80012d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d8:	2302      	movs	r3, #2
 80012da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012dc:	2300      	movs	r3, #0
 80012de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012e0:	2308      	movs	r3, #8
 80012e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80012e4:	23a8      	movs	r3, #168	; 0xa8
 80012e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012e8:	2302      	movs	r3, #2
 80012ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012ec:	2304      	movs	r3, #4
 80012ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f0:	f107 0320 	add.w	r3, r7, #32
 80012f4:	4618      	mov	r0, r3
 80012f6:	f002 fe03 	bl	8003f00 <HAL_RCC_OscConfig>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001300:	f000 fa6e 	bl	80017e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001304:	230f      	movs	r3, #15
 8001306:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001308:	2302      	movs	r3, #2
 800130a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001310:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001314:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001316:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800131a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	2105      	movs	r1, #5
 8001322:	4618      	mov	r0, r3
 8001324:	f003 f85c 	bl	80043e0 <HAL_RCC_ClockConfig>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800132e:	f000 fa57 	bl	80017e0 <Error_Handler>
  }
}
 8001332:	bf00      	nop
 8001334:	3750      	adds	r7, #80	; 0x50
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	40007000 	.word	0x40007000

08001344 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001348:	4b12      	ldr	r3, [pc, #72]	; (8001394 <MX_I2C1_Init+0x50>)
 800134a:	4a13      	ldr	r2, [pc, #76]	; (8001398 <MX_I2C1_Init+0x54>)
 800134c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <MX_I2C1_Init+0x50>)
 8001350:	4a12      	ldr	r2, [pc, #72]	; (800139c <MX_I2C1_Init+0x58>)
 8001352:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001354:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <MX_I2C1_Init+0x50>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800135a:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <MX_I2C1_Init+0x50>)
 800135c:	2200      	movs	r2, #0
 800135e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <MX_I2C1_Init+0x50>)
 8001362:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001366:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001368:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <MX_I2C1_Init+0x50>)
 800136a:	2200      	movs	r2, #0
 800136c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800136e:	4b09      	ldr	r3, [pc, #36]	; (8001394 <MX_I2C1_Init+0x50>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <MX_I2C1_Init+0x50>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800137a:	4b06      	ldr	r3, [pc, #24]	; (8001394 <MX_I2C1_Init+0x50>)
 800137c:	2200      	movs	r2, #0
 800137e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001380:	4804      	ldr	r0, [pc, #16]	; (8001394 <MX_I2C1_Init+0x50>)
 8001382:	f001 fe29 	bl	8002fd8 <HAL_I2C_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800138c:	f000 fa28 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001390:	bf00      	nop
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200040bc 	.word	0x200040bc
 8001398:	40005400 	.word	0x40005400
 800139c:	000186a0 	.word	0x000186a0

080013a0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013a6:	4a12      	ldr	r2, [pc, #72]	; (80013f0 <MX_USART6_UART_Init+0x50>)
 80013a8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80013be:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80013c4:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013c6:	220c      	movs	r2, #12
 80013c8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d0:	4b06      	ldr	r3, [pc, #24]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013d8:	f003 fc42 	bl	8004c60 <HAL_UART_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80013e2:	f000 f9fd 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20004154 	.word	0x20004154
 80013f0:	40011400 	.word	0x40011400

080013f4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <MX_DMA_Init+0x3c>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	4a0b      	ldr	r2, [pc, #44]	; (8001430 <MX_DMA_Init+0x3c>)
 8001404:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001408:	6313      	str	r3, [r2, #48]	; 0x30
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <MX_DMA_Init+0x3c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001416:	2200      	movs	r2, #0
 8001418:	2105      	movs	r1, #5
 800141a:	2039      	movs	r0, #57	; 0x39
 800141c:	f000 fffc 	bl	8002418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001420:	2039      	movs	r0, #57	; 0x39
 8001422:	f001 f815 	bl	8002450 <HAL_NVIC_EnableIRQ>

}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40023800 	.word	0x40023800

08001434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b088      	sub	sp, #32
 8001438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	f107 030c 	add.w	r3, r7, #12
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	4b1c      	ldr	r3, [pc, #112]	; (80014c0 <MX_GPIO_Init+0x8c>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a1b      	ldr	r2, [pc, #108]	; (80014c0 <MX_GPIO_Init+0x8c>)
 8001454:	f043 0310 	orr.w	r3, r3, #16
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b19      	ldr	r3, [pc, #100]	; (80014c0 <MX_GPIO_Init+0x8c>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0310 	and.w	r3, r3, #16
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	607b      	str	r3, [r7, #4]
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <MX_GPIO_Init+0x8c>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a14      	ldr	r2, [pc, #80]	; (80014c0 <MX_GPIO_Init+0x8c>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <MX_GPIO_Init+0x8c>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	603b      	str	r3, [r7, #0]
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <MX_GPIO_Init+0x8c>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a0d      	ldr	r2, [pc, #52]	; (80014c0 <MX_GPIO_Init+0x8c>)
 800148c:	f043 0302 	orr.w	r3, r3, #2
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <MX_GPIO_Init+0x8c>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	603b      	str	r3, [r7, #0]
 800149c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : Switch1_Pin Switch2_Pin Switch3_Pin Switch4_Pin 
                           Switch5_Pin Switch6_Pin Switch7_Pin Switch8_Pin */
  GPIO_InitStruct.Pin = Switch1_Pin|Switch2_Pin|Switch3_Pin|Switch4_Pin 
 800149e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80014a2:	60fb      	str	r3, [r7, #12]
                          |Switch5_Pin|Switch6_Pin|Switch7_Pin|Switch8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a4:	2300      	movs	r3, #0
 80014a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	4619      	mov	r1, r3
 80014b2:	4804      	ldr	r0, [pc, #16]	; (80014c4 <MX_GPIO_Init+0x90>)
 80014b4:	f001 fbdc 	bl	8002c70 <HAL_GPIO_Init>

}
 80014b8:	bf00      	nop
 80014ba:	3720      	adds	r7, #32
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40021000 	.word	0x40021000

080014c8 <USER_UART_IRQHandler>:

/* USER CODE BEGIN 4 */
void USER_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a0d      	ldr	r2, [pc, #52]	; (800150c <USER_UART_IRQHandler+0x44>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d114      	bne.n	8001504 <USER_UART_IRQHandler+0x3c>
    {
        if(RESET != __HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE))   //Idle interrupt case.
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <USER_UART_IRQHandler+0x48>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0310 	and.w	r3, r3, #16
 80014e4:	2b10      	cmp	r3, #16
 80014e6:	d10d      	bne.n	8001504 <USER_UART_IRQHandler+0x3c>
        {
            __HAL_UART_CLEAR_IDLEFLAG(&huart6);                     //clear idle flag, or process will trigger idle interrupt process.
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	4b08      	ldr	r3, [pc, #32]	; (8001510 <USER_UART_IRQHandler+0x48>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <USER_UART_IRQHandler+0x48>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
            //printf("\r\nUART6 Idle IQR Detected\r\n");
            USAR_UART_IDLECallback(huart);                          //Idle interrupt callback
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f000 f808 	bl	8001514 <USAR_UART_IDLECallback>
        }
    }
}
 8001504:	bf00      	nop
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40011400 	.word	0x40011400
 8001510:	20004154 	.word	0x20004154

08001514 <USAR_UART_IDLECallback>:

void USAR_UART_IDLECallback(UART_HandleTypeDef *huart)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
	//STOP DMA
    HAL_UART_DMAStop(&huart6);
 800151c:	481c      	ldr	r0, [pc, #112]	; (8001590 <USAR_UART_IDLECallback+0x7c>)
 800151e:	f003 fd05 	bl	8004f2c <HAL_UART_DMAStop>

    uint8_t data_length  = 255 - __HAL_DMA_GET_COUNTER(&hdma_usart6_rx);   //计算接收到的数据长度
 8001522:	4b1c      	ldr	r3, [pc, #112]	; (8001594 <USAR_UART_IDLECallback+0x80>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	b2db      	uxtb	r3, r3
 800152a:	43db      	mvns	r3, r3
 800152c:	72fb      	strb	r3, [r7, #11]

    if (rxbuffer[0]==slaveID)
 800152e:	4b1a      	ldr	r3, [pc, #104]	; (8001598 <USAR_UART_IDLECallback+0x84>)
 8001530:	781a      	ldrb	r2, [r3, #0]
 8001532:	4b1a      	ldr	r3, [pc, #104]	; (800159c <USAR_UART_IDLECallback+0x88>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	d115      	bne.n	8001566 <USAR_UART_IDLECallback+0x52>
	{
		// if slaveID match, put rxbuffer to ModBusInHandle
		for(int i=0;i<data_length;i++)
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	e00d      	b.n	800155c <USAR_UART_IDLECallback+0x48>
			osMessagePut(ModBusInHandle,rxbuffer[i], data_length);
 8001540:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <USAR_UART_IDLECallback+0x8c>)
 8001542:	6818      	ldr	r0, [r3, #0]
 8001544:	4a14      	ldr	r2, [pc, #80]	; (8001598 <USAR_UART_IDLECallback+0x84>)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4413      	add	r3, r2
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4619      	mov	r1, r3
 800154e:	7afb      	ldrb	r3, [r7, #11]
 8001550:	461a      	mov	r2, r3
 8001552:	f004 fcd3 	bl	8005efc <osMessagePut>
		for(int i=0;i<data_length;i++)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	3301      	adds	r3, #1
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	7afb      	ldrb	r3, [r7, #11]
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	429a      	cmp	r2, r3
 8001562:	dbed      	blt.n	8001540 <USAR_UART_IDLECallback+0x2c>
 8001564:	e00a      	b.n	800157c <USAR_UART_IDLECallback+0x68>
	}else{
		// if uart RX_ID no match slaveID(switch on board), reset rxbuffer
		memset(rxbuffer,0,data_length);
 8001566:	7afb      	ldrb	r3, [r7, #11]
 8001568:	461a      	mov	r2, r3
 800156a:	2100      	movs	r1, #0
 800156c:	480a      	ldr	r0, [pc, #40]	; (8001598 <USAR_UART_IDLECallback+0x84>)
 800156e:	f006 fea5 	bl	80082bc <memset>
		data_length = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	72fb      	strb	r3, [r7, #11]
		HAL_Delay(10);
 8001576:	200a      	movs	r0, #10
 8001578:	f000 fe72 	bl	8002260 <HAL_Delay>
	}

    //restart DMA and transmit 255 word per times.
    HAL_UART_Receive_DMA(&huart6, (uint8_t*)rxbuffer, 255);
 800157c:	22ff      	movs	r2, #255	; 0xff
 800157e:	4906      	ldr	r1, [pc, #24]	; (8001598 <USAR_UART_IDLECallback+0x84>)
 8001580:	4803      	ldr	r0, [pc, #12]	; (8001590 <USAR_UART_IDLECallback+0x7c>)
 8001582:	f003 fc53 	bl	8004e2c <HAL_UART_Receive_DMA>
}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20004154 	.word	0x20004154
 8001594:	2000405c 	.word	0x2000405c
 8001598:	200041a0 	.word	0x200041a0
 800159c:	200002ec 	.word	0x200002ec
 80015a0:	20004474 	.word	0x20004474

080015a4 <ModbusTransThread>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_ModbusTransThread */
void ModbusTransThread(void const * argument)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b0c6      	sub	sp, #280	; 0x118
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	1d3b      	adds	r3, r7, #4
 80015ac:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
	  uint8_t buf[256]; // buffer, where we collect output data
	  uint8_t c = 0; // counter for buffer fill
 80015ae:	2300      	movs	r3, #0
 80015b0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	  uint8_t count = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  /* Infinite loop */
  for(;;)
  {
	 // ModBus_SetRegister(0,5+1);

    osEvent evt = osMessageGet(ModBusOutHandle,200); // wait here 200 tick
 80015ba:	4b1d      	ldr	r3, [pc, #116]	; (8001630 <ModbusTransThread+0x8c>)
 80015bc:	6819      	ldr	r1, [r3, #0]
 80015be:	f107 0308 	add.w	r3, r7, #8
 80015c2:	22c8      	movs	r2, #200	; 0xc8
 80015c4:	4618      	mov	r0, r3
 80015c6:	f004 fcd9 	bl	8005f7c <osMessageGet>
    if (evt.status == osEventMessage)
 80015ca:	f107 0308 	add.w	r3, r7, #8
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b10      	cmp	r3, #16
 80015d2:	d10c      	bne.n	80015ee <ModbusTransThread+0x4a>
      {

        buf[c++]=(uint8_t) evt.value.v;
 80015d4:	f107 0308 	add.w	r3, r7, #8
 80015d8:	6859      	ldr	r1, [r3, #4]
 80015da:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80015de:	1c5a      	adds	r2, r3, #1
 80015e0:	f887 2117 	strb.w	r2, [r7, #279]	; 0x117
 80015e4:	461a      	mov	r2, r3
 80015e6:	b2c9      	uxtb	r1, r1
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	5499      	strb	r1, [r3, r2]
      }
    if (evt.status == osEventTimeout)
 80015ee:	f107 0308 	add.w	r3, r7, #8
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b40      	cmp	r3, #64	; 0x40
 80015f6:	d116      	bne.n	8001626 <ModbusTransThread+0x82>
      {
        if( (c > 0) && (c < 254) ) // ok, something in buffer exist, lets send it
 80015f8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d00f      	beq.n	8001620 <ModbusTransThread+0x7c>
 8001600:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8001604:	2bfd      	cmp	r3, #253	; 0xfd
 8001606:	d80b      	bhi.n	8001620 <ModbusTransThread+0x7c>
        {
        	HAL_StatusTypeDef AA = HAL_UART_Transmit(&huart6, buf, c, 50); // by USB-CDC
 8001608:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800160c:	b29a      	uxth	r2, r3
 800160e:	f107 0114 	add.w	r1, r7, #20
 8001612:	2332      	movs	r3, #50	; 0x32
 8001614:	4807      	ldr	r0, [pc, #28]	; (8001634 <ModbusTransThread+0x90>)
 8001616:	f003 fb70 	bl	8004cfa <HAL_UART_Transmit>
 800161a:	4603      	mov	r3, r0
 800161c:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
        }
      c=0;
 8001620:	2300      	movs	r3, #0
 8001622:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
      }

    osDelay(1);
 8001626:	2001      	movs	r0, #1
 8001628:	f004 fc2b 	bl	8005e82 <osDelay>
  {
 800162c:	e7c5      	b.n	80015ba <ModbusTransThread+0x16>
 800162e:	bf00      	nop
 8001630:	2000446c 	.word	0x2000446c
 8001634:	20004154 	.word	0x20004154

08001638 <ModbusSetThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ModbusSetThread */
void ModbusSetThread(void const * argument)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ModbusSetThread */
  /* Infinite loop */
  for(;;)
  {

		   ModBus_SetRegister(0,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_GND_BOARD.ADS1115_CH1.data));
 8001640:	4b35      	ldr	r3, [pc, #212]	; (8001718 <ModbusSetThread+0xe0>)
 8001642:	edd3 7a00 	vldr	s15, [r3]
 8001646:	eeb0 0a67 	vmov.f32	s0, s15
 800164a:	f7ff fcbb 	bl	8000fc4 <Convert2Modbus>
 800164e:	4603      	mov	r3, r0
 8001650:	b29b      	uxth	r3, r3
 8001652:	4619      	mov	r1, r3
 8001654:	2000      	movs	r0, #0
 8001656:	f000 fb1d 	bl	8001c94 <ModBus_SetRegister>
		   ModBus_SetRegister(1,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_GND_BOARD.ADS1115_CH2.data));
 800165a:	4b2f      	ldr	r3, [pc, #188]	; (8001718 <ModbusSetThread+0xe0>)
 800165c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001660:	eeb0 0a67 	vmov.f32	s0, s15
 8001664:	f7ff fcae 	bl	8000fc4 <Convert2Modbus>
 8001668:	4603      	mov	r3, r0
 800166a:	b29b      	uxth	r3, r3
 800166c:	4619      	mov	r1, r3
 800166e:	2001      	movs	r0, #1
 8001670:	f000 fb10 	bl	8001c94 <ModBus_SetRegister>
		   ModBus_SetRegister(2,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_VDD_BOARD.ADS1115_CH1.data));
 8001674:	4b29      	ldr	r3, [pc, #164]	; (800171c <ModbusSetThread+0xe4>)
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	eeb0 0a67 	vmov.f32	s0, s15
 800167e:	f7ff fca1 	bl	8000fc4 <Convert2Modbus>
 8001682:	4603      	mov	r3, r0
 8001684:	b29b      	uxth	r3, r3
 8001686:	4619      	mov	r1, r3
 8001688:	2002      	movs	r0, #2
 800168a:	f000 fb03 	bl	8001c94 <ModBus_SetRegister>
		   ModBus_SetRegister(3,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_VDD_BOARD.ADS1115_CH2.data));
 800168e:	4b23      	ldr	r3, [pc, #140]	; (800171c <ModbusSetThread+0xe4>)
 8001690:	edd3 7a01 	vldr	s15, [r3, #4]
 8001694:	eeb0 0a67 	vmov.f32	s0, s15
 8001698:	f7ff fc94 	bl	8000fc4 <Convert2Modbus>
 800169c:	4603      	mov	r3, r0
 800169e:	b29b      	uxth	r3, r3
 80016a0:	4619      	mov	r1, r3
 80016a2:	2003      	movs	r0, #3
 80016a4:	f000 faf6 	bl	8001c94 <ModBus_SetRegister>
		   ModBus_SetRegister(4,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_SDA_BOARD.ADS1115_CH1.data));
 80016a8:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <ModbusSetThread+0xe8>)
 80016aa:	edd3 7a00 	vldr	s15, [r3]
 80016ae:	eeb0 0a67 	vmov.f32	s0, s15
 80016b2:	f7ff fc87 	bl	8000fc4 <Convert2Modbus>
 80016b6:	4603      	mov	r3, r0
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	4619      	mov	r1, r3
 80016bc:	2004      	movs	r0, #4
 80016be:	f000 fae9 	bl	8001c94 <ModBus_SetRegister>
		   ModBus_SetRegister(5,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_SDA_BOARD.ADS1115_CH2.data));
 80016c2:	4b17      	ldr	r3, [pc, #92]	; (8001720 <ModbusSetThread+0xe8>)
 80016c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80016c8:	eeb0 0a67 	vmov.f32	s0, s15
 80016cc:	f7ff fc7a 	bl	8000fc4 <Convert2Modbus>
 80016d0:	4603      	mov	r3, r0
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	4619      	mov	r1, r3
 80016d6:	2005      	movs	r0, #5
 80016d8:	f000 fadc 	bl	8001c94 <ModBus_SetRegister>
		   ModBus_SetRegister(6,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_SCL_BOARD.ADS1115_CH1.data));
 80016dc:	4b11      	ldr	r3, [pc, #68]	; (8001724 <ModbusSetThread+0xec>)
 80016de:	edd3 7a00 	vldr	s15, [r3]
 80016e2:	eeb0 0a67 	vmov.f32	s0, s15
 80016e6:	f7ff fc6d 	bl	8000fc4 <Convert2Modbus>
 80016ea:	4603      	mov	r3, r0
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	4619      	mov	r1, r3
 80016f0:	2006      	movs	r0, #6
 80016f2:	f000 facf 	bl	8001c94 <ModBus_SetRegister>
		   ModBus_SetRegister(7,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_SCL_BOARD.ADS1115_CH2.data));
 80016f6:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <ModbusSetThread+0xec>)
 80016f8:	edd3 7a01 	vldr	s15, [r3, #4]
 80016fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001700:	f7ff fc60 	bl	8000fc4 <Convert2Modbus>
 8001704:	4603      	mov	r3, r0
 8001706:	b29b      	uxth	r3, r3
 8001708:	4619      	mov	r1, r3
 800170a:	2007      	movs	r0, #7
 800170c:	f000 fac2 	bl	8001c94 <ModBus_SetRegister>

    osDelay(1);
 8001710:	2001      	movs	r0, #1
 8001712:	f004 fbb6 	bl	8005e82 <osDelay>
		   ModBus_SetRegister(0,(int)Convert2Modbus(ADS1115_ADDRESS_ADDR_GND_BOARD.ADS1115_CH1.data));
 8001716:	e793      	b.n	8001640 <ModbusSetThread+0x8>
 8001718:	2000404c 	.word	0x2000404c
 800171c:	20004054 	.word	0x20004054
 8001720:	20004044 	.word	0x20004044
 8001724:	2000403c 	.word	0x2000403c

08001728 <ADS1115Thread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ADS1115Thread */
void ADS1115Thread(void const * argument)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADS1115Thread */
  /* Infinite loop */
  for(;;)
  {

	  uint8_t ADS1115_ADDRESS_ADDR = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	72fb      	strb	r3, [r7, #11]
	  for( int j = ADS1115_ADDRESS_ADDR_GND; j <= ADS1115_ADDRESS_ADDR_SCL; j++) {
 8001734:	2348      	movs	r3, #72	; 0x48
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	e031      	b.n	800179e <ADS1115Thread+0x76>
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	3b48      	subs	r3, #72	; 0x48
 800173e:	2b03      	cmp	r3, #3
 8001740:	d82a      	bhi.n	8001798 <ADS1115Thread+0x70>
 8001742:	a201      	add	r2, pc, #4	; (adr r2, 8001748 <ADS1115Thread+0x20>)
 8001744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001748:	08001759 	.word	0x08001759
 800174c:	08001769 	.word	0x08001769
 8001750:	08001779 	.word	0x08001779
 8001754:	08001789 	.word	0x08001789
		  	  switch(j)
			  {
				  case(ADS1115_ADDRESS_ADDR_GND):
					ADS1115_ADDRESS_ADDR = ADS1115_ADDRESS_ADDR_GND; // 10000001 CH0+ CH1
 8001758:	2348      	movs	r3, #72	; 0x48
 800175a:	72fb      	strb	r3, [r7, #11]
					Read_ads1115(&ADS1115_ADDRESS_ADDR_GND_BOARD, ADS1115_ADDRESS_ADDR);
 800175c:	7afb      	ldrb	r3, [r7, #11]
 800175e:	4619      	mov	r1, r3
 8001760:	4812      	ldr	r0, [pc, #72]	; (80017ac <ADS1115Thread+0x84>)
 8001762:	f7ff fb99 	bl	8000e98 <Read_ads1115>
					break;
 8001766:	e017      	b.n	8001798 <ADS1115Thread+0x70>
				  case(ADS1115_ADDRESS_ADDR_VDD):
					ADS1115_ADDRESS_ADDR = ADS1115_ADDRESS_ADDR_VDD; // 10000001 CH1+ CH2
 8001768:	2349      	movs	r3, #73	; 0x49
 800176a:	72fb      	strb	r3, [r7, #11]
					Read_ads1115(&ADS1115_ADDRESS_ADDR_VDD_BOARD, ADS1115_ADDRESS_ADDR);
 800176c:	7afb      	ldrb	r3, [r7, #11]
 800176e:	4619      	mov	r1, r3
 8001770:	480f      	ldr	r0, [pc, #60]	; (80017b0 <ADS1115Thread+0x88>)
 8001772:	f7ff fb91 	bl	8000e98 <Read_ads1115>
					break;
 8001776:	e00f      	b.n	8001798 <ADS1115Thread+0x70>
				  case(ADS1115_ADDRESS_ADDR_SDA):
					ADS1115_ADDRESS_ADDR = ADS1115_ADDRESS_ADDR_SDA; // 10000001 CH3+ CH4
 8001778:	234a      	movs	r3, #74	; 0x4a
 800177a:	72fb      	strb	r3, [r7, #11]
					Read_ads1115(&ADS1115_ADDRESS_ADDR_SDA_BOARD, ADS1115_ADDRESS_ADDR);
 800177c:	7afb      	ldrb	r3, [r7, #11]
 800177e:	4619      	mov	r1, r3
 8001780:	480c      	ldr	r0, [pc, #48]	; (80017b4 <ADS1115Thread+0x8c>)
 8001782:	f7ff fb89 	bl	8000e98 <Read_ads1115>
					break;
 8001786:	e007      	b.n	8001798 <ADS1115Thread+0x70>
				  case(ADS1115_ADDRESS_ADDR_SCL):
					ADS1115_ADDRESS_ADDR = ADS1115_ADDRESS_ADDR_SCL; // 10000001 CH5+ CH6
 8001788:	234b      	movs	r3, #75	; 0x4b
 800178a:	72fb      	strb	r3, [r7, #11]
					Read_ads1115(&ADS1115_ADDRESS_ADDR_SCL_BOARD, ADS1115_ADDRESS_ADDR);
 800178c:	7afb      	ldrb	r3, [r7, #11]
 800178e:	4619      	mov	r1, r3
 8001790:	4809      	ldr	r0, [pc, #36]	; (80017b8 <ADS1115Thread+0x90>)
 8001792:	f7ff fb81 	bl	8000e98 <Read_ads1115>
					break;
 8001796:	bf00      	nop
	  for( int j = ADS1115_ADDRESS_ADDR_GND; j <= ADS1115_ADDRESS_ADDR_SCL; j++) {
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	3301      	adds	r3, #1
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2b4b      	cmp	r3, #75	; 0x4b
 80017a2:	ddca      	ble.n	800173a <ADS1115Thread+0x12>
		  }
	  }
	  osDelay(1);
 80017a4:	2001      	movs	r0, #1
 80017a6:	f004 fb6c 	bl	8005e82 <osDelay>
  {
 80017aa:	e7c1      	b.n	8001730 <ADS1115Thread+0x8>
 80017ac:	2000404c 	.word	0x2000404c
 80017b0:	20004054 	.word	0x20004054
 80017b4:	20004044 	.word	0x20004044
 80017b8:	2000403c 	.word	0x2000403c

080017bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a04      	ldr	r2, [pc, #16]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d101      	bne.n	80017d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80017ce:	f000 fd27 	bl	8002220 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40000400 	.word	0x40000400

080017e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
	...

080017f0 <ModBusTask>:
uint8_t mb_buf_out_count;

void ModBusParse(void);

void ModBusTask(void const * argument)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osEvent evt = osMessageGet(ModBusInHandle,ModBus35);
 80017f8:	4b16      	ldr	r3, [pc, #88]	; (8001854 <ModBusTask+0x64>)
 80017fa:	6819      	ldr	r1, [r3, #0]
 80017fc:	f107 0308 	add.w	r3, r7, #8
 8001800:	220a      	movs	r2, #10
 8001802:	4618      	mov	r0, r3
 8001804:	f004 fbba 	bl	8005f7c <osMessageGet>
    // Frame end?
    if (evt.status == osEventTimeout)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	2b40      	cmp	r3, #64	; 0x40
 800180c:	d108      	bne.n	8001820 <ModBusTask+0x30>
      {
        if(mb_buf_in_count > 0) // ok, something in buffer exist, lets parse it
 800180e:	4b12      	ldr	r3, [pc, #72]	; (8001858 <ModBusTask+0x68>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <ModBusTask+0x2a>
        {
          ModBusParse();
 8001816:	f000 f893 	bl	8001940 <ModBusParse>
        }  
      mb_buf_in_count=0;
 800181a:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <ModBusTask+0x68>)
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
      }
    // Wow, something come!
    if (evt.status == osEventMessage)
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	2b10      	cmp	r3, #16
 8001824:	d1e8      	bne.n	80017f8 <ModBusTask+0x8>
      {
        uint8_t byte = (uint8_t) evt.value.v;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	75fb      	strb	r3, [r7, #23]
        // buffer has space for incoming?
        if(mb_buf_in_count<254)
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <ModBusTask+0x68>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2bfd      	cmp	r3, #253	; 0xfd
 8001830:	d80c      	bhi.n	800184c <ModBusTask+0x5c>
        {
          mb_buf_in[mb_buf_in_count]=byte;
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <ModBusTask+0x68>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	4619      	mov	r1, r3
 8001838:	4a08      	ldr	r2, [pc, #32]	; (800185c <ModBusTask+0x6c>)
 800183a:	7dfb      	ldrb	r3, [r7, #23]
 800183c:	5453      	strb	r3, [r2, r1]
          mb_buf_in_count=mb_buf_in_count+1; // prevent opt/war on come compilers
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <ModBusTask+0x68>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	3301      	adds	r3, #1
 8001844:	b2da      	uxtb	r2, r3
 8001846:	4b04      	ldr	r3, [pc, #16]	; (8001858 <ModBusTask+0x68>)
 8001848:	701a      	strb	r2, [r3, #0]
 800184a:	e7d5      	b.n	80017f8 <ModBusTask+0x8>
        }
        else // oops, bad frame, by standard we should drop it and no answer
        {
          mb_buf_in_count=0;
 800184c:	4b02      	ldr	r3, [pc, #8]	; (8001858 <ModBusTask+0x68>)
 800184e:	2200      	movs	r2, #0
 8001850:	701a      	strb	r2, [r3, #0]
  {
 8001852:	e7d1      	b.n	80017f8 <ModBusTask+0x8>
 8001854:	20004474 	.word	0x20004474
 8001858:	20004478 	.word	0x20004478
 800185c:	2000447c 	.word	0x2000447c

08001860 <ModBus_Init>:
      }
  }
}

void ModBus_Init(void)
{
 8001860:	b5b0      	push	{r4, r5, r7, lr}
 8001862:	b090      	sub	sp, #64	; 0x40
 8001864:	af00      	add	r7, sp, #0
  osMessageQDef(ModBusIn, 256, uint8_t);
 8001866:	4b25      	ldr	r3, [pc, #148]	; (80018fc <ModBus_Init+0x9c>)
 8001868:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 800186c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800186e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ModBusInHandle = osMessageCreate(osMessageQ(ModBusIn), NULL);
 8001872:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f004 fb16 	bl	8005eaa <osMessageCreate>
 800187e:	4603      	mov	r3, r0
 8001880:	4a1f      	ldr	r2, [pc, #124]	; (8001900 <ModBus_Init+0xa0>)
 8001882:	6013      	str	r3, [r2, #0]
  osMessageQDef(ModBusOut, 256, uint8_t);
 8001884:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <ModBus_Init+0x9c>)
 8001886:	f107 041c 	add.w	r4, r7, #28
 800188a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800188c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ModBusOutHandle = osMessageCreate(osMessageQ(ModBusOut), NULL);
 8001890:	f107 031c 	add.w	r3, r7, #28
 8001894:	2100      	movs	r1, #0
 8001896:	4618      	mov	r0, r3
 8001898:	f004 fb07 	bl	8005eaa <osMessageCreate>
 800189c:	4603      	mov	r3, r0
 800189e:	4a19      	ldr	r2, [pc, #100]	; (8001904 <ModBus_Init+0xa4>)
 80018a0:	6013      	str	r3, [r2, #0]
  osThreadDef(ModBusTask, ModBusTask, osPriorityNormal, 0, 128);
 80018a2:	4b19      	ldr	r3, [pc, #100]	; (8001908 <ModBus_Init+0xa8>)
 80018a4:	463c      	mov	r4, r7
 80018a6:	461d      	mov	r5, r3
 80018a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ModBusTaskHandle = osThreadCreate(osThread(ModBusTask), NULL);
 80018b4:	463b      	mov	r3, r7
 80018b6:	2100      	movs	r1, #0
 80018b8:	4618      	mov	r0, r3
 80018ba:	f004 fa96 	bl	8005dea <osThreadCreate>
 80018be:	4603      	mov	r3, r0
 80018c0:	4a12      	ldr	r2, [pc, #72]	; (800190c <ModBus_Init+0xac>)
 80018c2:	6013      	str	r3, [r2, #0]
  mb_buf_in_count=0;
 80018c4:	4b12      	ldr	r3, [pc, #72]	; (8001910 <ModBus_Init+0xb0>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
  mb_addr=247; // by default maximum possible adrress
 80018ca:	4b12      	ldr	r3, [pc, #72]	; (8001914 <ModBus_Init+0xb4>)
 80018cc:	22f7      	movs	r2, #247	; 0xf7
 80018ce:	701a      	strb	r2, [r3, #0]
  mb_buf_out_count=0;
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <ModBus_Init+0xb8>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
  for(int i=0;i<ModBusRegisters;i++) 
 80018d6:	2300      	movs	r3, #0
 80018d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018da:	e007      	b.n	80018ec <ModBus_Init+0x8c>
  {
    mb_reg[i]=0;
 80018dc:	4a0f      	ldr	r2, [pc, #60]	; (800191c <ModBus_Init+0xbc>)
 80018de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018e0:	2100      	movs	r1, #0
 80018e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i=0;i<ModBusRegisters;i++) 
 80018e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018e8:	3301      	adds	r3, #1
 80018ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018ee:	2b63      	cmp	r3, #99	; 0x63
 80018f0:	ddf4      	ble.n	80018dc <ModBus_Init+0x7c>
  }
}
 80018f2:	bf00      	nop
 80018f4:	bf00      	nop
 80018f6:	3740      	adds	r7, #64	; 0x40
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bdb0      	pop	{r4, r5, r7, pc}
 80018fc:	080092dc 	.word	0x080092dc
 8001900:	20004474 	.word	0x20004474
 8001904:	2000446c 	.word	0x2000446c
 8001908:	080092ec 	.word	0x080092ec
 800190c:	200042a0 	.word	0x200042a0
 8001910:	20004478 	.word	0x20004478
 8001914:	20004470 	.word	0x20004470
 8001918:	20004479 	.word	0x20004479
 800191c:	200042a4 	.word	0x200042a4

08001920 <ModBus_SetAddress>:

void ModBus_SetAddress(uint8_t addr)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  mb_addr = addr;
 800192a:	4a04      	ldr	r2, [pc, #16]	; (800193c <ModBus_SetAddress+0x1c>)
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	7013      	strb	r3, [r2, #0]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	20004470 	.word	0x20004470

08001940 <ModBusParse>:
void CRC16_OUT(void);
uint8_t CRC16_IN(void);

// parse something in incoming buffer 
void ModBusParse(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
    if(mb_buf_in_count==0) // call as by mistake on empty buffer?
 8001946:	4b72      	ldr	r3, [pc, #456]	; (8001b10 <ModBusParse+0x1d0>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 818d 	beq.w	8001c6a <ModBusParse+0x32a>
    {
      return;
    }
    
    if(mb_buf_in[0] != mb_addr) // its not our address!
 8001950:	4b70      	ldr	r3, [pc, #448]	; (8001b14 <ModBusParse+0x1d4>)
 8001952:	781a      	ldrb	r2, [r3, #0]
 8001954:	4b70      	ldr	r3, [pc, #448]	; (8001b18 <ModBusParse+0x1d8>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	f040 8188 	bne.w	8001c6e <ModBusParse+0x32e>
    {
      return;
    }
    // check CRC
    if(CRC16_IN()==0)
 800195e:	f000 fa13 	bl	8001d88 <CRC16_IN>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	f040 8179 	bne.w	8001c5c <ModBusParse+0x31c>
    {
      mb_buf_out_count = 0;
 800196a:	4b6c      	ldr	r3, [pc, #432]	; (8001b1c <ModBusParse+0x1dc>)
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
      uint16_t st,nu;
      uint8_t func = mb_buf_in[1];
 8001970:	4b68      	ldr	r3, [pc, #416]	; (8001b14 <ModBusParse+0x1d4>)
 8001972:	785b      	ldrb	r3, [r3, #1]
 8001974:	71fb      	strb	r3, [r7, #7]
      uint8_t i;
      switch(func)
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b03      	cmp	r3, #3
 800197a:	d003      	beq.n	8001984 <ModBusParse+0x44>
 800197c:	2b10      	cmp	r3, #16
 800197e:	f000 8089 	beq.w	8001a94 <ModBusParse+0x154>
 8001982:	e131      	b.n	8001be8 <ModBusParse+0x2a8>
      {
        case 3:
          // read holding registers. by bytes addr func starth startl totalh totall
          st=mb_buf_in[2]*256+mb_buf_in[3];
 8001984:	4b63      	ldr	r3, [pc, #396]	; (8001b14 <ModBusParse+0x1d4>)
 8001986:	789b      	ldrb	r3, [r3, #2]
 8001988:	b29b      	uxth	r3, r3
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	b29a      	uxth	r2, r3
 800198e:	4b61      	ldr	r3, [pc, #388]	; (8001b14 <ModBusParse+0x1d4>)
 8001990:	78db      	ldrb	r3, [r3, #3]
 8001992:	b29b      	uxth	r3, r3
 8001994:	4413      	add	r3, r2
 8001996:	80bb      	strh	r3, [r7, #4]
          nu=mb_buf_in[4]*256+mb_buf_in[5];
 8001998:	4b5e      	ldr	r3, [pc, #376]	; (8001b14 <ModBusParse+0x1d4>)
 800199a:	791b      	ldrb	r3, [r3, #4]
 800199c:	b29b      	uxth	r3, r3
 800199e:	021b      	lsls	r3, r3, #8
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	4b5c      	ldr	r3, [pc, #368]	; (8001b14 <ModBusParse+0x1d4>)
 80019a4:	795b      	ldrb	r3, [r3, #5]
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	4413      	add	r3, r2
 80019aa:	807b      	strh	r3, [r7, #2]
          if( (st+nu) > ModBusRegisters) // dont ask more, that we has!
 80019ac:	88ba      	ldrh	r2, [r7, #4]
 80019ae:	887b      	ldrh	r3, [r7, #2]
 80019b0:	4413      	add	r3, r2
 80019b2:	2b64      	cmp	r3, #100	; 0x64
 80019b4:	dd21      	ble.n	80019fa <ModBusParse+0xba>
            {
              mb_buf_out[mb_buf_out_count++]=mb_addr;
 80019b6:	4b59      	ldr	r3, [pc, #356]	; (8001b1c <ModBusParse+0x1dc>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	b2d1      	uxtb	r1, r2
 80019be:	4a57      	ldr	r2, [pc, #348]	; (8001b1c <ModBusParse+0x1dc>)
 80019c0:	7011      	strb	r1, [r2, #0]
 80019c2:	461a      	mov	r2, r3
 80019c4:	4b54      	ldr	r3, [pc, #336]	; (8001b18 <ModBusParse+0x1d8>)
 80019c6:	7819      	ldrb	r1, [r3, #0]
 80019c8:	4b55      	ldr	r3, [pc, #340]	; (8001b20 <ModBusParse+0x1e0>)
 80019ca:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=func+0x80;
 80019cc:	4b53      	ldr	r3, [pc, #332]	; (8001b1c <ModBusParse+0x1dc>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	1c5a      	adds	r2, r3, #1
 80019d2:	b2d1      	uxtb	r1, r2
 80019d4:	4a51      	ldr	r2, [pc, #324]	; (8001b1c <ModBusParse+0x1dc>)
 80019d6:	7011      	strb	r1, [r2, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	3b80      	subs	r3, #128	; 0x80
 80019de:	b2d9      	uxtb	r1, r3
 80019e0:	4b4f      	ldr	r3, [pc, #316]	; (8001b20 <ModBusParse+0x1e0>)
 80019e2:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=2;
 80019e4:	4b4d      	ldr	r3, [pc, #308]	; (8001b1c <ModBusParse+0x1dc>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	b2d1      	uxtb	r1, r2
 80019ec:	4a4b      	ldr	r2, [pc, #300]	; (8001b1c <ModBusParse+0x1dc>)
 80019ee:	7011      	strb	r1, [r2, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b4b      	ldr	r3, [pc, #300]	; (8001b20 <ModBusParse+0x1e0>)
 80019f4:	2102      	movs	r1, #2
 80019f6:	5499      	strb	r1, [r3, r2]
                {
                  mb_buf_out[mb_buf_out_count++]=( mb_reg[i] >> 8 ) & 0xFF; // hi part
                  mb_buf_out[mb_buf_out_count++]=mb_reg[i] & 0xFF; // lo part
                }
            }
          break;
 80019f8:	e118      	b.n	8001c2c <ModBusParse+0x2ec>
              mb_buf_out[mb_buf_out_count++]=mb_addr;
 80019fa:	4b48      	ldr	r3, [pc, #288]	; (8001b1c <ModBusParse+0x1dc>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	1c5a      	adds	r2, r3, #1
 8001a00:	b2d1      	uxtb	r1, r2
 8001a02:	4a46      	ldr	r2, [pc, #280]	; (8001b1c <ModBusParse+0x1dc>)
 8001a04:	7011      	strb	r1, [r2, #0]
 8001a06:	461a      	mov	r2, r3
 8001a08:	4b43      	ldr	r3, [pc, #268]	; (8001b18 <ModBusParse+0x1d8>)
 8001a0a:	7819      	ldrb	r1, [r3, #0]
 8001a0c:	4b44      	ldr	r3, [pc, #272]	; (8001b20 <ModBusParse+0x1e0>)
 8001a0e:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=func;
 8001a10:	4b42      	ldr	r3, [pc, #264]	; (8001b1c <ModBusParse+0x1dc>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	1c5a      	adds	r2, r3, #1
 8001a16:	b2d1      	uxtb	r1, r2
 8001a18:	4a40      	ldr	r2, [pc, #256]	; (8001b1c <ModBusParse+0x1dc>)
 8001a1a:	7011      	strb	r1, [r2, #0]
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4a40      	ldr	r2, [pc, #256]	; (8001b20 <ModBusParse+0x1e0>)
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	5453      	strb	r3, [r2, r1]
              mb_buf_out[mb_buf_out_count++]=nu*2; // how many bytes we will send?
 8001a24:	887b      	ldrh	r3, [r7, #2]
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	4b3c      	ldr	r3, [pc, #240]	; (8001b1c <ModBusParse+0x1dc>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	1c59      	adds	r1, r3, #1
 8001a2e:	b2c8      	uxtb	r0, r1
 8001a30:	493a      	ldr	r1, [pc, #232]	; (8001b1c <ModBusParse+0x1dc>)
 8001a32:	7008      	strb	r0, [r1, #0]
 8001a34:	4619      	mov	r1, r3
 8001a36:	0053      	lsls	r3, r2, #1
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	4b39      	ldr	r3, [pc, #228]	; (8001b20 <ModBusParse+0x1e0>)
 8001a3c:	545a      	strb	r2, [r3, r1]
              for(i=st;i<(st+nu);i++)
 8001a3e:	88bb      	ldrh	r3, [r7, #4]
 8001a40:	73fb      	strb	r3, [r7, #15]
 8001a42:	e020      	b.n	8001a86 <ModBusParse+0x146>
                  mb_buf_out[mb_buf_out_count++]=( mb_reg[i] >> 8 ) & 0xFF; // hi part
 8001a44:	7bfb      	ldrb	r3, [r7, #15]
 8001a46:	4a37      	ldr	r2, [pc, #220]	; (8001b24 <ModBusParse+0x1e4>)
 8001a48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a4c:	0a1b      	lsrs	r3, r3, #8
 8001a4e:	b299      	uxth	r1, r3
 8001a50:	4b32      	ldr	r3, [pc, #200]	; (8001b1c <ModBusParse+0x1dc>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	1c5a      	adds	r2, r3, #1
 8001a56:	b2d0      	uxtb	r0, r2
 8001a58:	4a30      	ldr	r2, [pc, #192]	; (8001b1c <ModBusParse+0x1dc>)
 8001a5a:	7010      	strb	r0, [r2, #0]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	b2c9      	uxtb	r1, r1
 8001a60:	4b2f      	ldr	r3, [pc, #188]	; (8001b20 <ModBusParse+0x1e0>)
 8001a62:	5499      	strb	r1, [r3, r2]
                  mb_buf_out[mb_buf_out_count++]=mb_reg[i] & 0xFF; // lo part
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	4a2f      	ldr	r2, [pc, #188]	; (8001b24 <ModBusParse+0x1e4>)
 8001a68:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001a6c:	4b2b      	ldr	r3, [pc, #172]	; (8001b1c <ModBusParse+0x1dc>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	b2d0      	uxtb	r0, r2
 8001a74:	4a29      	ldr	r2, [pc, #164]	; (8001b1c <ModBusParse+0x1dc>)
 8001a76:	7010      	strb	r0, [r2, #0]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	b2c9      	uxtb	r1, r1
 8001a7c:	4b28      	ldr	r3, [pc, #160]	; (8001b20 <ModBusParse+0x1e0>)
 8001a7e:	5499      	strb	r1, [r3, r2]
              for(i=st;i<(st+nu);i++)
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
 8001a82:	3301      	adds	r3, #1
 8001a84:	73fb      	strb	r3, [r7, #15]
 8001a86:	7bfa      	ldrb	r2, [r7, #15]
 8001a88:	88b9      	ldrh	r1, [r7, #4]
 8001a8a:	887b      	ldrh	r3, [r7, #2]
 8001a8c:	440b      	add	r3, r1
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	dbd8      	blt.n	8001a44 <ModBusParse+0x104>
          break;
 8001a92:	e0cb      	b.n	8001c2c <ModBusParse+0x2ec>
        case 16: 
          // write holding registers. by bytes addr func starth startl totalh totall num_bytes regh regl ...
          st=mb_buf_in[2]*256+mb_buf_in[3];
 8001a94:	4b1f      	ldr	r3, [pc, #124]	; (8001b14 <ModBusParse+0x1d4>)
 8001a96:	789b      	ldrb	r3, [r3, #2]
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	4b1d      	ldr	r3, [pc, #116]	; (8001b14 <ModBusParse+0x1d4>)
 8001aa0:	78db      	ldrb	r3, [r3, #3]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	4413      	add	r3, r2
 8001aa6:	80bb      	strh	r3, [r7, #4]
          nu=mb_buf_in[4]*256+mb_buf_in[5];
 8001aa8:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <ModBusParse+0x1d4>)
 8001aaa:	791b      	ldrb	r3, [r3, #4]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <ModBusParse+0x1d4>)
 8001ab4:	795b      	ldrb	r3, [r3, #5]
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	4413      	add	r3, r2
 8001aba:	807b      	strh	r3, [r7, #2]
          if( (st+nu) > ModBusRegisters) // dont ask more, that we has!
 8001abc:	88ba      	ldrh	r2, [r7, #4]
 8001abe:	887b      	ldrh	r3, [r7, #2]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	2b64      	cmp	r3, #100	; 0x64
 8001ac4:	dd21      	ble.n	8001b0a <ModBusParse+0x1ca>
            {
              mb_buf_out[mb_buf_out_count++]=mb_addr;
 8001ac6:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <ModBusParse+0x1dc>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	b2d1      	uxtb	r1, r2
 8001ace:	4a13      	ldr	r2, [pc, #76]	; (8001b1c <ModBusParse+0x1dc>)
 8001ad0:	7011      	strb	r1, [r2, #0]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <ModBusParse+0x1d8>)
 8001ad6:	7819      	ldrb	r1, [r3, #0]
 8001ad8:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <ModBusParse+0x1e0>)
 8001ada:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=func+0x80;
 8001adc:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <ModBusParse+0x1dc>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	b2d1      	uxtb	r1, r2
 8001ae4:	4a0d      	ldr	r2, [pc, #52]	; (8001b1c <ModBusParse+0x1dc>)
 8001ae6:	7011      	strb	r1, [r2, #0]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	3b80      	subs	r3, #128	; 0x80
 8001aee:	b2d9      	uxtb	r1, r3
 8001af0:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <ModBusParse+0x1e0>)
 8001af2:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=2;
 8001af4:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <ModBusParse+0x1dc>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	1c5a      	adds	r2, r3, #1
 8001afa:	b2d1      	uxtb	r1, r2
 8001afc:	4a07      	ldr	r2, [pc, #28]	; (8001b1c <ModBusParse+0x1dc>)
 8001afe:	7011      	strb	r1, [r2, #0]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <ModBusParse+0x1e0>)
 8001b04:	2102      	movs	r1, #2
 8001b06:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=mb_buf_in[2]; // how many registers ask, so many wrote
              mb_buf_out[mb_buf_out_count++]=mb_buf_in[3];
              mb_buf_out[mb_buf_out_count++]=mb_buf_in[4];
              mb_buf_out[mb_buf_out_count++]=mb_buf_in[5];
            }
          break;
 8001b08:	e090      	b.n	8001c2c <ModBusParse+0x2ec>
              for(i=0;i<nu;i++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	73fb      	strb	r3, [r7, #15]
 8001b0e:	e024      	b.n	8001b5a <ModBusParse+0x21a>
 8001b10:	20004478 	.word	0x20004478
 8001b14:	2000447c 	.word	0x2000447c
 8001b18:	20004470 	.word	0x20004470
 8001b1c:	20004479 	.word	0x20004479
 8001b20:	2000436c 	.word	0x2000436c
 8001b24:	200042a4 	.word	0x200042a4
                  mb_reg[st+i]=mb_buf_in[7+i*2]*256+mb_buf_in[8+i*2];
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	3307      	adds	r3, #7
 8001b2e:	4a52      	ldr	r2, [pc, #328]	; (8001c78 <ModBusParse+0x338>)
 8001b30:	5cd3      	ldrb	r3, [r2, r3]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	021b      	lsls	r3, r3, #8
 8001b36:	b299      	uxth	r1, r3
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	3304      	adds	r3, #4
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	4a4e      	ldr	r2, [pc, #312]	; (8001c78 <ModBusParse+0x338>)
 8001b40:	5cd3      	ldrb	r3, [r2, r3]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	88b8      	ldrh	r0, [r7, #4]
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	4403      	add	r3, r0
 8001b4a:	440a      	add	r2, r1
 8001b4c:	b291      	uxth	r1, r2
 8001b4e:	4a4b      	ldr	r2, [pc, #300]	; (8001c7c <ModBusParse+0x33c>)
 8001b50:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
              for(i=0;i<nu;i++)
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
 8001b56:	3301      	adds	r3, #1
 8001b58:	73fb      	strb	r3, [r7, #15]
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	887a      	ldrh	r2, [r7, #2]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d8e1      	bhi.n	8001b28 <ModBusParse+0x1e8>
              mb_buf_out[mb_buf_out_count++]=mb_addr;
 8001b64:	4b46      	ldr	r3, [pc, #280]	; (8001c80 <ModBusParse+0x340>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	1c5a      	adds	r2, r3, #1
 8001b6a:	b2d1      	uxtb	r1, r2
 8001b6c:	4a44      	ldr	r2, [pc, #272]	; (8001c80 <ModBusParse+0x340>)
 8001b6e:	7011      	strb	r1, [r2, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b44      	ldr	r3, [pc, #272]	; (8001c84 <ModBusParse+0x344>)
 8001b74:	7819      	ldrb	r1, [r3, #0]
 8001b76:	4b44      	ldr	r3, [pc, #272]	; (8001c88 <ModBusParse+0x348>)
 8001b78:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=func;
 8001b7a:	4b41      	ldr	r3, [pc, #260]	; (8001c80 <ModBusParse+0x340>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	1c5a      	adds	r2, r3, #1
 8001b80:	b2d1      	uxtb	r1, r2
 8001b82:	4a3f      	ldr	r2, [pc, #252]	; (8001c80 <ModBusParse+0x340>)
 8001b84:	7011      	strb	r1, [r2, #0]
 8001b86:	4619      	mov	r1, r3
 8001b88:	4a3f      	ldr	r2, [pc, #252]	; (8001c88 <ModBusParse+0x348>)
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	5453      	strb	r3, [r2, r1]
              mb_buf_out[mb_buf_out_count++]=mb_buf_in[2]; // how many registers ask, so many wrote
 8001b8e:	4b3c      	ldr	r3, [pc, #240]	; (8001c80 <ModBusParse+0x340>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	b2d1      	uxtb	r1, r2
 8001b96:	4a3a      	ldr	r2, [pc, #232]	; (8001c80 <ModBusParse+0x340>)
 8001b98:	7011      	strb	r1, [r2, #0]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	4b36      	ldr	r3, [pc, #216]	; (8001c78 <ModBusParse+0x338>)
 8001b9e:	7899      	ldrb	r1, [r3, #2]
 8001ba0:	4b39      	ldr	r3, [pc, #228]	; (8001c88 <ModBusParse+0x348>)
 8001ba2:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=mb_buf_in[3];
 8001ba4:	4b36      	ldr	r3, [pc, #216]	; (8001c80 <ModBusParse+0x340>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	b2d1      	uxtb	r1, r2
 8001bac:	4a34      	ldr	r2, [pc, #208]	; (8001c80 <ModBusParse+0x340>)
 8001bae:	7011      	strb	r1, [r2, #0]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b31      	ldr	r3, [pc, #196]	; (8001c78 <ModBusParse+0x338>)
 8001bb4:	78d9      	ldrb	r1, [r3, #3]
 8001bb6:	4b34      	ldr	r3, [pc, #208]	; (8001c88 <ModBusParse+0x348>)
 8001bb8:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=mb_buf_in[4];
 8001bba:	4b31      	ldr	r3, [pc, #196]	; (8001c80 <ModBusParse+0x340>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	b2d1      	uxtb	r1, r2
 8001bc2:	4a2f      	ldr	r2, [pc, #188]	; (8001c80 <ModBusParse+0x340>)
 8001bc4:	7011      	strb	r1, [r2, #0]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4b2b      	ldr	r3, [pc, #172]	; (8001c78 <ModBusParse+0x338>)
 8001bca:	7919      	ldrb	r1, [r3, #4]
 8001bcc:	4b2e      	ldr	r3, [pc, #184]	; (8001c88 <ModBusParse+0x348>)
 8001bce:	5499      	strb	r1, [r3, r2]
              mb_buf_out[mb_buf_out_count++]=mb_buf_in[5];
 8001bd0:	4b2b      	ldr	r3, [pc, #172]	; (8001c80 <ModBusParse+0x340>)
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	1c5a      	adds	r2, r3, #1
 8001bd6:	b2d1      	uxtb	r1, r2
 8001bd8:	4a29      	ldr	r2, [pc, #164]	; (8001c80 <ModBusParse+0x340>)
 8001bda:	7011      	strb	r1, [r2, #0]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	4b26      	ldr	r3, [pc, #152]	; (8001c78 <ModBusParse+0x338>)
 8001be0:	7959      	ldrb	r1, [r3, #5]
 8001be2:	4b29      	ldr	r3, [pc, #164]	; (8001c88 <ModBusParse+0x348>)
 8001be4:	5499      	strb	r1, [r3, r2]
          break;
 8001be6:	e021      	b.n	8001c2c <ModBusParse+0x2ec>
        default:  
          // Exception as we does not provide this function
          mb_buf_out[mb_buf_out_count++]=mb_addr;
 8001be8:	4b25      	ldr	r3, [pc, #148]	; (8001c80 <ModBusParse+0x340>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	1c5a      	adds	r2, r3, #1
 8001bee:	b2d1      	uxtb	r1, r2
 8001bf0:	4a23      	ldr	r2, [pc, #140]	; (8001c80 <ModBusParse+0x340>)
 8001bf2:	7011      	strb	r1, [r2, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b23      	ldr	r3, [pc, #140]	; (8001c84 <ModBusParse+0x344>)
 8001bf8:	7819      	ldrb	r1, [r3, #0]
 8001bfa:	4b23      	ldr	r3, [pc, #140]	; (8001c88 <ModBusParse+0x348>)
 8001bfc:	5499      	strb	r1, [r3, r2]
          mb_buf_out[mb_buf_out_count++]=func+0x80;
 8001bfe:	4b20      	ldr	r3, [pc, #128]	; (8001c80 <ModBusParse+0x340>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	1c5a      	adds	r2, r3, #1
 8001c04:	b2d1      	uxtb	r1, r2
 8001c06:	4a1e      	ldr	r2, [pc, #120]	; (8001c80 <ModBusParse+0x340>)
 8001c08:	7011      	strb	r1, [r2, #0]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	3b80      	subs	r3, #128	; 0x80
 8001c10:	b2d9      	uxtb	r1, r3
 8001c12:	4b1d      	ldr	r3, [pc, #116]	; (8001c88 <ModBusParse+0x348>)
 8001c14:	5499      	strb	r1, [r3, r2]
          mb_buf_out[mb_buf_out_count++]=1;
 8001c16:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <ModBusParse+0x340>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	1c5a      	adds	r2, r3, #1
 8001c1c:	b2d1      	uxtb	r1, r2
 8001c1e:	4a18      	ldr	r2, [pc, #96]	; (8001c80 <ModBusParse+0x340>)
 8001c20:	7011      	strb	r1, [r2, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <ModBusParse+0x348>)
 8001c26:	2101      	movs	r1, #1
 8001c28:	5499      	strb	r1, [r3, r2]
          break;
 8001c2a:	bf00      	nop
      }
      
      CRC16_OUT();
 8001c2c:	f000 f84a 	bl	8001cc4 <CRC16_OUT>
      
     // If you want directly to USB-CDC 
     //CDC_Transmit_FS(&mb_buf_out[0], mb_buf_out_count);
     for(int i=0;i<mb_buf_out_count;i++)
 8001c30:	2300      	movs	r3, #0
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	e00c      	b.n	8001c50 <ModBusParse+0x310>
        {
          osMessagePut(ModBusOutHandle,mb_buf_out[i],0);
 8001c36:	4b15      	ldr	r3, [pc, #84]	; (8001c8c <ModBusParse+0x34c>)
 8001c38:	6818      	ldr	r0, [r3, #0]
 8001c3a:	4a13      	ldr	r2, [pc, #76]	; (8001c88 <ModBusParse+0x348>)
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	4413      	add	r3, r2
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2200      	movs	r2, #0
 8001c44:	4619      	mov	r1, r3
 8001c46:	f004 f959 	bl	8005efc <osMessagePut>
     for(int i=0;i<mb_buf_out_count;i++)
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	60bb      	str	r3, [r7, #8]
 8001c50:	4b0b      	ldr	r3, [pc, #44]	; (8001c80 <ModBusParse+0x340>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	dbec      	blt.n	8001c36 <ModBusParse+0x2f6>
        }
    }
    // Ok, we parsed buffer, clean up
    mb_buf_in_count=0;
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <ModBusParse+0x350>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
    mb_buf_out_count=0;
 8001c62:	4b07      	ldr	r3, [pc, #28]	; (8001c80 <ModBusParse+0x340>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	701a      	strb	r2, [r3, #0]
 8001c68:	e002      	b.n	8001c70 <ModBusParse+0x330>
      return;
 8001c6a:	bf00      	nop
 8001c6c:	e000      	b.n	8001c70 <ModBusParse+0x330>
      return;
 8001c6e:	bf00      	nop
}
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	2000447c 	.word	0x2000447c
 8001c7c:	200042a4 	.word	0x200042a4
 8001c80:	20004479 	.word	0x20004479
 8001c84:	20004470 	.word	0x20004470
 8001c88:	2000436c 	.word	0x2000436c
 8001c8c:	2000446c 	.word	0x2000446c
 8001c90:	20004478 	.word	0x20004478

08001c94 <ModBus_SetRegister>:

// set value of register
void ModBus_SetRegister(uint8_t reg,uint16_t value)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	460a      	mov	r2, r1
 8001c9e:	71fb      	strb	r3, [r7, #7]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	80bb      	strh	r3, [r7, #4]
  if(reg<ModBusRegisters)
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	2b63      	cmp	r3, #99	; 0x63
 8001ca8:	d804      	bhi.n	8001cb4 <ModBus_SetRegister+0x20>
  {
    mb_reg[reg]=value;
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4904      	ldr	r1, [pc, #16]	; (8001cc0 <ModBus_SetRegister+0x2c>)
 8001cae:	88ba      	ldrh	r2, [r7, #4]
 8001cb0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  }
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	200042a4 	.word	0x200042a4

08001cc4 <CRC16_OUT>:


// Calculate CRC for outcoming buffer
// and place it to end.
void CRC16_OUT(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
  uint16_t crc = 0xFFFF;
 8001cca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cce:	80fb      	strh	r3, [r7, #6]
  uint16_t pos = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	80bb      	strh	r3, [r7, #4]
  uint8_t i =0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	70fb      	strb	r3, [r7, #3]
  uint8_t lo =0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	70bb      	strb	r3, [r7, #2]
  uint8_t hi =0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	707b      	strb	r3, [r7, #1]
  
  for (pos = 0; pos < mb_buf_out_count; pos++)
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	80bb      	strh	r3, [r7, #4]
 8001ce4:	e025      	b.n	8001d32 <CRC16_OUT+0x6e>
  {
    crc ^= mb_buf_out[pos];
 8001ce6:	88bb      	ldrh	r3, [r7, #4]
 8001ce8:	4a25      	ldr	r2, [pc, #148]	; (8001d80 <CRC16_OUT+0xbc>)
 8001cea:	5cd3      	ldrb	r3, [r2, r3]
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	88fb      	ldrh	r3, [r7, #6]
 8001cf0:	4053      	eors	r3, r2
 8001cf2:	80fb      	strh	r3, [r7, #6]

  for (i = 8; i != 0; i--)
 8001cf4:	2308      	movs	r3, #8
 8001cf6:	70fb      	strb	r3, [r7, #3]
 8001cf8:	e015      	b.n	8001d26 <CRC16_OUT+0x62>
    {
    if ((crc & 0x0001) != 0)
 8001cfa:	88fb      	ldrh	r3, [r7, #6]
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d00a      	beq.n	8001d1a <CRC16_OUT+0x56>
      {
      crc >>= 1;
 8001d04:	88fb      	ldrh	r3, [r7, #6]
 8001d06:	085b      	lsrs	r3, r3, #1
 8001d08:	80fb      	strh	r3, [r7, #6]
      crc ^= 0xA001;
 8001d0a:	88fb      	ldrh	r3, [r7, #6]
 8001d0c:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8001d10:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8001d14:	43db      	mvns	r3, r3
 8001d16:	80fb      	strh	r3, [r7, #6]
 8001d18:	e002      	b.n	8001d20 <CRC16_OUT+0x5c>
      }
    else
      crc >>= 1;
 8001d1a:	88fb      	ldrh	r3, [r7, #6]
 8001d1c:	085b      	lsrs	r3, r3, #1
 8001d1e:	80fb      	strh	r3, [r7, #6]
  for (i = 8; i != 0; i--)
 8001d20:	78fb      	ldrb	r3, [r7, #3]
 8001d22:	3b01      	subs	r3, #1
 8001d24:	70fb      	strb	r3, [r7, #3]
 8001d26:	78fb      	ldrb	r3, [r7, #3]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1e6      	bne.n	8001cfa <CRC16_OUT+0x36>
  for (pos = 0; pos < mb_buf_out_count; pos++)
 8001d2c:	88bb      	ldrh	r3, [r7, #4]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	80bb      	strh	r3, [r7, #4]
 8001d32:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <CRC16_OUT+0xc0>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	88ba      	ldrh	r2, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d3d3      	bcc.n	8001ce6 <CRC16_OUT+0x22>
    }
  }
  lo = crc & 0xFF;
 8001d3e:	88fb      	ldrh	r3, [r7, #6]
 8001d40:	70bb      	strb	r3, [r7, #2]
  hi = ( crc >> 8 ) & 0xFF;
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	0a1b      	lsrs	r3, r3, #8
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	707b      	strb	r3, [r7, #1]
  
  mb_buf_out[mb_buf_out_count++] = lo;
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <CRC16_OUT+0xc0>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	1c5a      	adds	r2, r3, #1
 8001d50:	b2d1      	uxtb	r1, r2
 8001d52:	4a0c      	ldr	r2, [pc, #48]	; (8001d84 <CRC16_OUT+0xc0>)
 8001d54:	7011      	strb	r1, [r2, #0]
 8001d56:	4619      	mov	r1, r3
 8001d58:	4a09      	ldr	r2, [pc, #36]	; (8001d80 <CRC16_OUT+0xbc>)
 8001d5a:	78bb      	ldrb	r3, [r7, #2]
 8001d5c:	5453      	strb	r3, [r2, r1]
  mb_buf_out[mb_buf_out_count++] = hi;
 8001d5e:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <CRC16_OUT+0xc0>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	1c5a      	adds	r2, r3, #1
 8001d64:	b2d1      	uxtb	r1, r2
 8001d66:	4a07      	ldr	r2, [pc, #28]	; (8001d84 <CRC16_OUT+0xc0>)
 8001d68:	7011      	strb	r1, [r2, #0]
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4a04      	ldr	r2, [pc, #16]	; (8001d80 <CRC16_OUT+0xbc>)
 8001d6e:	787b      	ldrb	r3, [r7, #1]
 8001d70:	5453      	strb	r3, [r2, r1]
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	2000436c 	.word	0x2000436c
 8001d84:	20004479 	.word	0x20004479

08001d88 <CRC16_IN>:

// Calculate CRC fro incoming buffer
// Return 0 - if CRC is correct, overwise return 0 
uint8_t CRC16_IN(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
  uint16_t crc = 0xFFFF;
 8001d8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d92:	80fb      	strh	r3, [r7, #6]
  uint16_t pos = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	80bb      	strh	r3, [r7, #4]
  uint8_t i =0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	70fb      	strb	r3, [r7, #3]
  uint8_t lo =0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	70bb      	strb	r3, [r7, #2]
  uint8_t hi =0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	707b      	strb	r3, [r7, #1]
  
  for (pos = 0; pos < mb_buf_in_count-2; pos++)
 8001da4:	2300      	movs	r3, #0
 8001da6:	80bb      	strh	r3, [r7, #4]
 8001da8:	e025      	b.n	8001df6 <CRC16_IN+0x6e>
  {
    crc ^= mb_buf_in[pos];
 8001daa:	88bb      	ldrh	r3, [r7, #4]
 8001dac:	4a24      	ldr	r2, [pc, #144]	; (8001e40 <CRC16_IN+0xb8>)
 8001dae:	5cd3      	ldrb	r3, [r2, r3]
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	88fb      	ldrh	r3, [r7, #6]
 8001db4:	4053      	eors	r3, r2
 8001db6:	80fb      	strh	r3, [r7, #6]

  for (i = 8; i != 0; i--)
 8001db8:	2308      	movs	r3, #8
 8001dba:	70fb      	strb	r3, [r7, #3]
 8001dbc:	e015      	b.n	8001dea <CRC16_IN+0x62>
    {
    if ((crc & 0x0001) != 0)
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d00a      	beq.n	8001dde <CRC16_IN+0x56>
      {
      crc >>= 1;
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	085b      	lsrs	r3, r3, #1
 8001dcc:	80fb      	strh	r3, [r7, #6]
      crc ^= 0xA001;
 8001dce:	88fb      	ldrh	r3, [r7, #6]
 8001dd0:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8001dd4:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	80fb      	strh	r3, [r7, #6]
 8001ddc:	e002      	b.n	8001de4 <CRC16_IN+0x5c>
      }
    else
      crc >>= 1;
 8001dde:	88fb      	ldrh	r3, [r7, #6]
 8001de0:	085b      	lsrs	r3, r3, #1
 8001de2:	80fb      	strh	r3, [r7, #6]
  for (i = 8; i != 0; i--)
 8001de4:	78fb      	ldrb	r3, [r7, #3]
 8001de6:	3b01      	subs	r3, #1
 8001de8:	70fb      	strb	r3, [r7, #3]
 8001dea:	78fb      	ldrb	r3, [r7, #3]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1e6      	bne.n	8001dbe <CRC16_IN+0x36>
  for (pos = 0; pos < mb_buf_in_count-2; pos++)
 8001df0:	88bb      	ldrh	r3, [r7, #4]
 8001df2:	3301      	adds	r3, #1
 8001df4:	80bb      	strh	r3, [r7, #4]
 8001df6:	88ba      	ldrh	r2, [r7, #4]
 8001df8:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <CRC16_IN+0xbc>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	3b02      	subs	r3, #2
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	dbd3      	blt.n	8001daa <CRC16_IN+0x22>
    }
  }
  lo = crc & 0xFF;
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	70bb      	strb	r3, [r7, #2]
  hi = ( crc >> 8 ) & 0xFF;
 8001e06:	88fb      	ldrh	r3, [r7, #6]
 8001e08:	0a1b      	lsrs	r3, r3, #8
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	707b      	strb	r3, [r7, #1]
  if( (mb_buf_in[mb_buf_in_count-2] == lo) && 
 8001e0e:	4b0d      	ldr	r3, [pc, #52]	; (8001e44 <CRC16_IN+0xbc>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	3b02      	subs	r3, #2
 8001e14:	4a0a      	ldr	r2, [pc, #40]	; (8001e40 <CRC16_IN+0xb8>)
 8001e16:	5cd3      	ldrb	r3, [r2, r3]
 8001e18:	78ba      	ldrb	r2, [r7, #2]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d109      	bne.n	8001e32 <CRC16_IN+0xaa>
       (mb_buf_in[mb_buf_in_count-1] == hi) )
 8001e1e:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <CRC16_IN+0xbc>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	3b01      	subs	r3, #1
 8001e24:	4a06      	ldr	r2, [pc, #24]	; (8001e40 <CRC16_IN+0xb8>)
 8001e26:	5cd3      	ldrb	r3, [r2, r3]
  if( (mb_buf_in[mb_buf_in_count-2] == lo) && 
 8001e28:	787a      	ldrb	r2, [r7, #1]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d101      	bne.n	8001e32 <CRC16_IN+0xaa>
    {
      return 0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	e000      	b.n	8001e34 <CRC16_IN+0xac>
    }
  return 1;
 8001e32:	2301      	movs	r3, #1
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	2000447c 	.word	0x2000447c
 8001e44:	20004478 	.word	0x20004478

08001e48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	4b12      	ldr	r3, [pc, #72]	; (8001e9c <HAL_MspInit+0x54>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e56:	4a11      	ldr	r2, [pc, #68]	; (8001e9c <HAL_MspInit+0x54>)
 8001e58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <HAL_MspInit+0x54>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	603b      	str	r3, [r7, #0]
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <HAL_MspInit+0x54>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <HAL_MspInit+0x54>)
 8001e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e78:	6413      	str	r3, [r2, #64]	; 0x40
 8001e7a:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HAL_MspInit+0x54>)
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e86:	2200      	movs	r2, #0
 8001e88:	210f      	movs	r1, #15
 8001e8a:	f06f 0001 	mvn.w	r0, #1
 8001e8e:	f000 fac3 	bl	8002418 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800

08001ea0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	; 0x28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a19      	ldr	r2, [pc, #100]	; (8001f24 <HAL_I2C_MspInit+0x84>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d12b      	bne.n	8001f1a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
 8001ec6:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <HAL_I2C_MspInit+0x88>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	4a17      	ldr	r2, [pc, #92]	; (8001f28 <HAL_I2C_MspInit+0x88>)
 8001ecc:	f043 0302 	orr.w	r3, r3, #2
 8001ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed2:	4b15      	ldr	r3, [pc, #84]	; (8001f28 <HAL_I2C_MspInit+0x88>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ede:	23c0      	movs	r3, #192	; 0xc0
 8001ee0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ee2:	2312      	movs	r3, #18
 8001ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eea:	2303      	movs	r3, #3
 8001eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001eee:	2304      	movs	r3, #4
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	480c      	ldr	r0, [pc, #48]	; (8001f2c <HAL_I2C_MspInit+0x8c>)
 8001efa:	f000 feb9 	bl	8002c70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <HAL_I2C_MspInit+0x88>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	4a08      	ldr	r2, [pc, #32]	; (8001f28 <HAL_I2C_MspInit+0x88>)
 8001f08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0e:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <HAL_I2C_MspInit+0x88>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f1a:	bf00      	nop
 8001f1c:	3728      	adds	r7, #40	; 0x28
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40005400 	.word	0x40005400
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40020400 	.word	0x40020400

08001f30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	; 0x28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f38:	f107 0314 	add.w	r3, r7, #20
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a34      	ldr	r2, [pc, #208]	; (8002020 <HAL_UART_MspInit+0xf0>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d162      	bne.n	8002018 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	613b      	str	r3, [r7, #16]
 8001f56:	4b33      	ldr	r3, [pc, #204]	; (8002024 <HAL_UART_MspInit+0xf4>)
 8001f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5a:	4a32      	ldr	r2, [pc, #200]	; (8002024 <HAL_UART_MspInit+0xf4>)
 8001f5c:	f043 0320 	orr.w	r3, r3, #32
 8001f60:	6453      	str	r3, [r2, #68]	; 0x44
 8001f62:	4b30      	ldr	r3, [pc, #192]	; (8002024 <HAL_UART_MspInit+0xf4>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f66:	f003 0320 	and.w	r3, r3, #32
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	4b2c      	ldr	r3, [pc, #176]	; (8002024 <HAL_UART_MspInit+0xf4>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	4a2b      	ldr	r2, [pc, #172]	; (8002024 <HAL_UART_MspInit+0xf4>)
 8001f78:	f043 0304 	orr.w	r3, r3, #4
 8001f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7e:	4b29      	ldr	r3, [pc, #164]	; (8002024 <HAL_UART_MspInit+0xf4>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	f003 0304 	and.w	r3, r3, #4
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f8a:	23c0      	movs	r3, #192	; 0xc0
 8001f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f96:	2303      	movs	r3, #3
 8001f98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001f9a:	2308      	movs	r3, #8
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4820      	ldr	r0, [pc, #128]	; (8002028 <HAL_UART_MspInit+0xf8>)
 8001fa6:	f000 fe63 	bl	8002c70 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001faa:	4b20      	ldr	r3, [pc, #128]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fac:	4a20      	ldr	r2, [pc, #128]	; (8002030 <HAL_UART_MspInit+0x100>)
 8001fae:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001fb0:	4b1e      	ldr	r3, [pc, #120]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fb2:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001fb6:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fb8:	4b1c      	ldr	r3, [pc, #112]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fbe:	4b1b      	ldr	r3, [pc, #108]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001fc4:	4b19      	ldr	r3, [pc, #100]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fca:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fcc:	4b17      	ldr	r3, [pc, #92]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fd2:	4b16      	ldr	r3, [pc, #88]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8001fd8:	4b14      	ldr	r3, [pc, #80]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fde:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001fe0:	4b12      	ldr	r3, [pc, #72]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fe6:	4b11      	ldr	r3, [pc, #68]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001fec:	480f      	ldr	r0, [pc, #60]	; (800202c <HAL_UART_MspInit+0xfc>)
 8001fee:	f000 fa3d 	bl	800246c <HAL_DMA_Init>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001ff8:	f7ff fbf2 	bl	80017e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a0b      	ldr	r2, [pc, #44]	; (800202c <HAL_UART_MspInit+0xfc>)
 8002000:	635a      	str	r2, [r3, #52]	; 0x34
 8002002:	4a0a      	ldr	r2, [pc, #40]	; (800202c <HAL_UART_MspInit+0xfc>)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002008:	2200      	movs	r2, #0
 800200a:	2105      	movs	r1, #5
 800200c:	2047      	movs	r0, #71	; 0x47
 800200e:	f000 fa03 	bl	8002418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002012:	2047      	movs	r0, #71	; 0x47
 8002014:	f000 fa1c 	bl	8002450 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002018:	bf00      	nop
 800201a:	3728      	adds	r7, #40	; 0x28
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40011400 	.word	0x40011400
 8002024:	40023800 	.word	0x40023800
 8002028:	40020800 	.word	0x40020800
 800202c:	2000405c 	.word	0x2000405c
 8002030:	40026428 	.word	0x40026428

08002034 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08c      	sub	sp, #48	; 0x30
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800203c:	2300      	movs	r3, #0
 800203e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002040:	2300      	movs	r3, #0
 8002042:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0); 
 8002044:	2200      	movs	r2, #0
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	201d      	movs	r0, #29
 800204a:	f000 f9e5 	bl	8002418 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn); 
 800204e:	201d      	movs	r0, #29
 8002050:	f000 f9fe 	bl	8002450 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002054:	2300      	movs	r3, #0
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	4b1f      	ldr	r3, [pc, #124]	; (80020d8 <HAL_InitTick+0xa4>)
 800205a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205c:	4a1e      	ldr	r2, [pc, #120]	; (80020d8 <HAL_InitTick+0xa4>)
 800205e:	f043 0302 	orr.w	r3, r3, #2
 8002062:	6413      	str	r3, [r2, #64]	; 0x40
 8002064:	4b1c      	ldr	r3, [pc, #112]	; (80020d8 <HAL_InitTick+0xa4>)
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002070:	f107 0210 	add.w	r2, r7, #16
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f002 fb80 	bl	8004780 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002080:	f002 fb56 	bl	8004730 <HAL_RCC_GetPCLK1Freq>
 8002084:	4603      	mov	r3, r0
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800208a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208c:	4a13      	ldr	r2, [pc, #76]	; (80020dc <HAL_InitTick+0xa8>)
 800208e:	fba2 2303 	umull	r2, r3, r2, r3
 8002092:	0c9b      	lsrs	r3, r3, #18
 8002094:	3b01      	subs	r3, #1
 8002096:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002098:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <HAL_InitTick+0xac>)
 800209a:	4a12      	ldr	r2, [pc, #72]	; (80020e4 <HAL_InitTick+0xb0>)
 800209c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 800209e:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <HAL_InitTick+0xac>)
 80020a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020a4:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80020a6:	4a0e      	ldr	r2, [pc, #56]	; (80020e0 <HAL_InitTick+0xac>)
 80020a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020aa:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80020ac:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <HAL_InitTick+0xac>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b2:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_InitTick+0xac>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80020b8:	4809      	ldr	r0, [pc, #36]	; (80020e0 <HAL_InitTick+0xac>)
 80020ba:	f002 fb93 	bl	80047e4 <HAL_TIM_Base_Init>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d104      	bne.n	80020ce <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80020c4:	4806      	ldr	r0, [pc, #24]	; (80020e0 <HAL_InitTick+0xac>)
 80020c6:	f002 fbc2 	bl	800484e <HAL_TIM_Base_Start_IT>
 80020ca:	4603      	mov	r3, r0
 80020cc:	e000      	b.n	80020d0 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3730      	adds	r7, #48	; 0x30
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40023800 	.word	0x40023800
 80020dc:	431bde83 	.word	0x431bde83
 80020e0:	2000457c 	.word	0x2000457c
 80020e4:	40000400 	.word	0x40000400

080020e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <HardFault_Handler+0x4>

080020fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002100:	e7fe      	b.n	8002100 <MemManage_Handler+0x4>

08002102 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002106:	e7fe      	b.n	8002106 <BusFault_Handler+0x4>

08002108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800210c:	e7fe      	b.n	800210c <UsageFault_Handler+0x4>

0800210e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002120:	4802      	ldr	r0, [pc, #8]	; (800212c <TIM3_IRQHandler+0x10>)
 8002122:	f002 fbb8 	bl	8004896 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002126:	bf00      	nop
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	2000457c 	.word	0x2000457c

08002130 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002134:	4802      	ldr	r0, [pc, #8]	; (8002140 <DMA2_Stream1_IRQHandler+0x10>)
 8002136:	f000 fb31 	bl	800279c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	2000405c 	.word	0x2000405c

08002144 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002148:	4803      	ldr	r0, [pc, #12]	; (8002158 <USART6_IRQHandler+0x14>)
 800214a:	f002 ff4b 	bl	8004fe4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */
  USER_UART_IRQHandler(&huart6); //usart6 idle interrupt
 800214e:	4802      	ldr	r0, [pc, #8]	; (8002158 <USART6_IRQHandler+0x14>)
 8002150:	f7ff f9ba 	bl	80014c8 <USER_UART_IRQHandler>
  /* USER CODE END USART6_IRQn 1 */
}
 8002154:	bf00      	nop
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20004154 	.word	0x20004154

0800215c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002160:	4b08      	ldr	r3, [pc, #32]	; (8002184 <SystemInit+0x28>)
 8002162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002166:	4a07      	ldr	r2, [pc, #28]	; (8002184 <SystemInit+0x28>)
 8002168:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800216c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002170:	4b04      	ldr	r3, [pc, #16]	; (8002184 <SystemInit+0x28>)
 8002172:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002176:	609a      	str	r2, [r3, #8]
#endif
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002188:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800218c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800218e:	e003      	b.n	8002198 <LoopCopyDataInit>

08002190 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002190:	4b0c      	ldr	r3, [pc, #48]	; (80021c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002192:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002194:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002196:	3104      	adds	r1, #4

08002198 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002198:	480b      	ldr	r0, [pc, #44]	; (80021c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800219a:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800219c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800219e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021a0:	d3f6      	bcc.n	8002190 <CopyDataInit>
  ldr  r2, =_sbss
 80021a2:	4a0b      	ldr	r2, [pc, #44]	; (80021d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021a4:	e002      	b.n	80021ac <LoopFillZerobss>

080021a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021a8:	f842 3b04 	str.w	r3, [r2], #4

080021ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021ac:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021b0:	d3f9      	bcc.n	80021a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021b2:	f7ff ffd3 	bl	800215c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021b6:	f006 f84f 	bl	8008258 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ba:	f7fe ff41 	bl	8001040 <main>
  bx  lr    
 80021be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021c0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80021c4:	08009388 	.word	0x08009388
  ldr  r0, =_sdata
 80021c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80021cc:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 80021d0:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 80021d4:	200045c0 	.word	0x200045c0

080021d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021d8:	e7fe      	b.n	80021d8 <ADC_IRQHandler>
	...

080021dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021e0:	4b0e      	ldr	r3, [pc, #56]	; (800221c <HAL_Init+0x40>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a0d      	ldr	r2, [pc, #52]	; (800221c <HAL_Init+0x40>)
 80021e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021ec:	4b0b      	ldr	r3, [pc, #44]	; (800221c <HAL_Init+0x40>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0a      	ldr	r2, [pc, #40]	; (800221c <HAL_Init+0x40>)
 80021f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021f8:	4b08      	ldr	r3, [pc, #32]	; (800221c <HAL_Init+0x40>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a07      	ldr	r2, [pc, #28]	; (800221c <HAL_Init+0x40>)
 80021fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002202:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002204:	2003      	movs	r0, #3
 8002206:	f000 f8fc 	bl	8002402 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800220a:	2000      	movs	r0, #0
 800220c:	f7ff ff12 	bl	8002034 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002210:	f7ff fe1a 	bl	8001e48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40023c00 	.word	0x40023c00

08002220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002224:	4b06      	ldr	r3, [pc, #24]	; (8002240 <HAL_IncTick+0x20>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	461a      	mov	r2, r3
 800222a:	4b06      	ldr	r3, [pc, #24]	; (8002244 <HAL_IncTick+0x24>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4413      	add	r3, r2
 8002230:	4a04      	ldr	r2, [pc, #16]	; (8002244 <HAL_IncTick+0x24>)
 8002232:	6013      	str	r3, [r2, #0]
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	20000008 	.word	0x20000008
 8002244:	200045bc 	.word	0x200045bc

08002248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return uwTick;
 800224c:	4b03      	ldr	r3, [pc, #12]	; (800225c <HAL_GetTick+0x14>)
 800224e:	681b      	ldr	r3, [r3, #0]
}
 8002250:	4618      	mov	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	200045bc 	.word	0x200045bc

08002260 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002268:	f7ff ffee 	bl	8002248 <HAL_GetTick>
 800226c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002278:	d005      	beq.n	8002286 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800227a:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <HAL_Delay+0x44>)
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	461a      	mov	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	4413      	add	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002286:	bf00      	nop
 8002288:	f7ff ffde 	bl	8002248 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	429a      	cmp	r2, r3
 8002296:	d8f7      	bhi.n	8002288 <HAL_Delay+0x28>
  {
  }
}
 8002298:	bf00      	nop
 800229a:	bf00      	nop
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000008 	.word	0x20000008

080022a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b8:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <__NVIC_SetPriorityGrouping+0x44>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022c4:	4013      	ands	r3, r2
 80022c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022da:	4a04      	ldr	r2, [pc, #16]	; (80022ec <__NVIC_SetPriorityGrouping+0x44>)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	60d3      	str	r3, [r2, #12]
}
 80022e0:	bf00      	nop
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	e000ed00 	.word	0xe000ed00

080022f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022f4:	4b04      	ldr	r3, [pc, #16]	; (8002308 <__NVIC_GetPriorityGrouping+0x18>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	0a1b      	lsrs	r3, r3, #8
 80022fa:	f003 0307 	and.w	r3, r3, #7
}
 80022fe:	4618      	mov	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	e000ed00 	.word	0xe000ed00

0800230c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231a:	2b00      	cmp	r3, #0
 800231c:	db0b      	blt.n	8002336 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	f003 021f 	and.w	r2, r3, #31
 8002324:	4907      	ldr	r1, [pc, #28]	; (8002344 <__NVIC_EnableIRQ+0x38>)
 8002326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232a:	095b      	lsrs	r3, r3, #5
 800232c:	2001      	movs	r0, #1
 800232e:	fa00 f202 	lsl.w	r2, r0, r2
 8002332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002336:	bf00      	nop
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	e000e100 	.word	0xe000e100

08002348 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	4603      	mov	r3, r0
 8002350:	6039      	str	r1, [r7, #0]
 8002352:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002358:	2b00      	cmp	r3, #0
 800235a:	db0a      	blt.n	8002372 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	b2da      	uxtb	r2, r3
 8002360:	490c      	ldr	r1, [pc, #48]	; (8002394 <__NVIC_SetPriority+0x4c>)
 8002362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002366:	0112      	lsls	r2, r2, #4
 8002368:	b2d2      	uxtb	r2, r2
 800236a:	440b      	add	r3, r1
 800236c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002370:	e00a      	b.n	8002388 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	b2da      	uxtb	r2, r3
 8002376:	4908      	ldr	r1, [pc, #32]	; (8002398 <__NVIC_SetPriority+0x50>)
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	f003 030f 	and.w	r3, r3, #15
 800237e:	3b04      	subs	r3, #4
 8002380:	0112      	lsls	r2, r2, #4
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	440b      	add	r3, r1
 8002386:	761a      	strb	r2, [r3, #24]
}
 8002388:	bf00      	nop
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	e000e100 	.word	0xe000e100
 8002398:	e000ed00 	.word	0xe000ed00

0800239c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800239c:	b480      	push	{r7}
 800239e:	b089      	sub	sp, #36	; 0x24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	f1c3 0307 	rsb	r3, r3, #7
 80023b6:	2b04      	cmp	r3, #4
 80023b8:	bf28      	it	cs
 80023ba:	2304      	movcs	r3, #4
 80023bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	3304      	adds	r3, #4
 80023c2:	2b06      	cmp	r3, #6
 80023c4:	d902      	bls.n	80023cc <NVIC_EncodePriority+0x30>
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	3b03      	subs	r3, #3
 80023ca:	e000      	b.n	80023ce <NVIC_EncodePriority+0x32>
 80023cc:	2300      	movs	r3, #0
 80023ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d0:	f04f 32ff 	mov.w	r2, #4294967295
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43da      	mvns	r2, r3
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	401a      	ands	r2, r3
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023e4:	f04f 31ff 	mov.w	r1, #4294967295
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	fa01 f303 	lsl.w	r3, r1, r3
 80023ee:	43d9      	mvns	r1, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f4:	4313      	orrs	r3, r2
         );
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3724      	adds	r7, #36	; 0x24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b082      	sub	sp, #8
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff ff4c 	bl	80022a8 <__NVIC_SetPriorityGrouping>
}
 8002410:	bf00      	nop
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
 8002424:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800242a:	f7ff ff61 	bl	80022f0 <__NVIC_GetPriorityGrouping>
 800242e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	68b9      	ldr	r1, [r7, #8]
 8002434:	6978      	ldr	r0, [r7, #20]
 8002436:	f7ff ffb1 	bl	800239c <NVIC_EncodePriority>
 800243a:	4602      	mov	r2, r0
 800243c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002440:	4611      	mov	r1, r2
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff ff80 	bl	8002348 <__NVIC_SetPriority>
}
 8002448:	bf00      	nop
 800244a:	3718      	adds	r7, #24
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	4618      	mov	r0, r3
 8002460:	f7ff ff54 	bl	800230c <__NVIC_EnableIRQ>
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002478:	f7ff fee6 	bl	8002248 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d101      	bne.n	8002488 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e099      	b.n	80025bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2202      	movs	r2, #2
 8002494:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f022 0201 	bic.w	r2, r2, #1
 80024a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024a8:	e00f      	b.n	80024ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024aa:	f7ff fecd 	bl	8002248 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b05      	cmp	r3, #5
 80024b6:	d908      	bls.n	80024ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2220      	movs	r2, #32
 80024bc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2203      	movs	r2, #3
 80024c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e078      	b.n	80025bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1e8      	bne.n	80024aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	4b38      	ldr	r3, [pc, #224]	; (80025c4 <HAL_DMA_Init+0x158>)
 80024e4:	4013      	ands	r3, r2
 80024e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685a      	ldr	r2, [r3, #4]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	691b      	ldr	r3, [r3, #16]
 80024fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002502:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800250e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	4313      	orrs	r3, r2
 800251a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002520:	2b04      	cmp	r3, #4
 8002522:	d107      	bne.n	8002534 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252c:	4313      	orrs	r3, r2
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	4313      	orrs	r3, r2
 8002532:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	695b      	ldr	r3, [r3, #20]
 8002542:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	f023 0307 	bic.w	r3, r3, #7
 800254a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002550:	697a      	ldr	r2, [r7, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255a:	2b04      	cmp	r3, #4
 800255c:	d117      	bne.n	800258e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	4313      	orrs	r3, r2
 8002566:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00e      	beq.n	800258e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f000 fb01 	bl	8002b78 <DMA_CheckFifoParam>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d008      	beq.n	800258e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2240      	movs	r2, #64	; 0x40
 8002580:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800258a:	2301      	movs	r3, #1
 800258c:	e016      	b.n	80025bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 fab8 	bl	8002b0c <DMA_CalcBaseAndBitshift>
 800259c:	4603      	mov	r3, r0
 800259e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025a4:	223f      	movs	r2, #63	; 0x3f
 80025a6:	409a      	lsls	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	f010803f 	.word	0xf010803f

080025c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
 80025d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d101      	bne.n	80025ee <HAL_DMA_Start_IT+0x26>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e040      	b.n	8002670 <HAL_DMA_Start_IT+0xa8>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d12f      	bne.n	8002662 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2202      	movs	r2, #2
 8002606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	68b9      	ldr	r1, [r7, #8]
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f000 fa4a 	bl	8002ab0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002620:	223f      	movs	r2, #63	; 0x3f
 8002622:	409a      	lsls	r2, r3
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 0216 	orr.w	r2, r2, #22
 8002636:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	2b00      	cmp	r3, #0
 800263e:	d007      	beq.n	8002650 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0208 	orr.w	r2, r2, #8
 800264e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f042 0201 	orr.w	r2, r2, #1
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	e005      	b.n	800266e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800266a:	2302      	movs	r3, #2
 800266c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800266e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002670:	4618      	mov	r0, r3
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002684:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002686:	f7ff fddf 	bl	8002248 <HAL_GetTick>
 800268a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d008      	beq.n	80026aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2280      	movs	r2, #128	; 0x80
 800269c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e052      	b.n	8002750 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 0216 	bic.w	r2, r2, #22
 80026b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	695a      	ldr	r2, [r3, #20]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d103      	bne.n	80026da <HAL_DMA_Abort+0x62>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d007      	beq.n	80026ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f022 0208 	bic.w	r2, r2, #8
 80026e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 0201 	bic.w	r2, r2, #1
 80026f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026fa:	e013      	b.n	8002724 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026fc:	f7ff fda4 	bl	8002248 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b05      	cmp	r3, #5
 8002708:	d90c      	bls.n	8002724 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2220      	movs	r2, #32
 800270e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2203      	movs	r2, #3
 800271c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e015      	b.n	8002750 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1e4      	bne.n	80026fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002736:	223f      	movs	r2, #63	; 0x3f
 8002738:	409a      	lsls	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d004      	beq.n	8002776 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2280      	movs	r2, #128	; 0x80
 8002770:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e00c      	b.n	8002790 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2205      	movs	r2, #5
 800277a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0201 	bic.w	r2, r2, #1
 800278c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80027a4:	2300      	movs	r3, #0
 80027a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027a8:	4b92      	ldr	r3, [pc, #584]	; (80029f4 <HAL_DMA_IRQHandler+0x258>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a92      	ldr	r2, [pc, #584]	; (80029f8 <HAL_DMA_IRQHandler+0x25c>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	0a9b      	lsrs	r3, r3, #10
 80027b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c6:	2208      	movs	r2, #8
 80027c8:	409a      	lsls	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4013      	ands	r3, r2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d01a      	beq.n	8002808 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0304 	and.w	r3, r3, #4
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d013      	beq.n	8002808 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 0204 	bic.w	r2, r2, #4
 80027ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f4:	2208      	movs	r2, #8
 80027f6:	409a      	lsls	r2, r3
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002800:	f043 0201 	orr.w	r2, r3, #1
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800280c:	2201      	movs	r2, #1
 800280e:	409a      	lsls	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4013      	ands	r3, r2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d012      	beq.n	800283e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00b      	beq.n	800283e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800282a:	2201      	movs	r2, #1
 800282c:	409a      	lsls	r2, r3
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002836:	f043 0202 	orr.w	r2, r3, #2
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002842:	2204      	movs	r2, #4
 8002844:	409a      	lsls	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	4013      	ands	r3, r2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d012      	beq.n	8002874 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00b      	beq.n	8002874 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002860:	2204      	movs	r2, #4
 8002862:	409a      	lsls	r2, r3
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800286c:	f043 0204 	orr.w	r2, r3, #4
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002878:	2210      	movs	r2, #16
 800287a:	409a      	lsls	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4013      	ands	r3, r2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d043      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0308 	and.w	r3, r3, #8
 800288e:	2b00      	cmp	r3, #0
 8002890:	d03c      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002896:	2210      	movs	r2, #16
 8002898:	409a      	lsls	r2, r3
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d018      	beq.n	80028de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d108      	bne.n	80028cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d024      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	4798      	blx	r3
 80028ca:	e01f      	b.n	800290c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d01b      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	4798      	blx	r3
 80028dc:	e016      	b.n	800290c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d107      	bne.n	80028fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0208 	bic.w	r2, r2, #8
 80028fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002910:	2220      	movs	r2, #32
 8002912:	409a      	lsls	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4013      	ands	r3, r2
 8002918:	2b00      	cmp	r3, #0
 800291a:	f000 808e 	beq.w	8002a3a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 8086 	beq.w	8002a3a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002932:	2220      	movs	r2, #32
 8002934:	409a      	lsls	r2, r3
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b05      	cmp	r3, #5
 8002944:	d136      	bne.n	80029b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0216 	bic.w	r2, r2, #22
 8002954:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695a      	ldr	r2, [r3, #20]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002964:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	2b00      	cmp	r3, #0
 800296c:	d103      	bne.n	8002976 <HAL_DMA_IRQHandler+0x1da>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002972:	2b00      	cmp	r3, #0
 8002974:	d007      	beq.n	8002986 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0208 	bic.w	r2, r2, #8
 8002984:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800298a:	223f      	movs	r2, #63	; 0x3f
 800298c:	409a      	lsls	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d07d      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	4798      	blx	r3
        }
        return;
 80029b2:	e078      	b.n	8002aa6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d01c      	beq.n	80029fc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d108      	bne.n	80029e2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d030      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	4798      	blx	r3
 80029e0:	e02b      	b.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d027      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	4798      	blx	r3
 80029f2:	e022      	b.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
 80029f4:	20000000 	.word	0x20000000
 80029f8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10f      	bne.n	8002a2a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0210 	bic.w	r2, r2, #16
 8002a18:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d032      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d022      	beq.n	8002a94 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2205      	movs	r2, #5
 8002a52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f022 0201 	bic.w	r2, r2, #1
 8002a64:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	60bb      	str	r3, [r7, #8]
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d307      	bcc.n	8002a82 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1f2      	bne.n	8002a66 <HAL_DMA_IRQHandler+0x2ca>
 8002a80:	e000      	b.n	8002a84 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002a82:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
 8002aa4:	e000      	b.n	8002aa8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002aa6:	bf00      	nop
    }
  }
}
 8002aa8:	3718      	adds	r7, #24
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop

08002ab0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
 8002abc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002acc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	2b40      	cmp	r3, #64	; 0x40
 8002adc:	d108      	bne.n	8002af0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002aee:	e007      	b.n	8002b00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	60da      	str	r2, [r3, #12]
}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	3b10      	subs	r3, #16
 8002b1c:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <DMA_CalcBaseAndBitshift+0x64>)
 8002b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b22:	091b      	lsrs	r3, r3, #4
 8002b24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b26:	4a13      	ldr	r2, [pc, #76]	; (8002b74 <DMA_CalcBaseAndBitshift+0x68>)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	d909      	bls.n	8002b4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002b42:	f023 0303 	bic.w	r3, r3, #3
 8002b46:	1d1a      	adds	r2, r3, #4
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	659a      	str	r2, [r3, #88]	; 0x58
 8002b4c:	e007      	b.n	8002b5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002b56:	f023 0303 	bic.w	r3, r3, #3
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	aaaaaaab 	.word	0xaaaaaaab
 8002b74:	0800932c 	.word	0x0800932c

08002b78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b80:	2300      	movs	r3, #0
 8002b82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d11f      	bne.n	8002bd2 <DMA_CheckFifoParam+0x5a>
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	d856      	bhi.n	8002c46 <DMA_CheckFifoParam+0xce>
 8002b98:	a201      	add	r2, pc, #4	; (adr r2, 8002ba0 <DMA_CheckFifoParam+0x28>)
 8002b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b9e:	bf00      	nop
 8002ba0:	08002bb1 	.word	0x08002bb1
 8002ba4:	08002bc3 	.word	0x08002bc3
 8002ba8:	08002bb1 	.word	0x08002bb1
 8002bac:	08002c47 	.word	0x08002c47
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d046      	beq.n	8002c4a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bc0:	e043      	b.n	8002c4a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002bca:	d140      	bne.n	8002c4e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bd0:	e03d      	b.n	8002c4e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bda:	d121      	bne.n	8002c20 <DMA_CheckFifoParam+0xa8>
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d837      	bhi.n	8002c52 <DMA_CheckFifoParam+0xda>
 8002be2:	a201      	add	r2, pc, #4	; (adr r2, 8002be8 <DMA_CheckFifoParam+0x70>)
 8002be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be8:	08002bf9 	.word	0x08002bf9
 8002bec:	08002bff 	.word	0x08002bff
 8002bf0:	08002bf9 	.word	0x08002bf9
 8002bf4:	08002c11 	.word	0x08002c11
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8002bfc:	e030      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d025      	beq.n	8002c56 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c0e:	e022      	b.n	8002c56 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c14:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002c18:	d11f      	bne.n	8002c5a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c1e:	e01c      	b.n	8002c5a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d903      	bls.n	8002c2e <DMA_CheckFifoParam+0xb6>
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d003      	beq.n	8002c34 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c2c:	e018      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	73fb      	strb	r3, [r7, #15]
      break;
 8002c32:	e015      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00e      	beq.n	8002c5e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	73fb      	strb	r3, [r7, #15]
      break;
 8002c44:	e00b      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      break;
 8002c46:	bf00      	nop
 8002c48:	e00a      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c4a:	bf00      	nop
 8002c4c:	e008      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c4e:	bf00      	nop
 8002c50:	e006      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c52:	bf00      	nop
 8002c54:	e004      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c56:	bf00      	nop
 8002c58:	e002      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c5a:	bf00      	nop
 8002c5c:	e000      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c5e:	bf00      	nop
    }
  } 
  
  return status; 
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3714      	adds	r7, #20
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop

08002c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	; 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c86:	2300      	movs	r3, #0
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	e16b      	b.n	8002f64 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	f040 815a 	bne.w	8002f5e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d00b      	beq.n	8002cca <HAL_GPIO_Init+0x5a>
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d007      	beq.n	8002cca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cbe:	2b11      	cmp	r3, #17
 8002cc0:	d003      	beq.n	8002cca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b12      	cmp	r3, #18
 8002cc8:	d130      	bne.n	8002d2c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68da      	ldr	r2, [r3, #12]
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	fa02 f303 	lsl.w	r3, r2, r3
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d00:	2201      	movs	r2, #1
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	091b      	lsrs	r3, r3, #4
 8002d16:	f003 0201 	and.w	r2, r3, #1
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	2203      	movs	r2, #3
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4013      	ands	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d003      	beq.n	8002d6c <HAL_GPIO_Init+0xfc>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2b12      	cmp	r3, #18
 8002d6a:	d123      	bne.n	8002db4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	08da      	lsrs	r2, r3, #3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3208      	adds	r2, #8
 8002d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	220f      	movs	r2, #15
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	691a      	ldr	r2, [r3, #16]
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	08da      	lsrs	r2, r3, #3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3208      	adds	r2, #8
 8002dae:	69b9      	ldr	r1, [r7, #24]
 8002db0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	2203      	movs	r2, #3
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f003 0203 	and.w	r2, r3, #3
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 80b4 	beq.w	8002f5e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df6:	2300      	movs	r3, #0
 8002df8:	60fb      	str	r3, [r7, #12]
 8002dfa:	4b60      	ldr	r3, [pc, #384]	; (8002f7c <HAL_GPIO_Init+0x30c>)
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfe:	4a5f      	ldr	r2, [pc, #380]	; (8002f7c <HAL_GPIO_Init+0x30c>)
 8002e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e04:	6453      	str	r3, [r2, #68]	; 0x44
 8002e06:	4b5d      	ldr	r3, [pc, #372]	; (8002f7c <HAL_GPIO_Init+0x30c>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e12:	4a5b      	ldr	r2, [pc, #364]	; (8002f80 <HAL_GPIO_Init+0x310>)
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	089b      	lsrs	r3, r3, #2
 8002e18:	3302      	adds	r3, #2
 8002e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	220f      	movs	r2, #15
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a52      	ldr	r2, [pc, #328]	; (8002f84 <HAL_GPIO_Init+0x314>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d02b      	beq.n	8002e96 <HAL_GPIO_Init+0x226>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a51      	ldr	r2, [pc, #324]	; (8002f88 <HAL_GPIO_Init+0x318>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d025      	beq.n	8002e92 <HAL_GPIO_Init+0x222>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a50      	ldr	r2, [pc, #320]	; (8002f8c <HAL_GPIO_Init+0x31c>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d01f      	beq.n	8002e8e <HAL_GPIO_Init+0x21e>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a4f      	ldr	r2, [pc, #316]	; (8002f90 <HAL_GPIO_Init+0x320>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d019      	beq.n	8002e8a <HAL_GPIO_Init+0x21a>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a4e      	ldr	r2, [pc, #312]	; (8002f94 <HAL_GPIO_Init+0x324>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d013      	beq.n	8002e86 <HAL_GPIO_Init+0x216>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a4d      	ldr	r2, [pc, #308]	; (8002f98 <HAL_GPIO_Init+0x328>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d00d      	beq.n	8002e82 <HAL_GPIO_Init+0x212>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a4c      	ldr	r2, [pc, #304]	; (8002f9c <HAL_GPIO_Init+0x32c>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d007      	beq.n	8002e7e <HAL_GPIO_Init+0x20e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a4b      	ldr	r2, [pc, #300]	; (8002fa0 <HAL_GPIO_Init+0x330>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d101      	bne.n	8002e7a <HAL_GPIO_Init+0x20a>
 8002e76:	2307      	movs	r3, #7
 8002e78:	e00e      	b.n	8002e98 <HAL_GPIO_Init+0x228>
 8002e7a:	2308      	movs	r3, #8
 8002e7c:	e00c      	b.n	8002e98 <HAL_GPIO_Init+0x228>
 8002e7e:	2306      	movs	r3, #6
 8002e80:	e00a      	b.n	8002e98 <HAL_GPIO_Init+0x228>
 8002e82:	2305      	movs	r3, #5
 8002e84:	e008      	b.n	8002e98 <HAL_GPIO_Init+0x228>
 8002e86:	2304      	movs	r3, #4
 8002e88:	e006      	b.n	8002e98 <HAL_GPIO_Init+0x228>
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e004      	b.n	8002e98 <HAL_GPIO_Init+0x228>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e002      	b.n	8002e98 <HAL_GPIO_Init+0x228>
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <HAL_GPIO_Init+0x228>
 8002e96:	2300      	movs	r3, #0
 8002e98:	69fa      	ldr	r2, [r7, #28]
 8002e9a:	f002 0203 	and.w	r2, r2, #3
 8002e9e:	0092      	lsls	r2, r2, #2
 8002ea0:	4093      	lsls	r3, r2
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ea8:	4935      	ldr	r1, [pc, #212]	; (8002f80 <HAL_GPIO_Init+0x310>)
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	089b      	lsrs	r3, r3, #2
 8002eae:	3302      	adds	r3, #2
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002eb6:	4b3b      	ldr	r3, [pc, #236]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002eda:	4a32      	ldr	r2, [pc, #200]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ee0:	4b30      	ldr	r3, [pc, #192]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f04:	4a27      	ldr	r2, [pc, #156]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f0a:	4b26      	ldr	r3, [pc, #152]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	43db      	mvns	r3, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4013      	ands	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d003      	beq.n	8002f2e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f2e:	4a1d      	ldr	r2, [pc, #116]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f34:	4b1b      	ldr	r3, [pc, #108]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4013      	ands	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d003      	beq.n	8002f58 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f58:	4a12      	ldr	r2, [pc, #72]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	3301      	adds	r3, #1
 8002f62:	61fb      	str	r3, [r7, #28]
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	2b0f      	cmp	r3, #15
 8002f68:	f67f ae90 	bls.w	8002c8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f6c:	bf00      	nop
 8002f6e:	bf00      	nop
 8002f70:	3724      	adds	r7, #36	; 0x24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	40013800 	.word	0x40013800
 8002f84:	40020000 	.word	0x40020000
 8002f88:	40020400 	.word	0x40020400
 8002f8c:	40020800 	.word	0x40020800
 8002f90:	40020c00 	.word	0x40020c00
 8002f94:	40021000 	.word	0x40021000
 8002f98:	40021400 	.word	0x40021400
 8002f9c:	40021800 	.word	0x40021800
 8002fa0:	40021c00 	.word	0x40021c00
 8002fa4:	40013c00 	.word	0x40013c00

08002fa8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691a      	ldr	r2, [r3, #16]
 8002fb8:	887b      	ldrh	r3, [r7, #2]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d002      	beq.n	8002fc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	73fb      	strb	r3, [r7, #15]
 8002fc4:	e001      	b.n	8002fca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e12b      	b.n	8003242 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d106      	bne.n	8003004 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7fe ff4e 	bl	8001ea0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2224      	movs	r2, #36	; 0x24
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0201 	bic.w	r2, r2, #1
 800301a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800302a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800303a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800303c:	f001 fb78 	bl	8004730 <HAL_RCC_GetPCLK1Freq>
 8003040:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	4a81      	ldr	r2, [pc, #516]	; (800324c <HAL_I2C_Init+0x274>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d807      	bhi.n	800305c <HAL_I2C_Init+0x84>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4a80      	ldr	r2, [pc, #512]	; (8003250 <HAL_I2C_Init+0x278>)
 8003050:	4293      	cmp	r3, r2
 8003052:	bf94      	ite	ls
 8003054:	2301      	movls	r3, #1
 8003056:	2300      	movhi	r3, #0
 8003058:	b2db      	uxtb	r3, r3
 800305a:	e006      	b.n	800306a <HAL_I2C_Init+0x92>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4a7d      	ldr	r2, [pc, #500]	; (8003254 <HAL_I2C_Init+0x27c>)
 8003060:	4293      	cmp	r3, r2
 8003062:	bf94      	ite	ls
 8003064:	2301      	movls	r3, #1
 8003066:	2300      	movhi	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e0e7      	b.n	8003242 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4a78      	ldr	r2, [pc, #480]	; (8003258 <HAL_I2C_Init+0x280>)
 8003076:	fba2 2303 	umull	r2, r3, r2, r3
 800307a:	0c9b      	lsrs	r3, r3, #18
 800307c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68ba      	ldr	r2, [r7, #8]
 800308e:	430a      	orrs	r2, r1
 8003090:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	4a6a      	ldr	r2, [pc, #424]	; (800324c <HAL_I2C_Init+0x274>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d802      	bhi.n	80030ac <HAL_I2C_Init+0xd4>
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	3301      	adds	r3, #1
 80030aa:	e009      	b.n	80030c0 <HAL_I2C_Init+0xe8>
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80030b2:	fb02 f303 	mul.w	r3, r2, r3
 80030b6:	4a69      	ldr	r2, [pc, #420]	; (800325c <HAL_I2C_Init+0x284>)
 80030b8:	fba2 2303 	umull	r2, r3, r2, r3
 80030bc:	099b      	lsrs	r3, r3, #6
 80030be:	3301      	adds	r3, #1
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6812      	ldr	r2, [r2, #0]
 80030c4:	430b      	orrs	r3, r1
 80030c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80030d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	495c      	ldr	r1, [pc, #368]	; (800324c <HAL_I2C_Init+0x274>)
 80030dc:	428b      	cmp	r3, r1
 80030de:	d819      	bhi.n	8003114 <HAL_I2C_Init+0x13c>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	1e59      	subs	r1, r3, #1
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80030ee:	1c59      	adds	r1, r3, #1
 80030f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030f4:	400b      	ands	r3, r1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <HAL_I2C_Init+0x138>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	1e59      	subs	r1, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	fbb1 f3f3 	udiv	r3, r1, r3
 8003108:	3301      	adds	r3, #1
 800310a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800310e:	e051      	b.n	80031b4 <HAL_I2C_Init+0x1dc>
 8003110:	2304      	movs	r3, #4
 8003112:	e04f      	b.n	80031b4 <HAL_I2C_Init+0x1dc>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d111      	bne.n	8003140 <HAL_I2C_Init+0x168>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	1e58      	subs	r0, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6859      	ldr	r1, [r3, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	440b      	add	r3, r1
 800312a:	fbb0 f3f3 	udiv	r3, r0, r3
 800312e:	3301      	adds	r3, #1
 8003130:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003134:	2b00      	cmp	r3, #0
 8003136:	bf0c      	ite	eq
 8003138:	2301      	moveq	r3, #1
 800313a:	2300      	movne	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	e012      	b.n	8003166 <HAL_I2C_Init+0x18e>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	1e58      	subs	r0, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	440b      	add	r3, r1
 800314e:	0099      	lsls	r1, r3, #2
 8003150:	440b      	add	r3, r1
 8003152:	fbb0 f3f3 	udiv	r3, r0, r3
 8003156:	3301      	adds	r3, #1
 8003158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315c:	2b00      	cmp	r3, #0
 800315e:	bf0c      	ite	eq
 8003160:	2301      	moveq	r3, #1
 8003162:	2300      	movne	r3, #0
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <HAL_I2C_Init+0x196>
 800316a:	2301      	movs	r3, #1
 800316c:	e022      	b.n	80031b4 <HAL_I2C_Init+0x1dc>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10e      	bne.n	8003194 <HAL_I2C_Init+0x1bc>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1e58      	subs	r0, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6859      	ldr	r1, [r3, #4]
 800317e:	460b      	mov	r3, r1
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	440b      	add	r3, r1
 8003184:	fbb0 f3f3 	udiv	r3, r0, r3
 8003188:	3301      	adds	r3, #1
 800318a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800318e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003192:	e00f      	b.n	80031b4 <HAL_I2C_Init+0x1dc>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1e58      	subs	r0, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6859      	ldr	r1, [r3, #4]
 800319c:	460b      	mov	r3, r1
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	0099      	lsls	r1, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031aa:	3301      	adds	r3, #1
 80031ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031b4:	6879      	ldr	r1, [r7, #4]
 80031b6:	6809      	ldr	r1, [r1, #0]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69da      	ldr	r2, [r3, #28]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	431a      	orrs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	430a      	orrs	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6911      	ldr	r1, [r2, #16]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	68d2      	ldr	r2, [r2, #12]
 80031ee:	4311      	orrs	r1, r2
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6812      	ldr	r2, [r2, #0]
 80031f4:	430b      	orrs	r3, r1
 80031f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695a      	ldr	r2, [r3, #20]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	430a      	orrs	r2, r1
 8003212:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0201 	orr.w	r2, r2, #1
 8003222:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2220      	movs	r2, #32
 800322e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	000186a0 	.word	0x000186a0
 8003250:	001e847f 	.word	0x001e847f
 8003254:	003d08ff 	.word	0x003d08ff
 8003258:	431bde83 	.word	0x431bde83
 800325c:	10624dd3 	.word	0x10624dd3

08003260 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b088      	sub	sp, #32
 8003264:	af02      	add	r7, sp, #8
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	607a      	str	r2, [r7, #4]
 800326a:	461a      	mov	r2, r3
 800326c:	460b      	mov	r3, r1
 800326e:	817b      	strh	r3, [r7, #10]
 8003270:	4613      	mov	r3, r2
 8003272:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003274:	f7fe ffe8 	bl	8002248 <HAL_GetTick>
 8003278:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b20      	cmp	r3, #32
 8003284:	f040 80e0 	bne.w	8003448 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	2319      	movs	r3, #25
 800328e:	2201      	movs	r2, #1
 8003290:	4970      	ldr	r1, [pc, #448]	; (8003454 <HAL_I2C_Master_Transmit+0x1f4>)
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f000 fc56 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800329e:	2302      	movs	r3, #2
 80032a0:	e0d3      	b.n	800344a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d101      	bne.n	80032b0 <HAL_I2C_Master_Transmit+0x50>
 80032ac:	2302      	movs	r3, #2
 80032ae:	e0cc      	b.n	800344a <HAL_I2C_Master_Transmit+0x1ea>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d007      	beq.n	80032d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0201 	orr.w	r2, r2, #1
 80032d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2221      	movs	r2, #33	; 0x21
 80032ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2210      	movs	r2, #16
 80032f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	893a      	ldrh	r2, [r7, #8]
 8003306:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800330c:	b29a      	uxth	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	4a50      	ldr	r2, [pc, #320]	; (8003458 <HAL_I2C_Master_Transmit+0x1f8>)
 8003316:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003318:	8979      	ldrh	r1, [r7, #10]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	6a3a      	ldr	r2, [r7, #32]
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 fac2 	bl	80038a8 <I2C_MasterRequestWrite>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e08d      	b.n	800344a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	613b      	str	r3, [r7, #16]
 8003342:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003344:	e066      	b.n	8003414 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	6a39      	ldr	r1, [r7, #32]
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f000 fcd0 	bl	8003cf0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00d      	beq.n	8003372 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	2b04      	cmp	r3, #4
 800335c:	d107      	bne.n	800336e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800336c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e06b      	b.n	800344a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	781a      	ldrb	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003382:	1c5a      	adds	r2, r3, #1
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338c:	b29b      	uxth	r3, r3
 800338e:	3b01      	subs	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339a:	3b01      	subs	r3, #1
 800339c:	b29a      	uxth	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	f003 0304 	and.w	r3, r3, #4
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d11b      	bne.n	80033e8 <HAL_I2C_Master_Transmit+0x188>
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d017      	beq.n	80033e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	781a      	ldrb	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	1c5a      	adds	r2, r3, #1
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	3b01      	subs	r3, #1
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	6a39      	ldr	r1, [r7, #32]
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 fcc0 	bl	8003d72 <I2C_WaitOnBTFFlagUntilTimeout>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00d      	beq.n	8003414 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	d107      	bne.n	8003410 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800340e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e01a      	b.n	800344a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003418:	2b00      	cmp	r3, #0
 800341a:	d194      	bne.n	8003346 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800342a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2220      	movs	r2, #32
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003444:	2300      	movs	r3, #0
 8003446:	e000      	b.n	800344a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003448:	2302      	movs	r3, #2
  }
}
 800344a:	4618      	mov	r0, r3
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	00100002 	.word	0x00100002
 8003458:	ffff0000 	.word	0xffff0000

0800345c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b08c      	sub	sp, #48	; 0x30
 8003460:	af02      	add	r7, sp, #8
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	607a      	str	r2, [r7, #4]
 8003466:	461a      	mov	r2, r3
 8003468:	460b      	mov	r3, r1
 800346a:	817b      	strh	r3, [r7, #10]
 800346c:	4613      	mov	r3, r2
 800346e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003470:	f7fe feea 	bl	8002248 <HAL_GetTick>
 8003474:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b20      	cmp	r3, #32
 8003480:	f040 820b 	bne.w	800389a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	9300      	str	r3, [sp, #0]
 8003488:	2319      	movs	r3, #25
 800348a:	2201      	movs	r2, #1
 800348c:	497c      	ldr	r1, [pc, #496]	; (8003680 <HAL_I2C_Master_Receive+0x224>)
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 fb58 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800349a:	2302      	movs	r3, #2
 800349c:	e1fe      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d101      	bne.n	80034ac <HAL_I2C_Master_Receive+0x50>
 80034a8:	2302      	movs	r3, #2
 80034aa:	e1f7      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d007      	beq.n	80034d2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f042 0201 	orr.w	r2, r2, #1
 80034d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2222      	movs	r2, #34	; 0x22
 80034e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2210      	movs	r2, #16
 80034ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	893a      	ldrh	r2, [r7, #8]
 8003502:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003508:	b29a      	uxth	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4a5c      	ldr	r2, [pc, #368]	; (8003684 <HAL_I2C_Master_Receive+0x228>)
 8003512:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003514:	8979      	ldrh	r1, [r7, #10]
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 fa46 	bl	80039ac <I2C_MasterRequestRead>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e1b8      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800352e:	2b00      	cmp	r3, #0
 8003530:	d113      	bne.n	800355a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003532:	2300      	movs	r3, #0
 8003534:	623b      	str	r3, [r7, #32]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	623b      	str	r3, [r7, #32]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	623b      	str	r3, [r7, #32]
 8003546:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	e18c      	b.n	8003874 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355e:	2b01      	cmp	r3, #1
 8003560:	d11b      	bne.n	800359a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003570:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	61fb      	str	r3, [r7, #28]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	61fb      	str	r3, [r7, #28]
 8003586:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	e16c      	b.n	8003874 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d11b      	bne.n	80035da <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035c2:	2300      	movs	r3, #0
 80035c4:	61bb      	str	r3, [r7, #24]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	61bb      	str	r3, [r7, #24]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	61bb      	str	r3, [r7, #24]
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	e14c      	b.n	8003874 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ea:	2300      	movs	r3, #0
 80035ec:	617b      	str	r3, [r7, #20]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	617b      	str	r3, [r7, #20]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	699b      	ldr	r3, [r3, #24]
 80035fc:	617b      	str	r3, [r7, #20]
 80035fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003600:	e138      	b.n	8003874 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003606:	2b03      	cmp	r3, #3
 8003608:	f200 80f1 	bhi.w	80037ee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003610:	2b01      	cmp	r3, #1
 8003612:	d123      	bne.n	800365c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003614:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003616:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 fbeb 	bl	8003df4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e139      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363a:	1c5a      	adds	r2, r3, #1
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003650:	b29b      	uxth	r3, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	855a      	strh	r2, [r3, #42]	; 0x2a
 800365a:	e10b      	b.n	8003874 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003660:	2b02      	cmp	r3, #2
 8003662:	d14e      	bne.n	8003702 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366a:	2200      	movs	r2, #0
 800366c:	4906      	ldr	r1, [pc, #24]	; (8003688 <HAL_I2C_Master_Receive+0x22c>)
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 fa68 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d008      	beq.n	800368c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e10e      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
 800367e:	bf00      	nop
 8003680:	00100002 	.word	0x00100002
 8003684:	ffff0000 	.word	0xffff0000
 8003688:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800369a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	691a      	ldr	r2, [r3, #16]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ae:	1c5a      	adds	r2, r3, #1
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b8:	3b01      	subs	r3, #1
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	3b01      	subs	r3, #1
 80036c8:	b29a      	uxth	r2, r3
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	691a      	ldr	r2, [r3, #16]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e0:	1c5a      	adds	r2, r3, #1
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	3b01      	subs	r3, #1
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003700:	e0b8      	b.n	8003874 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003708:	2200      	movs	r2, #0
 800370a:	4966      	ldr	r1, [pc, #408]	; (80038a4 <HAL_I2C_Master_Receive+0x448>)
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 fa19 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e0bf      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800372a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	691a      	ldr	r2, [r3, #16]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	1c5a      	adds	r2, r3, #1
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003748:	3b01      	subs	r3, #1
 800374a:	b29a      	uxth	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003754:	b29b      	uxth	r3, r3
 8003756:	3b01      	subs	r3, #1
 8003758:	b29a      	uxth	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800375e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003764:	2200      	movs	r2, #0
 8003766:	494f      	ldr	r1, [pc, #316]	; (80038a4 <HAL_I2C_Master_Receive+0x448>)
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f9eb 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e091      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003786:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	691a      	ldr	r2, [r3, #16]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379a:	1c5a      	adds	r2, r3, #1
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a4:	3b01      	subs	r3, #1
 80037a6:	b29a      	uxth	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	3b01      	subs	r3, #1
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	691a      	ldr	r2, [r3, #16]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d6:	3b01      	subs	r3, #1
 80037d8:	b29a      	uxth	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037ec:	e042      	b.n	8003874 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 fafe 	bl	8003df4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e04c      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	691a      	ldr	r2, [r3, #16]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	b2d2      	uxtb	r2, r2
 800380e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003814:	1c5a      	adds	r2, r3, #1
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800381e:	3b01      	subs	r3, #1
 8003820:	b29a      	uxth	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382a:	b29b      	uxth	r3, r3
 800382c:	3b01      	subs	r3, #1
 800382e:	b29a      	uxth	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f003 0304 	and.w	r3, r3, #4
 800383e:	2b04      	cmp	r3, #4
 8003840:	d118      	bne.n	8003874 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384c:	b2d2      	uxtb	r2, r2
 800384e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800385e:	3b01      	subs	r3, #1
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386a:	b29b      	uxth	r3, r3
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003878:	2b00      	cmp	r3, #0
 800387a:	f47f aec2 	bne.w	8003602 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2220      	movs	r2, #32
 8003882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003896:	2300      	movs	r3, #0
 8003898:	e000      	b.n	800389c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800389a:	2302      	movs	r3, #2
  }
}
 800389c:	4618      	mov	r0, r3
 800389e:	3728      	adds	r7, #40	; 0x28
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	00010004 	.word	0x00010004

080038a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af02      	add	r7, sp, #8
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	607a      	str	r2, [r7, #4]
 80038b2:	603b      	str	r3, [r7, #0]
 80038b4:	460b      	mov	r3, r1
 80038b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	2b08      	cmp	r3, #8
 80038c2:	d006      	beq.n	80038d2 <I2C_MasterRequestWrite+0x2a>
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d003      	beq.n	80038d2 <I2C_MasterRequestWrite+0x2a>
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038d0:	d108      	bne.n	80038e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	e00b      	b.n	80038fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e8:	2b12      	cmp	r3, #18
 80038ea:	d107      	bne.n	80038fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 f91b 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00c      	beq.n	800392e <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003928:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e035      	b.n	800399a <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003936:	d108      	bne.n	800394a <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003938:	897b      	ldrh	r3, [r7, #10]
 800393a:	b2db      	uxtb	r3, r3
 800393c:	461a      	mov	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003946:	611a      	str	r2, [r3, #16]
 8003948:	e01b      	b.n	8003982 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800394a:	897b      	ldrh	r3, [r7, #10]
 800394c:	11db      	asrs	r3, r3, #7
 800394e:	b2db      	uxtb	r3, r3
 8003950:	f003 0306 	and.w	r3, r3, #6
 8003954:	b2db      	uxtb	r3, r3
 8003956:	f063 030f 	orn	r3, r3, #15
 800395a:	b2da      	uxtb	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	490f      	ldr	r1, [pc, #60]	; (80039a4 <I2C_MasterRequestWrite+0xfc>)
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 f942 	bl	8003bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e010      	b.n	800399a <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003978:	897b      	ldrh	r3, [r7, #10]
 800397a:	b2da      	uxtb	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	4908      	ldr	r1, [pc, #32]	; (80039a8 <I2C_MasterRequestWrite+0x100>)
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f000 f932 	bl	8003bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3718      	adds	r7, #24
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	00010008 	.word	0x00010008
 80039a8:	00010002 	.word	0x00010002

080039ac <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b088      	sub	sp, #32
 80039b0:	af02      	add	r7, sp, #8
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	607a      	str	r2, [r7, #4]
 80039b6:	603b      	str	r3, [r7, #0]
 80039b8:	460b      	mov	r3, r1
 80039ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039d0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d006      	beq.n	80039e6 <I2C_MasterRequestRead+0x3a>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d003      	beq.n	80039e6 <I2C_MasterRequestRead+0x3a>
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039e4:	d108      	bne.n	80039f8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	e00b      	b.n	8003a10 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fc:	2b11      	cmp	r3, #17
 80039fe:	d107      	bne.n	8003a10 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a0e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f891 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00c      	beq.n	8003a42 <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a3c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e078      	b.n	8003b34 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a4a:	d108      	bne.n	8003a5e <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a4c:	897b      	ldrh	r3, [r7, #10]
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	f043 0301 	orr.w	r3, r3, #1
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	611a      	str	r2, [r3, #16]
 8003a5c:	e05e      	b.n	8003b1c <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a5e:	897b      	ldrh	r3, [r7, #10]
 8003a60:	11db      	asrs	r3, r3, #7
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	f003 0306 	and.w	r3, r3, #6
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	f063 030f 	orn	r3, r3, #15
 8003a6e:	b2da      	uxtb	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	4930      	ldr	r1, [pc, #192]	; (8003b3c <I2C_MasterRequestRead+0x190>)
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	f000 f8b8 	bl	8003bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d001      	beq.n	8003a8c <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e053      	b.n	8003b34 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a8c:	897b      	ldrh	r3, [r7, #10]
 8003a8e:	b2da      	uxtb	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	4929      	ldr	r1, [pc, #164]	; (8003b40 <I2C_MasterRequestRead+0x194>)
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 f8a8 	bl	8003bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e043      	b.n	8003b34 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aac:	2300      	movs	r3, #0
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	613b      	str	r3, [r7, #16]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ad0:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 f830 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00c      	beq.n	8003b04 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d003      	beq.n	8003b00 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003afe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e017      	b.n	8003b34 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003b04:	897b      	ldrh	r3, [r7, #10]
 8003b06:	11db      	asrs	r3, r3, #7
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	f003 0306 	and.w	r3, r3, #6
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	f063 030e 	orn	r3, r3, #14
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	4907      	ldr	r1, [pc, #28]	; (8003b40 <I2C_MasterRequestRead+0x194>)
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f865 	bl	8003bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	00010008 	.word	0x00010008
 8003b40:	00010002 	.word	0x00010002

08003b44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	4613      	mov	r3, r2
 8003b52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b54:	e025      	b.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b5c:	d021      	beq.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b5e:	f7fe fb73 	bl	8002248 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d302      	bcc.n	8003b74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d116      	bne.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2220      	movs	r2, #32
 8003b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	f043 0220 	orr.w	r2, r3, #32
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e023      	b.n	8003bea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	0c1b      	lsrs	r3, r3, #16
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d10d      	bne.n	8003bc8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	43da      	mvns	r2, r3
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	bf0c      	ite	eq
 8003bbe:	2301      	moveq	r3, #1
 8003bc0:	2300      	movne	r3, #0
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	e00c      	b.n	8003be2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	43da      	mvns	r2, r3
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	bf0c      	ite	eq
 8003bda:	2301      	moveq	r3, #1
 8003bdc:	2300      	movne	r3, #0
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	461a      	mov	r2, r3
 8003be2:	79fb      	ldrb	r3, [r7, #7]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d0b6      	beq.n	8003b56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b084      	sub	sp, #16
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	60f8      	str	r0, [r7, #12]
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	607a      	str	r2, [r7, #4]
 8003bfe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c00:	e051      	b.n	8003ca6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c10:	d123      	bne.n	8003c5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2220      	movs	r2, #32
 8003c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c46:	f043 0204 	orr.w	r2, r3, #4
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e046      	b.n	8003ce8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c60:	d021      	beq.n	8003ca6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c62:	f7fe faf1 	bl	8002248 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d302      	bcc.n	8003c78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d116      	bne.n	8003ca6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2220      	movs	r2, #32
 8003c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	f043 0220 	orr.w	r2, r3, #32
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e020      	b.n	8003ce8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	0c1b      	lsrs	r3, r3, #16
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d10c      	bne.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	43da      	mvns	r2, r3
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	bf14      	ite	ne
 8003cc2:	2301      	movne	r3, #1
 8003cc4:	2300      	moveq	r3, #0
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	e00b      	b.n	8003ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	43da      	mvns	r2, r3
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	bf14      	ite	ne
 8003cdc:	2301      	movne	r3, #1
 8003cde:	2300      	moveq	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d18d      	bne.n	8003c02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cfc:	e02d      	b.n	8003d5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f000 f8ce 	bl	8003ea0 <I2C_IsAcknowledgeFailed>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e02d      	b.n	8003d6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d14:	d021      	beq.n	8003d5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d16:	f7fe fa97 	bl	8002248 <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d302      	bcc.n	8003d2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d116      	bne.n	8003d5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2220      	movs	r2, #32
 8003d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d46:	f043 0220 	orr.w	r2, r3, #32
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e007      	b.n	8003d6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d64:	2b80      	cmp	r3, #128	; 0x80
 8003d66:	d1ca      	bne.n	8003cfe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b084      	sub	sp, #16
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	60f8      	str	r0, [r7, #12]
 8003d7a:	60b9      	str	r1, [r7, #8]
 8003d7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d7e:	e02d      	b.n	8003ddc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 f88d 	bl	8003ea0 <I2C_IsAcknowledgeFailed>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e02d      	b.n	8003dec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d96:	d021      	beq.n	8003ddc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d98:	f7fe fa56 	bl	8002248 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d302      	bcc.n	8003dae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d116      	bne.n	8003ddc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc8:	f043 0220 	orr.w	r2, r3, #32
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e007      	b.n	8003dec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	f003 0304 	and.w	r3, r3, #4
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	d1ca      	bne.n	8003d80 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e00:	e042      	b.n	8003e88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	f003 0310 	and.w	r3, r3, #16
 8003e0c:	2b10      	cmp	r3, #16
 8003e0e:	d119      	bne.n	8003e44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f06f 0210 	mvn.w	r2, #16
 8003e18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2220      	movs	r2, #32
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e029      	b.n	8003e98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e44:	f7fe fa00 	bl	8002248 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d302      	bcc.n	8003e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d116      	bne.n	8003e88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2220      	movs	r2, #32
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e74:	f043 0220 	orr.w	r2, r3, #32
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e007      	b.n	8003e98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e92:	2b40      	cmp	r3, #64	; 0x40
 8003e94:	d1b5      	bne.n	8003e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eb6:	d11b      	bne.n	8003ef0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ec0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003edc:	f043 0204 	orr.w	r2, r3, #4
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e000      	b.n	8003ef2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
	...

08003f00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e25b      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d075      	beq.n	800400a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f1e:	4ba3      	ldr	r3, [pc, #652]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 030c 	and.w	r3, r3, #12
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	d00c      	beq.n	8003f44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f2a:	4ba0      	ldr	r3, [pc, #640]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f32:	2b08      	cmp	r3, #8
 8003f34:	d112      	bne.n	8003f5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f36:	4b9d      	ldr	r3, [pc, #628]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f42:	d10b      	bne.n	8003f5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f44:	4b99      	ldr	r3, [pc, #612]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d05b      	beq.n	8004008 <HAL_RCC_OscConfig+0x108>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d157      	bne.n	8004008 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e236      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f64:	d106      	bne.n	8003f74 <HAL_RCC_OscConfig+0x74>
 8003f66:	4b91      	ldr	r3, [pc, #580]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a90      	ldr	r2, [pc, #576]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f70:	6013      	str	r3, [r2, #0]
 8003f72:	e01d      	b.n	8003fb0 <HAL_RCC_OscConfig+0xb0>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f7c:	d10c      	bne.n	8003f98 <HAL_RCC_OscConfig+0x98>
 8003f7e:	4b8b      	ldr	r3, [pc, #556]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a8a      	ldr	r2, [pc, #552]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f88:	6013      	str	r3, [r2, #0]
 8003f8a:	4b88      	ldr	r3, [pc, #544]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a87      	ldr	r2, [pc, #540]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f94:	6013      	str	r3, [r2, #0]
 8003f96:	e00b      	b.n	8003fb0 <HAL_RCC_OscConfig+0xb0>
 8003f98:	4b84      	ldr	r3, [pc, #528]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a83      	ldr	r2, [pc, #524]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003f9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fa2:	6013      	str	r3, [r2, #0]
 8003fa4:	4b81      	ldr	r3, [pc, #516]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a80      	ldr	r2, [pc, #512]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003faa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d013      	beq.n	8003fe0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb8:	f7fe f946 	bl	8002248 <HAL_GetTick>
 8003fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fbe:	e008      	b.n	8003fd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fc0:	f7fe f942 	bl	8002248 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b64      	cmp	r3, #100	; 0x64
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e1fb      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd2:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0f0      	beq.n	8003fc0 <HAL_RCC_OscConfig+0xc0>
 8003fde:	e014      	b.n	800400a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe0:	f7fe f932 	bl	8002248 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fe6:	e008      	b.n	8003ffa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fe8:	f7fe f92e 	bl	8002248 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b64      	cmp	r3, #100	; 0x64
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e1e7      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ffa:	4b6c      	ldr	r3, [pc, #432]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1f0      	bne.n	8003fe8 <HAL_RCC_OscConfig+0xe8>
 8004006:	e000      	b.n	800400a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d063      	beq.n	80040de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004016:	4b65      	ldr	r3, [pc, #404]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f003 030c 	and.w	r3, r3, #12
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00b      	beq.n	800403a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004022:	4b62      	ldr	r3, [pc, #392]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800402a:	2b08      	cmp	r3, #8
 800402c:	d11c      	bne.n	8004068 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800402e:	4b5f      	ldr	r3, [pc, #380]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d116      	bne.n	8004068 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800403a:	4b5c      	ldr	r3, [pc, #368]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d005      	beq.n	8004052 <HAL_RCC_OscConfig+0x152>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	2b01      	cmp	r3, #1
 800404c:	d001      	beq.n	8004052 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e1bb      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004052:	4b56      	ldr	r3, [pc, #344]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	4952      	ldr	r1, [pc, #328]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004062:	4313      	orrs	r3, r2
 8004064:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004066:	e03a      	b.n	80040de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d020      	beq.n	80040b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004070:	4b4f      	ldr	r3, [pc, #316]	; (80041b0 <HAL_RCC_OscConfig+0x2b0>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004076:	f7fe f8e7 	bl	8002248 <HAL_GetTick>
 800407a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800407c:	e008      	b.n	8004090 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800407e:	f7fe f8e3 	bl	8002248 <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	2b02      	cmp	r3, #2
 800408a:	d901      	bls.n	8004090 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e19c      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004090:	4b46      	ldr	r3, [pc, #280]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d0f0      	beq.n	800407e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800409c:	4b43      	ldr	r3, [pc, #268]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	4940      	ldr	r1, [pc, #256]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	600b      	str	r3, [r1, #0]
 80040b0:	e015      	b.n	80040de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040b2:	4b3f      	ldr	r3, [pc, #252]	; (80041b0 <HAL_RCC_OscConfig+0x2b0>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b8:	f7fe f8c6 	bl	8002248 <HAL_GetTick>
 80040bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040be:	e008      	b.n	80040d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040c0:	f7fe f8c2 	bl	8002248 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e17b      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040d2:	4b36      	ldr	r3, [pc, #216]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d1f0      	bne.n	80040c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d030      	beq.n	800414c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d016      	beq.n	8004120 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040f2:	4b30      	ldr	r3, [pc, #192]	; (80041b4 <HAL_RCC_OscConfig+0x2b4>)
 80040f4:	2201      	movs	r2, #1
 80040f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f8:	f7fe f8a6 	bl	8002248 <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040fe:	e008      	b.n	8004112 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004100:	f7fe f8a2 	bl	8002248 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b02      	cmp	r3, #2
 800410c:	d901      	bls.n	8004112 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e15b      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004112:	4b26      	ldr	r3, [pc, #152]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004114:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d0f0      	beq.n	8004100 <HAL_RCC_OscConfig+0x200>
 800411e:	e015      	b.n	800414c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004120:	4b24      	ldr	r3, [pc, #144]	; (80041b4 <HAL_RCC_OscConfig+0x2b4>)
 8004122:	2200      	movs	r2, #0
 8004124:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004126:	f7fe f88f 	bl	8002248 <HAL_GetTick>
 800412a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800412c:	e008      	b.n	8004140 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800412e:	f7fe f88b 	bl	8002248 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	2b02      	cmp	r3, #2
 800413a:	d901      	bls.n	8004140 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e144      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004140:	4b1a      	ldr	r3, [pc, #104]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004142:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1f0      	bne.n	800412e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b00      	cmp	r3, #0
 8004156:	f000 80a0 	beq.w	800429a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800415a:	2300      	movs	r3, #0
 800415c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800415e:	4b13      	ldr	r3, [pc, #76]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10f      	bne.n	800418a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800416a:	2300      	movs	r3, #0
 800416c:	60bb      	str	r3, [r7, #8]
 800416e:	4b0f      	ldr	r3, [pc, #60]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004172:	4a0e      	ldr	r2, [pc, #56]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 8004174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004178:	6413      	str	r3, [r2, #64]	; 0x40
 800417a:	4b0c      	ldr	r3, [pc, #48]	; (80041ac <HAL_RCC_OscConfig+0x2ac>)
 800417c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004182:	60bb      	str	r3, [r7, #8]
 8004184:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004186:	2301      	movs	r3, #1
 8004188:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800418a:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <HAL_RCC_OscConfig+0x2b8>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004192:	2b00      	cmp	r3, #0
 8004194:	d121      	bne.n	80041da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004196:	4b08      	ldr	r3, [pc, #32]	; (80041b8 <HAL_RCC_OscConfig+0x2b8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a07      	ldr	r2, [pc, #28]	; (80041b8 <HAL_RCC_OscConfig+0x2b8>)
 800419c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041a2:	f7fe f851 	bl	8002248 <HAL_GetTick>
 80041a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a8:	e011      	b.n	80041ce <HAL_RCC_OscConfig+0x2ce>
 80041aa:	bf00      	nop
 80041ac:	40023800 	.word	0x40023800
 80041b0:	42470000 	.word	0x42470000
 80041b4:	42470e80 	.word	0x42470e80
 80041b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041bc:	f7fe f844 	bl	8002248 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e0fd      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ce:	4b81      	ldr	r3, [pc, #516]	; (80043d4 <HAL_RCC_OscConfig+0x4d4>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d0f0      	beq.n	80041bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d106      	bne.n	80041f0 <HAL_RCC_OscConfig+0x2f0>
 80041e2:	4b7d      	ldr	r3, [pc, #500]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 80041e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e6:	4a7c      	ldr	r2, [pc, #496]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 80041e8:	f043 0301 	orr.w	r3, r3, #1
 80041ec:	6713      	str	r3, [r2, #112]	; 0x70
 80041ee:	e01c      	b.n	800422a <HAL_RCC_OscConfig+0x32a>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	2b05      	cmp	r3, #5
 80041f6:	d10c      	bne.n	8004212 <HAL_RCC_OscConfig+0x312>
 80041f8:	4b77      	ldr	r3, [pc, #476]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 80041fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041fc:	4a76      	ldr	r2, [pc, #472]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 80041fe:	f043 0304 	orr.w	r3, r3, #4
 8004202:	6713      	str	r3, [r2, #112]	; 0x70
 8004204:	4b74      	ldr	r3, [pc, #464]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004208:	4a73      	ldr	r2, [pc, #460]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 800420a:	f043 0301 	orr.w	r3, r3, #1
 800420e:	6713      	str	r3, [r2, #112]	; 0x70
 8004210:	e00b      	b.n	800422a <HAL_RCC_OscConfig+0x32a>
 8004212:	4b71      	ldr	r3, [pc, #452]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004216:	4a70      	ldr	r2, [pc, #448]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004218:	f023 0301 	bic.w	r3, r3, #1
 800421c:	6713      	str	r3, [r2, #112]	; 0x70
 800421e:	4b6e      	ldr	r3, [pc, #440]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004222:	4a6d      	ldr	r2, [pc, #436]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004224:	f023 0304 	bic.w	r3, r3, #4
 8004228:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d015      	beq.n	800425e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004232:	f7fe f809 	bl	8002248 <HAL_GetTick>
 8004236:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004238:	e00a      	b.n	8004250 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800423a:	f7fe f805 	bl	8002248 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	f241 3288 	movw	r2, #5000	; 0x1388
 8004248:	4293      	cmp	r3, r2
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e0bc      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004250:	4b61      	ldr	r3, [pc, #388]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d0ee      	beq.n	800423a <HAL_RCC_OscConfig+0x33a>
 800425c:	e014      	b.n	8004288 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800425e:	f7fd fff3 	bl	8002248 <HAL_GetTick>
 8004262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004264:	e00a      	b.n	800427c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004266:	f7fd ffef 	bl	8002248 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	f241 3288 	movw	r2, #5000	; 0x1388
 8004274:	4293      	cmp	r3, r2
 8004276:	d901      	bls.n	800427c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e0a6      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800427c:	4b56      	ldr	r3, [pc, #344]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 800427e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1ee      	bne.n	8004266 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004288:	7dfb      	ldrb	r3, [r7, #23]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d105      	bne.n	800429a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800428e:	4b52      	ldr	r3, [pc, #328]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	4a51      	ldr	r2, [pc, #324]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004294:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004298:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 8092 	beq.w	80043c8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042a4:	4b4c      	ldr	r3, [pc, #304]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	f003 030c 	and.w	r3, r3, #12
 80042ac:	2b08      	cmp	r3, #8
 80042ae:	d05c      	beq.n	800436a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d141      	bne.n	800433c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042b8:	4b48      	ldr	r3, [pc, #288]	; (80043dc <HAL_RCC_OscConfig+0x4dc>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042be:	f7fd ffc3 	bl	8002248 <HAL_GetTick>
 80042c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042c4:	e008      	b.n	80042d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042c6:	f7fd ffbf 	bl	8002248 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e078      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d8:	4b3f      	ldr	r3, [pc, #252]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1f0      	bne.n	80042c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	69da      	ldr	r2, [r3, #28]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	431a      	orrs	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	019b      	lsls	r3, r3, #6
 80042f4:	431a      	orrs	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fa:	085b      	lsrs	r3, r3, #1
 80042fc:	3b01      	subs	r3, #1
 80042fe:	041b      	lsls	r3, r3, #16
 8004300:	431a      	orrs	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004306:	061b      	lsls	r3, r3, #24
 8004308:	4933      	ldr	r1, [pc, #204]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 800430a:	4313      	orrs	r3, r2
 800430c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800430e:	4b33      	ldr	r3, [pc, #204]	; (80043dc <HAL_RCC_OscConfig+0x4dc>)
 8004310:	2201      	movs	r2, #1
 8004312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004314:	f7fd ff98 	bl	8002248 <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800431c:	f7fd ff94 	bl	8002248 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e04d      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800432e:	4b2a      	ldr	r3, [pc, #168]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0f0      	beq.n	800431c <HAL_RCC_OscConfig+0x41c>
 800433a:	e045      	b.n	80043c8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800433c:	4b27      	ldr	r3, [pc, #156]	; (80043dc <HAL_RCC_OscConfig+0x4dc>)
 800433e:	2200      	movs	r2, #0
 8004340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004342:	f7fd ff81 	bl	8002248 <HAL_GetTick>
 8004346:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004348:	e008      	b.n	800435c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800434a:	f7fd ff7d 	bl	8002248 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e036      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800435c:	4b1e      	ldr	r3, [pc, #120]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1f0      	bne.n	800434a <HAL_RCC_OscConfig+0x44a>
 8004368:	e02e      	b.n	80043c8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d101      	bne.n	8004376 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e029      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004376:	4b18      	ldr	r3, [pc, #96]	; (80043d8 <HAL_RCC_OscConfig+0x4d8>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	429a      	cmp	r2, r3
 8004388:	d11c      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004394:	429a      	cmp	r2, r3
 8004396:	d115      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800439e:	4013      	ands	r3, r2
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d10d      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d106      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d001      	beq.n	80043c8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3718      	adds	r7, #24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	40007000 	.word	0x40007000
 80043d8:	40023800 	.word	0x40023800
 80043dc:	42470060 	.word	0x42470060

080043e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e0cc      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043f4:	4b68      	ldr	r3, [pc, #416]	; (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 030f 	and.w	r3, r3, #15
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d90c      	bls.n	800441c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004402:	4b65      	ldr	r3, [pc, #404]	; (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	b2d2      	uxtb	r2, r2
 8004408:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800440a:	4b63      	ldr	r3, [pc, #396]	; (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 030f 	and.w	r3, r3, #15
 8004412:	683a      	ldr	r2, [r7, #0]
 8004414:	429a      	cmp	r2, r3
 8004416:	d001      	beq.n	800441c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e0b8      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d020      	beq.n	800446a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004434:	4b59      	ldr	r3, [pc, #356]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	4a58      	ldr	r2, [pc, #352]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 800443a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800443e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d005      	beq.n	8004458 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800444c:	4b53      	ldr	r3, [pc, #332]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	4a52      	ldr	r2, [pc, #328]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004452:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004456:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004458:	4b50      	ldr	r3, [pc, #320]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	494d      	ldr	r1, [pc, #308]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004466:	4313      	orrs	r3, r2
 8004468:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0301 	and.w	r3, r3, #1
 8004472:	2b00      	cmp	r3, #0
 8004474:	d044      	beq.n	8004500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d107      	bne.n	800448e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800447e:	4b47      	ldr	r3, [pc, #284]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d119      	bne.n	80044be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e07f      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d003      	beq.n	800449e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800449a:	2b03      	cmp	r3, #3
 800449c:	d107      	bne.n	80044ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800449e:	4b3f      	ldr	r3, [pc, #252]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d109      	bne.n	80044be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e06f      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ae:	4b3b      	ldr	r3, [pc, #236]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e067      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044be:	4b37      	ldr	r3, [pc, #220]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f023 0203 	bic.w	r2, r3, #3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	4934      	ldr	r1, [pc, #208]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044d0:	f7fd feba 	bl	8002248 <HAL_GetTick>
 80044d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044d6:	e00a      	b.n	80044ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044d8:	f7fd feb6 	bl	8002248 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d901      	bls.n	80044ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e04f      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ee:	4b2b      	ldr	r3, [pc, #172]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 020c 	and.w	r2, r3, #12
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d1eb      	bne.n	80044d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004500:	4b25      	ldr	r3, [pc, #148]	; (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 030f 	and.w	r3, r3, #15
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	429a      	cmp	r2, r3
 800450c:	d20c      	bcs.n	8004528 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800450e:	4b22      	ldr	r3, [pc, #136]	; (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	b2d2      	uxtb	r2, r2
 8004514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004516:	4b20      	ldr	r3, [pc, #128]	; (8004598 <HAL_RCC_ClockConfig+0x1b8>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 030f 	and.w	r3, r3, #15
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	429a      	cmp	r2, r3
 8004522:	d001      	beq.n	8004528 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e032      	b.n	800458e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0304 	and.w	r3, r3, #4
 8004530:	2b00      	cmp	r3, #0
 8004532:	d008      	beq.n	8004546 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004534:	4b19      	ldr	r3, [pc, #100]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	4916      	ldr	r1, [pc, #88]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004542:	4313      	orrs	r3, r2
 8004544:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0308 	and.w	r3, r3, #8
 800454e:	2b00      	cmp	r3, #0
 8004550:	d009      	beq.n	8004566 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004552:	4b12      	ldr	r3, [pc, #72]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	00db      	lsls	r3, r3, #3
 8004560:	490e      	ldr	r1, [pc, #56]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 8004562:	4313      	orrs	r3, r2
 8004564:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004566:	f000 f821 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 800456a:	4602      	mov	r2, r0
 800456c:	4b0b      	ldr	r3, [pc, #44]	; (800459c <HAL_RCC_ClockConfig+0x1bc>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	091b      	lsrs	r3, r3, #4
 8004572:	f003 030f 	and.w	r3, r3, #15
 8004576:	490a      	ldr	r1, [pc, #40]	; (80045a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004578:	5ccb      	ldrb	r3, [r1, r3]
 800457a:	fa22 f303 	lsr.w	r3, r2, r3
 800457e:	4a09      	ldr	r2, [pc, #36]	; (80045a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004582:	4b09      	ldr	r3, [pc, #36]	; (80045a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f7fd fd54 	bl	8002034 <HAL_InitTick>

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40023c00 	.word	0x40023c00
 800459c:	40023800 	.word	0x40023800
 80045a0:	08009314 	.word	0x08009314
 80045a4:	20000000 	.word	0x20000000
 80045a8:	20000004 	.word	0x20000004

080045ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045ac:	b5b0      	push	{r4, r5, r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80045b2:	2100      	movs	r1, #0
 80045b4:	6079      	str	r1, [r7, #4]
 80045b6:	2100      	movs	r1, #0
 80045b8:	60f9      	str	r1, [r7, #12]
 80045ba:	2100      	movs	r1, #0
 80045bc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80045be:	2100      	movs	r1, #0
 80045c0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045c2:	4952      	ldr	r1, [pc, #328]	; (800470c <HAL_RCC_GetSysClockFreq+0x160>)
 80045c4:	6889      	ldr	r1, [r1, #8]
 80045c6:	f001 010c 	and.w	r1, r1, #12
 80045ca:	2908      	cmp	r1, #8
 80045cc:	d00d      	beq.n	80045ea <HAL_RCC_GetSysClockFreq+0x3e>
 80045ce:	2908      	cmp	r1, #8
 80045d0:	f200 8094 	bhi.w	80046fc <HAL_RCC_GetSysClockFreq+0x150>
 80045d4:	2900      	cmp	r1, #0
 80045d6:	d002      	beq.n	80045de <HAL_RCC_GetSysClockFreq+0x32>
 80045d8:	2904      	cmp	r1, #4
 80045da:	d003      	beq.n	80045e4 <HAL_RCC_GetSysClockFreq+0x38>
 80045dc:	e08e      	b.n	80046fc <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045de:	4b4c      	ldr	r3, [pc, #304]	; (8004710 <HAL_RCC_GetSysClockFreq+0x164>)
 80045e0:	60bb      	str	r3, [r7, #8]
       break;
 80045e2:	e08e      	b.n	8004702 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045e4:	4b4b      	ldr	r3, [pc, #300]	; (8004714 <HAL_RCC_GetSysClockFreq+0x168>)
 80045e6:	60bb      	str	r3, [r7, #8]
      break;
 80045e8:	e08b      	b.n	8004702 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045ea:	4948      	ldr	r1, [pc, #288]	; (800470c <HAL_RCC_GetSysClockFreq+0x160>)
 80045ec:	6849      	ldr	r1, [r1, #4]
 80045ee:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80045f2:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045f4:	4945      	ldr	r1, [pc, #276]	; (800470c <HAL_RCC_GetSysClockFreq+0x160>)
 80045f6:	6849      	ldr	r1, [r1, #4]
 80045f8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80045fc:	2900      	cmp	r1, #0
 80045fe:	d024      	beq.n	800464a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004600:	4942      	ldr	r1, [pc, #264]	; (800470c <HAL_RCC_GetSysClockFreq+0x160>)
 8004602:	6849      	ldr	r1, [r1, #4]
 8004604:	0989      	lsrs	r1, r1, #6
 8004606:	4608      	mov	r0, r1
 8004608:	f04f 0100 	mov.w	r1, #0
 800460c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004610:	f04f 0500 	mov.w	r5, #0
 8004614:	ea00 0204 	and.w	r2, r0, r4
 8004618:	ea01 0305 	and.w	r3, r1, r5
 800461c:	493d      	ldr	r1, [pc, #244]	; (8004714 <HAL_RCC_GetSysClockFreq+0x168>)
 800461e:	fb01 f003 	mul.w	r0, r1, r3
 8004622:	2100      	movs	r1, #0
 8004624:	fb01 f102 	mul.w	r1, r1, r2
 8004628:	1844      	adds	r4, r0, r1
 800462a:	493a      	ldr	r1, [pc, #232]	; (8004714 <HAL_RCC_GetSysClockFreq+0x168>)
 800462c:	fba2 0101 	umull	r0, r1, r2, r1
 8004630:	1863      	adds	r3, r4, r1
 8004632:	4619      	mov	r1, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	461a      	mov	r2, r3
 8004638:	f04f 0300 	mov.w	r3, #0
 800463c:	f7fc fa54 	bl	8000ae8 <__aeabi_uldivmod>
 8004640:	4602      	mov	r2, r0
 8004642:	460b      	mov	r3, r1
 8004644:	4613      	mov	r3, r2
 8004646:	60fb      	str	r3, [r7, #12]
 8004648:	e04a      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800464a:	4b30      	ldr	r3, [pc, #192]	; (800470c <HAL_RCC_GetSysClockFreq+0x160>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	099b      	lsrs	r3, r3, #6
 8004650:	461a      	mov	r2, r3
 8004652:	f04f 0300 	mov.w	r3, #0
 8004656:	f240 10ff 	movw	r0, #511	; 0x1ff
 800465a:	f04f 0100 	mov.w	r1, #0
 800465e:	ea02 0400 	and.w	r4, r2, r0
 8004662:	ea03 0501 	and.w	r5, r3, r1
 8004666:	4620      	mov	r0, r4
 8004668:	4629      	mov	r1, r5
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	014b      	lsls	r3, r1, #5
 8004674:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004678:	0142      	lsls	r2, r0, #5
 800467a:	4610      	mov	r0, r2
 800467c:	4619      	mov	r1, r3
 800467e:	1b00      	subs	r0, r0, r4
 8004680:	eb61 0105 	sbc.w	r1, r1, r5
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	f04f 0300 	mov.w	r3, #0
 800468c:	018b      	lsls	r3, r1, #6
 800468e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004692:	0182      	lsls	r2, r0, #6
 8004694:	1a12      	subs	r2, r2, r0
 8004696:	eb63 0301 	sbc.w	r3, r3, r1
 800469a:	f04f 0000 	mov.w	r0, #0
 800469e:	f04f 0100 	mov.w	r1, #0
 80046a2:	00d9      	lsls	r1, r3, #3
 80046a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046a8:	00d0      	lsls	r0, r2, #3
 80046aa:	4602      	mov	r2, r0
 80046ac:	460b      	mov	r3, r1
 80046ae:	1912      	adds	r2, r2, r4
 80046b0:	eb45 0303 	adc.w	r3, r5, r3
 80046b4:	f04f 0000 	mov.w	r0, #0
 80046b8:	f04f 0100 	mov.w	r1, #0
 80046bc:	0299      	lsls	r1, r3, #10
 80046be:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80046c2:	0290      	lsls	r0, r2, #10
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	4610      	mov	r0, r2
 80046ca:	4619      	mov	r1, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	461a      	mov	r2, r3
 80046d0:	f04f 0300 	mov.w	r3, #0
 80046d4:	f7fc fa08 	bl	8000ae8 <__aeabi_uldivmod>
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	4613      	mov	r3, r2
 80046de:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046e0:	4b0a      	ldr	r3, [pc, #40]	; (800470c <HAL_RCC_GetSysClockFreq+0x160>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	0c1b      	lsrs	r3, r3, #16
 80046e6:	f003 0303 	and.w	r3, r3, #3
 80046ea:	3301      	adds	r3, #1
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f8:	60bb      	str	r3, [r7, #8]
      break;
 80046fa:	e002      	b.n	8004702 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046fc:	4b04      	ldr	r3, [pc, #16]	; (8004710 <HAL_RCC_GetSysClockFreq+0x164>)
 80046fe:	60bb      	str	r3, [r7, #8]
      break;
 8004700:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004702:	68bb      	ldr	r3, [r7, #8]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bdb0      	pop	{r4, r5, r7, pc}
 800470c:	40023800 	.word	0x40023800
 8004710:	00f42400 	.word	0x00f42400
 8004714:	017d7840 	.word	0x017d7840

08004718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800471c:	4b03      	ldr	r3, [pc, #12]	; (800472c <HAL_RCC_GetHCLKFreq+0x14>)
 800471e:	681b      	ldr	r3, [r3, #0]
}
 8004720:	4618      	mov	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	20000000 	.word	0x20000000

08004730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004734:	f7ff fff0 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 8004738:	4602      	mov	r2, r0
 800473a:	4b05      	ldr	r3, [pc, #20]	; (8004750 <HAL_RCC_GetPCLK1Freq+0x20>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	0a9b      	lsrs	r3, r3, #10
 8004740:	f003 0307 	and.w	r3, r3, #7
 8004744:	4903      	ldr	r1, [pc, #12]	; (8004754 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004746:	5ccb      	ldrb	r3, [r1, r3]
 8004748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800474c:	4618      	mov	r0, r3
 800474e:	bd80      	pop	{r7, pc}
 8004750:	40023800 	.word	0x40023800
 8004754:	08009324 	.word	0x08009324

08004758 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800475c:	f7ff ffdc 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 8004760:	4602      	mov	r2, r0
 8004762:	4b05      	ldr	r3, [pc, #20]	; (8004778 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	0b5b      	lsrs	r3, r3, #13
 8004768:	f003 0307 	and.w	r3, r3, #7
 800476c:	4903      	ldr	r1, [pc, #12]	; (800477c <HAL_RCC_GetPCLK2Freq+0x24>)
 800476e:	5ccb      	ldrb	r3, [r1, r3]
 8004770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004774:	4618      	mov	r0, r3
 8004776:	bd80      	pop	{r7, pc}
 8004778:	40023800 	.word	0x40023800
 800477c:	08009324 	.word	0x08009324

08004780 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	220f      	movs	r2, #15
 800478e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004790:	4b12      	ldr	r3, [pc, #72]	; (80047dc <HAL_RCC_GetClockConfig+0x5c>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 0203 	and.w	r2, r3, #3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800479c:	4b0f      	ldr	r3, [pc, #60]	; (80047dc <HAL_RCC_GetClockConfig+0x5c>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80047a8:	4b0c      	ldr	r3, [pc, #48]	; (80047dc <HAL_RCC_GetClockConfig+0x5c>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80047b4:	4b09      	ldr	r3, [pc, #36]	; (80047dc <HAL_RCC_GetClockConfig+0x5c>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	08db      	lsrs	r3, r3, #3
 80047ba:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80047c2:	4b07      	ldr	r3, [pc, #28]	; (80047e0 <HAL_RCC_GetClockConfig+0x60>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 020f 	and.w	r2, r3, #15
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	601a      	str	r2, [r3, #0]
}
 80047ce:	bf00      	nop
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	40023800 	.word	0x40023800
 80047e0:	40023c00 	.word	0x40023c00

080047e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e01d      	b.n	8004832 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d106      	bne.n	8004810 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f815 	bl	800483a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2202      	movs	r2, #2
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3304      	adds	r3, #4
 8004820:	4619      	mov	r1, r3
 8004822:	4610      	mov	r0, r2
 8004824:	f000 f968 	bl	8004af8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800483a:	b480      	push	{r7}
 800483c:	b083      	sub	sp, #12
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004842:	bf00      	nop
 8004844:	370c      	adds	r7, #12
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr

0800484e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800484e:	b480      	push	{r7}
 8004850:	b085      	sub	sp, #20
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68da      	ldr	r2, [r3, #12]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 0201 	orr.w	r2, r2, #1
 8004864:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 0307 	and.w	r3, r3, #7
 8004870:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2b06      	cmp	r3, #6
 8004876:	d007      	beq.n	8004888 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f042 0201 	orr.w	r2, r2, #1
 8004886:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr

08004896 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b082      	sub	sp, #8
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d122      	bne.n	80048f2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d11b      	bne.n	80048f2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f06f 0202 	mvn.w	r2, #2
 80048c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	f003 0303 	and.w	r3, r3, #3
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d003      	beq.n	80048e0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 f8ee 	bl	8004aba <HAL_TIM_IC_CaptureCallback>
 80048de:	e005      	b.n	80048ec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 f8e0 	bl	8004aa6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f8f1 	bl	8004ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	691b      	ldr	r3, [r3, #16]
 80048f8:	f003 0304 	and.w	r3, r3, #4
 80048fc:	2b04      	cmp	r3, #4
 80048fe:	d122      	bne.n	8004946 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f003 0304 	and.w	r3, r3, #4
 800490a:	2b04      	cmp	r3, #4
 800490c:	d11b      	bne.n	8004946 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f06f 0204 	mvn.w	r2, #4
 8004916:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2202      	movs	r2, #2
 800491c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 f8c4 	bl	8004aba <HAL_TIM_IC_CaptureCallback>
 8004932:	e005      	b.n	8004940 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f8b6 	bl	8004aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f8c7 	bl	8004ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	f003 0308 	and.w	r3, r3, #8
 8004950:	2b08      	cmp	r3, #8
 8004952:	d122      	bne.n	800499a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	2b08      	cmp	r3, #8
 8004960:	d11b      	bne.n	800499a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f06f 0208 	mvn.w	r2, #8
 800496a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2204      	movs	r2, #4
 8004970:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69db      	ldr	r3, [r3, #28]
 8004978:	f003 0303 	and.w	r3, r3, #3
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f89a 	bl	8004aba <HAL_TIM_IC_CaptureCallback>
 8004986:	e005      	b.n	8004994 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 f88c 	bl	8004aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 f89d 	bl	8004ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	f003 0310 	and.w	r3, r3, #16
 80049a4:	2b10      	cmp	r3, #16
 80049a6:	d122      	bne.n	80049ee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	f003 0310 	and.w	r3, r3, #16
 80049b2:	2b10      	cmp	r3, #16
 80049b4:	d11b      	bne.n	80049ee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f06f 0210 	mvn.w	r2, #16
 80049be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2208      	movs	r2, #8
 80049c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	69db      	ldr	r3, [r3, #28]
 80049cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 f870 	bl	8004aba <HAL_TIM_IC_CaptureCallback>
 80049da:	e005      	b.n	80049e8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 f862 	bl	8004aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f873 	bl	8004ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d10e      	bne.n	8004a1a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d107      	bne.n	8004a1a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f06f 0201 	mvn.w	r2, #1
 8004a12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f7fc fed1 	bl	80017bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a24:	2b80      	cmp	r3, #128	; 0x80
 8004a26:	d10e      	bne.n	8004a46 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a32:	2b80      	cmp	r3, #128	; 0x80
 8004a34:	d107      	bne.n	8004a46 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 f903 	bl	8004c4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a50:	2b40      	cmp	r3, #64	; 0x40
 8004a52:	d10e      	bne.n	8004a72 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a5e:	2b40      	cmp	r3, #64	; 0x40
 8004a60:	d107      	bne.n	8004a72 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 f838 	bl	8004ae2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	691b      	ldr	r3, [r3, #16]
 8004a78:	f003 0320 	and.w	r3, r3, #32
 8004a7c:	2b20      	cmp	r3, #32
 8004a7e:	d10e      	bne.n	8004a9e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f003 0320 	and.w	r3, r3, #32
 8004a8a:	2b20      	cmp	r3, #32
 8004a8c:	d107      	bne.n	8004a9e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f06f 0220 	mvn.w	r2, #32
 8004a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f000 f8cd 	bl	8004c38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a9e:	bf00      	nop
 8004aa0:	3708      	adds	r7, #8
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr

08004aba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b083      	sub	sp, #12
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b083      	sub	sp, #12
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004aea:	bf00      	nop
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
	...

08004af8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b085      	sub	sp, #20
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a40      	ldr	r2, [pc, #256]	; (8004c0c <TIM_Base_SetConfig+0x114>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d013      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b16:	d00f      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a3d      	ldr	r2, [pc, #244]	; (8004c10 <TIM_Base_SetConfig+0x118>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00b      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a3c      	ldr	r2, [pc, #240]	; (8004c14 <TIM_Base_SetConfig+0x11c>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d007      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a3b      	ldr	r2, [pc, #236]	; (8004c18 <TIM_Base_SetConfig+0x120>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d003      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a3a      	ldr	r2, [pc, #232]	; (8004c1c <TIM_Base_SetConfig+0x124>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d108      	bne.n	8004b4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a2f      	ldr	r2, [pc, #188]	; (8004c0c <TIM_Base_SetConfig+0x114>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d02b      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b58:	d027      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a2c      	ldr	r2, [pc, #176]	; (8004c10 <TIM_Base_SetConfig+0x118>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d023      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a2b      	ldr	r2, [pc, #172]	; (8004c14 <TIM_Base_SetConfig+0x11c>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d01f      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a2a      	ldr	r2, [pc, #168]	; (8004c18 <TIM_Base_SetConfig+0x120>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d01b      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a29      	ldr	r2, [pc, #164]	; (8004c1c <TIM_Base_SetConfig+0x124>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d017      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a28      	ldr	r2, [pc, #160]	; (8004c20 <TIM_Base_SetConfig+0x128>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d013      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a27      	ldr	r2, [pc, #156]	; (8004c24 <TIM_Base_SetConfig+0x12c>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d00f      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a26      	ldr	r2, [pc, #152]	; (8004c28 <TIM_Base_SetConfig+0x130>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d00b      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a25      	ldr	r2, [pc, #148]	; (8004c2c <TIM_Base_SetConfig+0x134>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d007      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a24      	ldr	r2, [pc, #144]	; (8004c30 <TIM_Base_SetConfig+0x138>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d003      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a23      	ldr	r2, [pc, #140]	; (8004c34 <TIM_Base_SetConfig+0x13c>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d108      	bne.n	8004bbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	689a      	ldr	r2, [r3, #8]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a0a      	ldr	r2, [pc, #40]	; (8004c0c <TIM_Base_SetConfig+0x114>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d003      	beq.n	8004bf0 <TIM_Base_SetConfig+0xf8>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a0c      	ldr	r2, [pc, #48]	; (8004c1c <TIM_Base_SetConfig+0x124>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d103      	bne.n	8004bf8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	691a      	ldr	r2, [r3, #16]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	615a      	str	r2, [r3, #20]
}
 8004bfe:	bf00      	nop
 8004c00:	3714      	adds	r7, #20
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	40010000 	.word	0x40010000
 8004c10:	40000400 	.word	0x40000400
 8004c14:	40000800 	.word	0x40000800
 8004c18:	40000c00 	.word	0x40000c00
 8004c1c:	40010400 	.word	0x40010400
 8004c20:	40014000 	.word	0x40014000
 8004c24:	40014400 	.word	0x40014400
 8004c28:	40014800 	.word	0x40014800
 8004c2c:	40001800 	.word	0x40001800
 8004c30:	40001c00 	.word	0x40001c00
 8004c34:	40002000 	.word	0x40002000

08004c38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e03f      	b.n	8004cf2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d106      	bne.n	8004c8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7fd f952 	bl	8001f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2224      	movs	r2, #36	; 0x24
 8004c90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68da      	ldr	r2, [r3, #12]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ca2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 fcd3 	bl	8005650 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	691a      	ldr	r2, [r3, #16]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004cb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	695a      	ldr	r2, [r3, #20]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004cc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68da      	ldr	r2, [r3, #12]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b088      	sub	sp, #32
 8004cfe:	af02      	add	r7, sp, #8
 8004d00:	60f8      	str	r0, [r7, #12]
 8004d02:	60b9      	str	r1, [r7, #8]
 8004d04:	603b      	str	r3, [r7, #0]
 8004d06:	4613      	mov	r3, r2
 8004d08:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b20      	cmp	r3, #32
 8004d18:	f040 8083 	bne.w	8004e22 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_UART_Transmit+0x2e>
 8004d22:	88fb      	ldrh	r3, [r7, #6]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e07b      	b.n	8004e24 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d101      	bne.n	8004d3a <HAL_UART_Transmit+0x40>
 8004d36:	2302      	movs	r3, #2
 8004d38:	e074      	b.n	8004e24 <HAL_UART_Transmit+0x12a>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2221      	movs	r2, #33	; 0x21
 8004d4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004d50:	f7fd fa7a 	bl	8002248 <HAL_GetTick>
 8004d54:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	88fa      	ldrh	r2, [r7, #6]
 8004d5a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	88fa      	ldrh	r2, [r7, #6]
 8004d60:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004d6a:	e042      	b.n	8004df2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	3b01      	subs	r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d82:	d122      	bne.n	8004dca <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	2180      	movs	r1, #128	; 0x80
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 fadc 	bl	800534c <UART_WaitOnFlagUntilTimeout>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e042      	b.n	8004e24 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	881b      	ldrh	r3, [r3, #0]
 8004da6:	461a      	mov	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004db0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d103      	bne.n	8004dc2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	3302      	adds	r3, #2
 8004dbe:	60bb      	str	r3, [r7, #8]
 8004dc0:	e017      	b.n	8004df2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	60bb      	str	r3, [r7, #8]
 8004dc8:	e013      	b.n	8004df2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	2180      	movs	r1, #128	; 0x80
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 fab9 	bl	800534c <UART_WaitOnFlagUntilTimeout>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d001      	beq.n	8004de4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e01f      	b.n	8004e24 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	60ba      	str	r2, [r7, #8]
 8004dea:	781a      	ldrb	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1b7      	bne.n	8004d6c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	2200      	movs	r2, #0
 8004e04:	2140      	movs	r1, #64	; 0x40
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 faa0 	bl	800534c <UART_WaitOnFlagUntilTimeout>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e006      	b.n	8004e24 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	e000      	b.n	8004e24 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004e22:	2302      	movs	r3, #2
  }
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3718      	adds	r7, #24
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b086      	sub	sp, #24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	4613      	mov	r3, r2
 8004e38:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b20      	cmp	r3, #32
 8004e44:	d166      	bne.n	8004f14 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <HAL_UART_Receive_DMA+0x26>
 8004e4c:	88fb      	ldrh	r3, [r7, #6]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e05f      	b.n	8004f16 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d101      	bne.n	8004e64 <HAL_UART_Receive_DMA+0x38>
 8004e60:	2302      	movs	r3, #2
 8004e62:	e058      	b.n	8004f16 <HAL_UART_Receive_DMA+0xea>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	88fa      	ldrh	r2, [r7, #6]
 8004e76:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2222      	movs	r2, #34	; 0x22
 8004e82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e8a:	4a25      	ldr	r2, [pc, #148]	; (8004f20 <HAL_UART_Receive_DMA+0xf4>)
 8004e8c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e92:	4a24      	ldr	r2, [pc, #144]	; (8004f24 <HAL_UART_Receive_DMA+0xf8>)
 8004e94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e9a:	4a23      	ldr	r2, [pc, #140]	; (8004f28 <HAL_UART_Receive_DMA+0xfc>)
 8004e9c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8004ea6:	f107 0308 	add.w	r3, r7, #8
 8004eaa:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	3304      	adds	r3, #4
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	88fb      	ldrh	r3, [r7, #6]
 8004ebe:	f7fd fb83 	bl	80025c8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	613b      	str	r3, [r7, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	613b      	str	r3, [r7, #16]
 8004ed6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68da      	ldr	r2, [r3, #12]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004eee:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695a      	ldr	r2, [r3, #20]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f042 0201 	orr.w	r2, r2, #1
 8004efe:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	695a      	ldr	r2, [r3, #20]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f0e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004f10:	2300      	movs	r3, #0
 8004f12:	e000      	b.n	8004f16 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004f14:	2302      	movs	r3, #2
  }
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3718      	adds	r7, #24
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	08005235 	.word	0x08005235
 8004f24:	0800529d 	.word	0x0800529d
 8004f28:	080052b9 	.word	0x080052b9

08004f2c <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f42:	2b80      	cmp	r3, #128	; 0x80
 8004f44:	bf0c      	ite	eq
 8004f46:	2301      	moveq	r3, #1
 8004f48:	2300      	movne	r3, #0
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b21      	cmp	r3, #33	; 0x21
 8004f58:	d116      	bne.n	8004f88 <HAL_UART_DMAStop+0x5c>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d013      	beq.n	8004f88 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	695a      	ldr	r2, [r3, #20]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f6e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d004      	beq.n	8004f82 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7fd fb7b 	bl	8002678 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fa2c 	bl	80053e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f92:	2b40      	cmp	r3, #64	; 0x40
 8004f94:	bf0c      	ite	eq
 8004f96:	2301      	moveq	r3, #1
 8004f98:	2300      	movne	r3, #0
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b22      	cmp	r3, #34	; 0x22
 8004fa8:	d116      	bne.n	8004fd8 <HAL_UART_DMAStop+0xac>
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d013      	beq.n	8004fd8 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	695a      	ldr	r2, [r3, #20]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fbe:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d004      	beq.n	8004fd2 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7fd fb53 	bl	8002678 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 fa1a 	bl	800540c <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
	...

08004fe4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b088      	sub	sp, #32
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005004:	2300      	movs	r3, #0
 8005006:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	f003 030f 	and.w	r3, r3, #15
 8005012:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d10d      	bne.n	8005036 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	f003 0320 	and.w	r3, r3, #32
 8005020:	2b00      	cmp	r3, #0
 8005022:	d008      	beq.n	8005036 <HAL_UART_IRQHandler+0x52>
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	f003 0320 	and.w	r3, r3, #32
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 fa8c 	bl	800554c <UART_Receive_IT>
      return;
 8005034:	e0d0      	b.n	80051d8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 80b0 	beq.w	800519e <HAL_UART_IRQHandler+0x1ba>
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	f003 0301 	and.w	r3, r3, #1
 8005044:	2b00      	cmp	r3, #0
 8005046:	d105      	bne.n	8005054 <HAL_UART_IRQHandler+0x70>
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 80a5 	beq.w	800519e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00a      	beq.n	8005074 <HAL_UART_IRQHandler+0x90>
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005064:	2b00      	cmp	r3, #0
 8005066:	d005      	beq.n	8005074 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800506c:	f043 0201 	orr.w	r2, r3, #1
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0304 	and.w	r3, r3, #4
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00a      	beq.n	8005094 <HAL_UART_IRQHandler+0xb0>
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	f003 0301 	and.w	r3, r3, #1
 8005084:	2b00      	cmp	r3, #0
 8005086:	d005      	beq.n	8005094 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800508c:	f043 0202 	orr.w	r2, r3, #2
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	f003 0302 	and.w	r3, r3, #2
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00a      	beq.n	80050b4 <HAL_UART_IRQHandler+0xd0>
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ac:	f043 0204 	orr.w	r2, r3, #4
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	f003 0308 	and.w	r3, r3, #8
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00f      	beq.n	80050de <HAL_UART_IRQHandler+0xfa>
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	f003 0320 	and.w	r3, r3, #32
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d104      	bne.n	80050d2 <HAL_UART_IRQHandler+0xee>
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	f003 0301 	and.w	r3, r3, #1
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d005      	beq.n	80050de <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d6:	f043 0208 	orr.w	r2, r3, #8
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d077      	beq.n	80051d6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	f003 0320 	and.w	r3, r3, #32
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d007      	beq.n	8005100 <HAL_UART_IRQHandler+0x11c>
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	f003 0320 	and.w	r3, r3, #32
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 fa26 	bl	800554c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800510a:	2b40      	cmp	r3, #64	; 0x40
 800510c:	bf0c      	ite	eq
 800510e:	2301      	moveq	r3, #1
 8005110:	2300      	movne	r3, #0
 8005112:	b2db      	uxtb	r3, r3
 8005114:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d102      	bne.n	8005128 <HAL_UART_IRQHandler+0x144>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d031      	beq.n	800518c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 f96f 	bl	800540c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	695b      	ldr	r3, [r3, #20]
 8005134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005138:	2b40      	cmp	r3, #64	; 0x40
 800513a:	d123      	bne.n	8005184 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695a      	ldr	r2, [r3, #20]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800514a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005150:	2b00      	cmp	r3, #0
 8005152:	d013      	beq.n	800517c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005158:	4a21      	ldr	r2, [pc, #132]	; (80051e0 <HAL_UART_IRQHandler+0x1fc>)
 800515a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005160:	4618      	mov	r0, r3
 8005162:	f7fd faf9 	bl	8002758 <HAL_DMA_Abort_IT>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d016      	beq.n	800519a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005170:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005176:	4610      	mov	r0, r2
 8005178:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800517a:	e00e      	b.n	800519a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 f84f 	bl	8005220 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005182:	e00a      	b.n	800519a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 f84b 	bl	8005220 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800518a:	e006      	b.n	800519a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 f847 	bl	8005220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005198:	e01d      	b.n	80051d6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800519a:	bf00      	nop
    return;
 800519c:	e01b      	b.n	80051d6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d008      	beq.n	80051ba <HAL_UART_IRQHandler+0x1d6>
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 f95c 	bl	8005470 <UART_Transmit_IT>
    return;
 80051b8:	e00e      	b.n	80051d8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d009      	beq.n	80051d8 <HAL_UART_IRQHandler+0x1f4>
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d004      	beq.n	80051d8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f9a4 	bl	800551c <UART_EndTransmit_IT>
    return;
 80051d4:	e000      	b.n	80051d8 <HAL_UART_IRQHandler+0x1f4>
    return;
 80051d6:	bf00      	nop
  }
}
 80051d8:	3720      	adds	r7, #32
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	08005449 	.word	0x08005449

080051e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005200:	bf00      	nop
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005228:	bf00      	nop
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005240:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800524c:	2b00      	cmp	r3, #0
 800524e:	d11e      	bne.n	800528e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68da      	ldr	r2, [r3, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005264:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	695a      	ldr	r2, [r3, #20]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 0201 	bic.w	r2, r2, #1
 8005274:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	695a      	ldr	r2, [r3, #20]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005284:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2220      	movs	r2, #32
 800528a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f7ff ffb2 	bl	80051f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005294:	bf00      	nop
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f7ff ffae 	bl	800520c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052b0:	bf00      	nop
 80052b2:	3710      	adds	r7, #16
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052d4:	2b80      	cmp	r3, #128	; 0x80
 80052d6:	bf0c      	ite	eq
 80052d8:	2301      	moveq	r3, #1
 80052da:	2300      	movne	r3, #0
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b21      	cmp	r3, #33	; 0x21
 80052ea:	d108      	bne.n	80052fe <UART_DMAError+0x46>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d005      	beq.n	80052fe <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2200      	movs	r2, #0
 80052f6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80052f8:	68b8      	ldr	r0, [r7, #8]
 80052fa:	f000 f871 	bl	80053e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	695b      	ldr	r3, [r3, #20]
 8005304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005308:	2b40      	cmp	r3, #64	; 0x40
 800530a:	bf0c      	ite	eq
 800530c:	2301      	moveq	r3, #1
 800530e:	2300      	movne	r3, #0
 8005310:	b2db      	uxtb	r3, r3
 8005312:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b22      	cmp	r3, #34	; 0x22
 800531e:	d108      	bne.n	8005332 <UART_DMAError+0x7a>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d005      	beq.n	8005332 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2200      	movs	r2, #0
 800532a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800532c:	68b8      	ldr	r0, [r7, #8]
 800532e:	f000 f86d 	bl	800540c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005336:	f043 0210 	orr.w	r2, r3, #16
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800533e:	68b8      	ldr	r0, [r7, #8]
 8005340:	f7ff ff6e 	bl	8005220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005344:	bf00      	nop
 8005346:	3710      	adds	r7, #16
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	603b      	str	r3, [r7, #0]
 8005358:	4613      	mov	r3, r2
 800535a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800535c:	e02c      	b.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005364:	d028      	beq.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d007      	beq.n	800537c <UART_WaitOnFlagUntilTimeout+0x30>
 800536c:	f7fc ff6c 	bl	8002248 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	429a      	cmp	r2, r3
 800537a:	d21d      	bcs.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68da      	ldr	r2, [r3, #12]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800538a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	695a      	ldr	r2, [r3, #20]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0201 	bic.w	r2, r2, #1
 800539a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2220      	movs	r2, #32
 80053a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2220      	movs	r2, #32
 80053a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e00f      	b.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	4013      	ands	r3, r2
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	bf0c      	ite	eq
 80053c8:	2301      	moveq	r3, #1
 80053ca:	2300      	movne	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	461a      	mov	r2, r3
 80053d0:	79fb      	ldrb	r3, [r7, #7]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d0c3      	beq.n	800535e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3710      	adds	r7, #16
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80053f6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2220      	movs	r2, #32
 80053fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68da      	ldr	r2, [r3, #12]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005422:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	695a      	ldr	r2, [r3, #20]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 0201 	bic.w	r2, r2, #1
 8005432:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2220      	movs	r2, #32
 8005438:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005454:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f7ff fedc 	bl	8005220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005468:	bf00      	nop
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b21      	cmp	r3, #33	; 0x21
 8005482:	d144      	bne.n	800550e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800548c:	d11a      	bne.n	80054c4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	881b      	ldrh	r3, [r3, #0]
 8005498:	461a      	mov	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054a2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d105      	bne.n	80054b8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	1c9a      	adds	r2, r3, #2
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	621a      	str	r2, [r3, #32]
 80054b6:	e00e      	b.n	80054d6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	621a      	str	r2, [r3, #32]
 80054c2:	e008      	b.n	80054d6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	1c59      	adds	r1, r3, #1
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6211      	str	r1, [r2, #32]
 80054ce:	781a      	ldrb	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3b01      	subs	r3, #1
 80054de:	b29b      	uxth	r3, r3
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	4619      	mov	r1, r3
 80054e4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10f      	bne.n	800550a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054f8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68da      	ldr	r2, [r3, #12]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005508:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800550a:	2300      	movs	r3, #0
 800550c:	e000      	b.n	8005510 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800550e:	2302      	movs	r3, #2
  }
}
 8005510:	4618      	mov	r0, r3
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005532:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2220      	movs	r2, #32
 8005538:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7ff fe51 	bl	80051e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b22      	cmp	r3, #34	; 0x22
 800555e:	d171      	bne.n	8005644 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005568:	d123      	bne.n	80055b2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d10e      	bne.n	8005596 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	b29b      	uxth	r3, r3
 8005580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005584:	b29a      	uxth	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558e:	1c9a      	adds	r2, r3, #2
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	629a      	str	r2, [r3, #40]	; 0x28
 8005594:	e029      	b.n	80055ea <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	b29b      	uxth	r3, r3
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055aa:	1c5a      	adds	r2, r3, #1
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	629a      	str	r2, [r3, #40]	; 0x28
 80055b0:	e01b      	b.n	80055ea <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10a      	bne.n	80055d0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6858      	ldr	r0, [r3, #4]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c4:	1c59      	adds	r1, r3, #1
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	6291      	str	r1, [r2, #40]	; 0x28
 80055ca:	b2c2      	uxtb	r2, r0
 80055cc:	701a      	strb	r2, [r3, #0]
 80055ce:	e00c      	b.n	80055ea <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	b2da      	uxtb	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055dc:	1c58      	adds	r0, r3, #1
 80055de:	6879      	ldr	r1, [r7, #4]
 80055e0:	6288      	str	r0, [r1, #40]	; 0x28
 80055e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80055e6:	b2d2      	uxtb	r2, r2
 80055e8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	4619      	mov	r1, r3
 80055f8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d120      	bne.n	8005640 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68da      	ldr	r2, [r3, #12]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f022 0220 	bic.w	r2, r2, #32
 800560c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68da      	ldr	r2, [r3, #12]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800561c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	695a      	ldr	r2, [r3, #20]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f022 0201 	bic.w	r2, r2, #1
 800562c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2220      	movs	r2, #32
 8005632:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7ff fdde 	bl	80051f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800563c:	2300      	movs	r3, #0
 800563e:	e002      	b.n	8005646 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005640:	2300      	movs	r3, #0
 8005642:	e000      	b.n	8005646 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005644:	2302      	movs	r3, #2
  }
}
 8005646:	4618      	mov	r0, r3
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
	...

08005650 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	b0bd      	sub	sp, #244	; 0xf4
 8005656:	af00      	add	r7, sp, #0
 8005658:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800565c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800566c:	68d9      	ldr	r1, [r3, #12]
 800566e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	ea40 0301 	orr.w	r3, r0, r1
 8005678:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800567a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800567e:	689a      	ldr	r2, [r3, #8]
 8005680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	431a      	orrs	r2, r3
 8005688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	431a      	orrs	r2, r3
 8005690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	4313      	orrs	r3, r2
 8005698:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800569c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80056a8:	f021 010c 	bic.w	r1, r1, #12
 80056ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80056b6:	430b      	orrs	r3, r1
 80056b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80056c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ca:	6999      	ldr	r1, [r3, #24]
 80056cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	ea40 0301 	orr.w	r3, r0, r1
 80056d6:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056e2:	f040 81a5 	bne.w	8005a30 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	4bcd      	ldr	r3, [pc, #820]	; (8005a24 <UART_SetConfig+0x3d4>)
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d006      	beq.n	8005700 <UART_SetConfig+0xb0>
 80056f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	4bcb      	ldr	r3, [pc, #812]	; (8005a28 <UART_SetConfig+0x3d8>)
 80056fa:	429a      	cmp	r2, r3
 80056fc:	f040 80cb 	bne.w	8005896 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005700:	f7ff f82a 	bl	8004758 <HAL_RCC_GetPCLK2Freq>
 8005704:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005708:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800570c:	461c      	mov	r4, r3
 800570e:	f04f 0500 	mov.w	r5, #0
 8005712:	4622      	mov	r2, r4
 8005714:	462b      	mov	r3, r5
 8005716:	1891      	adds	r1, r2, r2
 8005718:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800571c:	415b      	adcs	r3, r3
 800571e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005722:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005726:	1912      	adds	r2, r2, r4
 8005728:	eb45 0303 	adc.w	r3, r5, r3
 800572c:	f04f 0000 	mov.w	r0, #0
 8005730:	f04f 0100 	mov.w	r1, #0
 8005734:	00d9      	lsls	r1, r3, #3
 8005736:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800573a:	00d0      	lsls	r0, r2, #3
 800573c:	4602      	mov	r2, r0
 800573e:	460b      	mov	r3, r1
 8005740:	1911      	adds	r1, r2, r4
 8005742:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8005746:	416b      	adcs	r3, r5
 8005748:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800574c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	461a      	mov	r2, r3
 8005754:	f04f 0300 	mov.w	r3, #0
 8005758:	1891      	adds	r1, r2, r2
 800575a:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800575e:	415b      	adcs	r3, r3
 8005760:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005764:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005768:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800576c:	f7fb f9bc 	bl	8000ae8 <__aeabi_uldivmod>
 8005770:	4602      	mov	r2, r0
 8005772:	460b      	mov	r3, r1
 8005774:	4bad      	ldr	r3, [pc, #692]	; (8005a2c <UART_SetConfig+0x3dc>)
 8005776:	fba3 2302 	umull	r2, r3, r3, r2
 800577a:	095b      	lsrs	r3, r3, #5
 800577c:	011e      	lsls	r6, r3, #4
 800577e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005782:	461c      	mov	r4, r3
 8005784:	f04f 0500 	mov.w	r5, #0
 8005788:	4622      	mov	r2, r4
 800578a:	462b      	mov	r3, r5
 800578c:	1891      	adds	r1, r2, r2
 800578e:	67b9      	str	r1, [r7, #120]	; 0x78
 8005790:	415b      	adcs	r3, r3
 8005792:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005794:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8005798:	1912      	adds	r2, r2, r4
 800579a:	eb45 0303 	adc.w	r3, r5, r3
 800579e:	f04f 0000 	mov.w	r0, #0
 80057a2:	f04f 0100 	mov.w	r1, #0
 80057a6:	00d9      	lsls	r1, r3, #3
 80057a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057ac:	00d0      	lsls	r0, r2, #3
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	1911      	adds	r1, r2, r4
 80057b4:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80057b8:	416b      	adcs	r3, r5
 80057ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80057be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	461a      	mov	r2, r3
 80057c6:	f04f 0300 	mov.w	r3, #0
 80057ca:	1891      	adds	r1, r2, r2
 80057cc:	6739      	str	r1, [r7, #112]	; 0x70
 80057ce:	415b      	adcs	r3, r3
 80057d0:	677b      	str	r3, [r7, #116]	; 0x74
 80057d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80057d6:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80057da:	f7fb f985 	bl	8000ae8 <__aeabi_uldivmod>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4b92      	ldr	r3, [pc, #584]	; (8005a2c <UART_SetConfig+0x3dc>)
 80057e4:	fba3 1302 	umull	r1, r3, r3, r2
 80057e8:	095b      	lsrs	r3, r3, #5
 80057ea:	2164      	movs	r1, #100	; 0x64
 80057ec:	fb01 f303 	mul.w	r3, r1, r3
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	3332      	adds	r3, #50	; 0x32
 80057f6:	4a8d      	ldr	r2, [pc, #564]	; (8005a2c <UART_SetConfig+0x3dc>)
 80057f8:	fba2 2303 	umull	r2, r3, r2, r3
 80057fc:	095b      	lsrs	r3, r3, #5
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005804:	441e      	add	r6, r3
 8005806:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800580a:	4618      	mov	r0, r3
 800580c:	f04f 0100 	mov.w	r1, #0
 8005810:	4602      	mov	r2, r0
 8005812:	460b      	mov	r3, r1
 8005814:	1894      	adds	r4, r2, r2
 8005816:	66bc      	str	r4, [r7, #104]	; 0x68
 8005818:	415b      	adcs	r3, r3
 800581a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800581c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005820:	1812      	adds	r2, r2, r0
 8005822:	eb41 0303 	adc.w	r3, r1, r3
 8005826:	f04f 0400 	mov.w	r4, #0
 800582a:	f04f 0500 	mov.w	r5, #0
 800582e:	00dd      	lsls	r5, r3, #3
 8005830:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005834:	00d4      	lsls	r4, r2, #3
 8005836:	4622      	mov	r2, r4
 8005838:	462b      	mov	r3, r5
 800583a:	1814      	adds	r4, r2, r0
 800583c:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8005840:	414b      	adcs	r3, r1
 8005842:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	461a      	mov	r2, r3
 800584e:	f04f 0300 	mov.w	r3, #0
 8005852:	1891      	adds	r1, r2, r2
 8005854:	6639      	str	r1, [r7, #96]	; 0x60
 8005856:	415b      	adcs	r3, r3
 8005858:	667b      	str	r3, [r7, #100]	; 0x64
 800585a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800585e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005862:	f7fb f941 	bl	8000ae8 <__aeabi_uldivmod>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	4b70      	ldr	r3, [pc, #448]	; (8005a2c <UART_SetConfig+0x3dc>)
 800586c:	fba3 1302 	umull	r1, r3, r3, r2
 8005870:	095b      	lsrs	r3, r3, #5
 8005872:	2164      	movs	r1, #100	; 0x64
 8005874:	fb01 f303 	mul.w	r3, r1, r3
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	00db      	lsls	r3, r3, #3
 800587c:	3332      	adds	r3, #50	; 0x32
 800587e:	4a6b      	ldr	r2, [pc, #428]	; (8005a2c <UART_SetConfig+0x3dc>)
 8005880:	fba2 2303 	umull	r2, r3, r2, r3
 8005884:	095b      	lsrs	r3, r3, #5
 8005886:	f003 0207 	and.w	r2, r3, #7
 800588a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4432      	add	r2, r6
 8005892:	609a      	str	r2, [r3, #8]
 8005894:	e26d      	b.n	8005d72 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005896:	f7fe ff4b 	bl	8004730 <HAL_RCC_GetPCLK1Freq>
 800589a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800589e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80058a2:	461c      	mov	r4, r3
 80058a4:	f04f 0500 	mov.w	r5, #0
 80058a8:	4622      	mov	r2, r4
 80058aa:	462b      	mov	r3, r5
 80058ac:	1891      	adds	r1, r2, r2
 80058ae:	65b9      	str	r1, [r7, #88]	; 0x58
 80058b0:	415b      	adcs	r3, r3
 80058b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80058b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80058b8:	1912      	adds	r2, r2, r4
 80058ba:	eb45 0303 	adc.w	r3, r5, r3
 80058be:	f04f 0000 	mov.w	r0, #0
 80058c2:	f04f 0100 	mov.w	r1, #0
 80058c6:	00d9      	lsls	r1, r3, #3
 80058c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80058cc:	00d0      	lsls	r0, r2, #3
 80058ce:	4602      	mov	r2, r0
 80058d0:	460b      	mov	r3, r1
 80058d2:	1911      	adds	r1, r2, r4
 80058d4:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 80058d8:	416b      	adcs	r3, r5
 80058da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80058de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	461a      	mov	r2, r3
 80058e6:	f04f 0300 	mov.w	r3, #0
 80058ea:	1891      	adds	r1, r2, r2
 80058ec:	6539      	str	r1, [r7, #80]	; 0x50
 80058ee:	415b      	adcs	r3, r3
 80058f0:	657b      	str	r3, [r7, #84]	; 0x54
 80058f2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80058f6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80058fa:	f7fb f8f5 	bl	8000ae8 <__aeabi_uldivmod>
 80058fe:	4602      	mov	r2, r0
 8005900:	460b      	mov	r3, r1
 8005902:	4b4a      	ldr	r3, [pc, #296]	; (8005a2c <UART_SetConfig+0x3dc>)
 8005904:	fba3 2302 	umull	r2, r3, r3, r2
 8005908:	095b      	lsrs	r3, r3, #5
 800590a:	011e      	lsls	r6, r3, #4
 800590c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005910:	461c      	mov	r4, r3
 8005912:	f04f 0500 	mov.w	r5, #0
 8005916:	4622      	mov	r2, r4
 8005918:	462b      	mov	r3, r5
 800591a:	1891      	adds	r1, r2, r2
 800591c:	64b9      	str	r1, [r7, #72]	; 0x48
 800591e:	415b      	adcs	r3, r3
 8005920:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005922:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005926:	1912      	adds	r2, r2, r4
 8005928:	eb45 0303 	adc.w	r3, r5, r3
 800592c:	f04f 0000 	mov.w	r0, #0
 8005930:	f04f 0100 	mov.w	r1, #0
 8005934:	00d9      	lsls	r1, r3, #3
 8005936:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800593a:	00d0      	lsls	r0, r2, #3
 800593c:	4602      	mov	r2, r0
 800593e:	460b      	mov	r3, r1
 8005940:	1911      	adds	r1, r2, r4
 8005942:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8005946:	416b      	adcs	r3, r5
 8005948:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800594c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	461a      	mov	r2, r3
 8005954:	f04f 0300 	mov.w	r3, #0
 8005958:	1891      	adds	r1, r2, r2
 800595a:	6439      	str	r1, [r7, #64]	; 0x40
 800595c:	415b      	adcs	r3, r3
 800595e:	647b      	str	r3, [r7, #68]	; 0x44
 8005960:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005964:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8005968:	f7fb f8be 	bl	8000ae8 <__aeabi_uldivmod>
 800596c:	4602      	mov	r2, r0
 800596e:	460b      	mov	r3, r1
 8005970:	4b2e      	ldr	r3, [pc, #184]	; (8005a2c <UART_SetConfig+0x3dc>)
 8005972:	fba3 1302 	umull	r1, r3, r3, r2
 8005976:	095b      	lsrs	r3, r3, #5
 8005978:	2164      	movs	r1, #100	; 0x64
 800597a:	fb01 f303 	mul.w	r3, r1, r3
 800597e:	1ad3      	subs	r3, r2, r3
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	3332      	adds	r3, #50	; 0x32
 8005984:	4a29      	ldr	r2, [pc, #164]	; (8005a2c <UART_SetConfig+0x3dc>)
 8005986:	fba2 2303 	umull	r2, r3, r2, r3
 800598a:	095b      	lsrs	r3, r3, #5
 800598c:	005b      	lsls	r3, r3, #1
 800598e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005992:	441e      	add	r6, r3
 8005994:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005998:	4618      	mov	r0, r3
 800599a:	f04f 0100 	mov.w	r1, #0
 800599e:	4602      	mov	r2, r0
 80059a0:	460b      	mov	r3, r1
 80059a2:	1894      	adds	r4, r2, r2
 80059a4:	63bc      	str	r4, [r7, #56]	; 0x38
 80059a6:	415b      	adcs	r3, r3
 80059a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059aa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80059ae:	1812      	adds	r2, r2, r0
 80059b0:	eb41 0303 	adc.w	r3, r1, r3
 80059b4:	f04f 0400 	mov.w	r4, #0
 80059b8:	f04f 0500 	mov.w	r5, #0
 80059bc:	00dd      	lsls	r5, r3, #3
 80059be:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80059c2:	00d4      	lsls	r4, r2, #3
 80059c4:	4622      	mov	r2, r4
 80059c6:	462b      	mov	r3, r5
 80059c8:	1814      	adds	r4, r2, r0
 80059ca:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 80059ce:	414b      	adcs	r3, r1
 80059d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	461a      	mov	r2, r3
 80059dc:	f04f 0300 	mov.w	r3, #0
 80059e0:	1891      	adds	r1, r2, r2
 80059e2:	6339      	str	r1, [r7, #48]	; 0x30
 80059e4:	415b      	adcs	r3, r3
 80059e6:	637b      	str	r3, [r7, #52]	; 0x34
 80059e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80059ec:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80059f0:	f7fb f87a 	bl	8000ae8 <__aeabi_uldivmod>
 80059f4:	4602      	mov	r2, r0
 80059f6:	460b      	mov	r3, r1
 80059f8:	4b0c      	ldr	r3, [pc, #48]	; (8005a2c <UART_SetConfig+0x3dc>)
 80059fa:	fba3 1302 	umull	r1, r3, r3, r2
 80059fe:	095b      	lsrs	r3, r3, #5
 8005a00:	2164      	movs	r1, #100	; 0x64
 8005a02:	fb01 f303 	mul.w	r3, r1, r3
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	00db      	lsls	r3, r3, #3
 8005a0a:	3332      	adds	r3, #50	; 0x32
 8005a0c:	4a07      	ldr	r2, [pc, #28]	; (8005a2c <UART_SetConfig+0x3dc>)
 8005a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a12:	095b      	lsrs	r3, r3, #5
 8005a14:	f003 0207 	and.w	r2, r3, #7
 8005a18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4432      	add	r2, r6
 8005a20:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005a22:	e1a6      	b.n	8005d72 <UART_SetConfig+0x722>
 8005a24:	40011000 	.word	0x40011000
 8005a28:	40011400 	.word	0x40011400
 8005a2c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	4bd1      	ldr	r3, [pc, #836]	; (8005d7c <UART_SetConfig+0x72c>)
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d006      	beq.n	8005a4a <UART_SetConfig+0x3fa>
 8005a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	4bcf      	ldr	r3, [pc, #828]	; (8005d80 <UART_SetConfig+0x730>)
 8005a44:	429a      	cmp	r2, r3
 8005a46:	f040 80ca 	bne.w	8005bde <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a4a:	f7fe fe85 	bl	8004758 <HAL_RCC_GetPCLK2Freq>
 8005a4e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a52:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005a56:	461c      	mov	r4, r3
 8005a58:	f04f 0500 	mov.w	r5, #0
 8005a5c:	4622      	mov	r2, r4
 8005a5e:	462b      	mov	r3, r5
 8005a60:	1891      	adds	r1, r2, r2
 8005a62:	62b9      	str	r1, [r7, #40]	; 0x28
 8005a64:	415b      	adcs	r3, r3
 8005a66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a6c:	1912      	adds	r2, r2, r4
 8005a6e:	eb45 0303 	adc.w	r3, r5, r3
 8005a72:	f04f 0000 	mov.w	r0, #0
 8005a76:	f04f 0100 	mov.w	r1, #0
 8005a7a:	00d9      	lsls	r1, r3, #3
 8005a7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a80:	00d0      	lsls	r0, r2, #3
 8005a82:	4602      	mov	r2, r0
 8005a84:	460b      	mov	r3, r1
 8005a86:	eb12 0a04 	adds.w	sl, r2, r4
 8005a8a:	eb43 0b05 	adc.w	fp, r3, r5
 8005a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	4618      	mov	r0, r3
 8005a96:	f04f 0100 	mov.w	r1, #0
 8005a9a:	f04f 0200 	mov.w	r2, #0
 8005a9e:	f04f 0300 	mov.w	r3, #0
 8005aa2:	008b      	lsls	r3, r1, #2
 8005aa4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005aa8:	0082      	lsls	r2, r0, #2
 8005aaa:	4650      	mov	r0, sl
 8005aac:	4659      	mov	r1, fp
 8005aae:	f7fb f81b 	bl	8000ae8 <__aeabi_uldivmod>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	4bb3      	ldr	r3, [pc, #716]	; (8005d84 <UART_SetConfig+0x734>)
 8005ab8:	fba3 2302 	umull	r2, r3, r3, r2
 8005abc:	095b      	lsrs	r3, r3, #5
 8005abe:	011e      	lsls	r6, r3, #4
 8005ac0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f04f 0100 	mov.w	r1, #0
 8005aca:	4602      	mov	r2, r0
 8005acc:	460b      	mov	r3, r1
 8005ace:	1894      	adds	r4, r2, r2
 8005ad0:	623c      	str	r4, [r7, #32]
 8005ad2:	415b      	adcs	r3, r3
 8005ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ad6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ada:	1812      	adds	r2, r2, r0
 8005adc:	eb41 0303 	adc.w	r3, r1, r3
 8005ae0:	f04f 0400 	mov.w	r4, #0
 8005ae4:	f04f 0500 	mov.w	r5, #0
 8005ae8:	00dd      	lsls	r5, r3, #3
 8005aea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005aee:	00d4      	lsls	r4, r2, #3
 8005af0:	4622      	mov	r2, r4
 8005af2:	462b      	mov	r3, r5
 8005af4:	1814      	adds	r4, r2, r0
 8005af6:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8005afa:	414b      	adcs	r3, r1
 8005afc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f04f 0100 	mov.w	r1, #0
 8005b0c:	f04f 0200 	mov.w	r2, #0
 8005b10:	f04f 0300 	mov.w	r3, #0
 8005b14:	008b      	lsls	r3, r1, #2
 8005b16:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b1a:	0082      	lsls	r2, r0, #2
 8005b1c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005b20:	f7fa ffe2 	bl	8000ae8 <__aeabi_uldivmod>
 8005b24:	4602      	mov	r2, r0
 8005b26:	460b      	mov	r3, r1
 8005b28:	4b96      	ldr	r3, [pc, #600]	; (8005d84 <UART_SetConfig+0x734>)
 8005b2a:	fba3 1302 	umull	r1, r3, r3, r2
 8005b2e:	095b      	lsrs	r3, r3, #5
 8005b30:	2164      	movs	r1, #100	; 0x64
 8005b32:	fb01 f303 	mul.w	r3, r1, r3
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	011b      	lsls	r3, r3, #4
 8005b3a:	3332      	adds	r3, #50	; 0x32
 8005b3c:	4a91      	ldr	r2, [pc, #580]	; (8005d84 <UART_SetConfig+0x734>)
 8005b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b42:	095b      	lsrs	r3, r3, #5
 8005b44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b48:	441e      	add	r6, r3
 8005b4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f04f 0100 	mov.w	r1, #0
 8005b54:	4602      	mov	r2, r0
 8005b56:	460b      	mov	r3, r1
 8005b58:	1894      	adds	r4, r2, r2
 8005b5a:	61bc      	str	r4, [r7, #24]
 8005b5c:	415b      	adcs	r3, r3
 8005b5e:	61fb      	str	r3, [r7, #28]
 8005b60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b64:	1812      	adds	r2, r2, r0
 8005b66:	eb41 0303 	adc.w	r3, r1, r3
 8005b6a:	f04f 0400 	mov.w	r4, #0
 8005b6e:	f04f 0500 	mov.w	r5, #0
 8005b72:	00dd      	lsls	r5, r3, #3
 8005b74:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b78:	00d4      	lsls	r4, r2, #3
 8005b7a:	4622      	mov	r2, r4
 8005b7c:	462b      	mov	r3, r5
 8005b7e:	1814      	adds	r4, r2, r0
 8005b80:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8005b84:	414b      	adcs	r3, r1
 8005b86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f04f 0100 	mov.w	r1, #0
 8005b96:	f04f 0200 	mov.w	r2, #0
 8005b9a:	f04f 0300 	mov.w	r3, #0
 8005b9e:	008b      	lsls	r3, r1, #2
 8005ba0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005ba4:	0082      	lsls	r2, r0, #2
 8005ba6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005baa:	f7fa ff9d 	bl	8000ae8 <__aeabi_uldivmod>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4b74      	ldr	r3, [pc, #464]	; (8005d84 <UART_SetConfig+0x734>)
 8005bb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005bb8:	095b      	lsrs	r3, r3, #5
 8005bba:	2164      	movs	r1, #100	; 0x64
 8005bbc:	fb01 f303 	mul.w	r3, r1, r3
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	011b      	lsls	r3, r3, #4
 8005bc4:	3332      	adds	r3, #50	; 0x32
 8005bc6:	4a6f      	ldr	r2, [pc, #444]	; (8005d84 <UART_SetConfig+0x734>)
 8005bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bcc:	095b      	lsrs	r3, r3, #5
 8005bce:	f003 020f 	and.w	r2, r3, #15
 8005bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4432      	add	r2, r6
 8005bda:	609a      	str	r2, [r3, #8]
 8005bdc:	e0c9      	b.n	8005d72 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bde:	f7fe fda7 	bl	8004730 <HAL_RCC_GetPCLK1Freq>
 8005be2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005be6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005bea:	461c      	mov	r4, r3
 8005bec:	f04f 0500 	mov.w	r5, #0
 8005bf0:	4622      	mov	r2, r4
 8005bf2:	462b      	mov	r3, r5
 8005bf4:	1891      	adds	r1, r2, r2
 8005bf6:	6139      	str	r1, [r7, #16]
 8005bf8:	415b      	adcs	r3, r3
 8005bfa:	617b      	str	r3, [r7, #20]
 8005bfc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005c00:	1912      	adds	r2, r2, r4
 8005c02:	eb45 0303 	adc.w	r3, r5, r3
 8005c06:	f04f 0000 	mov.w	r0, #0
 8005c0a:	f04f 0100 	mov.w	r1, #0
 8005c0e:	00d9      	lsls	r1, r3, #3
 8005c10:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c14:	00d0      	lsls	r0, r2, #3
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	eb12 0804 	adds.w	r8, r2, r4
 8005c1e:	eb43 0905 	adc.w	r9, r3, r5
 8005c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f04f 0100 	mov.w	r1, #0
 8005c2e:	f04f 0200 	mov.w	r2, #0
 8005c32:	f04f 0300 	mov.w	r3, #0
 8005c36:	008b      	lsls	r3, r1, #2
 8005c38:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005c3c:	0082      	lsls	r2, r0, #2
 8005c3e:	4640      	mov	r0, r8
 8005c40:	4649      	mov	r1, r9
 8005c42:	f7fa ff51 	bl	8000ae8 <__aeabi_uldivmod>
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	4b4e      	ldr	r3, [pc, #312]	; (8005d84 <UART_SetConfig+0x734>)
 8005c4c:	fba3 2302 	umull	r2, r3, r3, r2
 8005c50:	095b      	lsrs	r3, r3, #5
 8005c52:	011e      	lsls	r6, r3, #4
 8005c54:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f04f 0100 	mov.w	r1, #0
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	1894      	adds	r4, r2, r2
 8005c64:	60bc      	str	r4, [r7, #8]
 8005c66:	415b      	adcs	r3, r3
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c6e:	1812      	adds	r2, r2, r0
 8005c70:	eb41 0303 	adc.w	r3, r1, r3
 8005c74:	f04f 0400 	mov.w	r4, #0
 8005c78:	f04f 0500 	mov.w	r5, #0
 8005c7c:	00dd      	lsls	r5, r3, #3
 8005c7e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005c82:	00d4      	lsls	r4, r2, #3
 8005c84:	4622      	mov	r2, r4
 8005c86:	462b      	mov	r3, r5
 8005c88:	1814      	adds	r4, r2, r0
 8005c8a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8005c8e:	414b      	adcs	r3, r1
 8005c90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f04f 0100 	mov.w	r1, #0
 8005ca0:	f04f 0200 	mov.w	r2, #0
 8005ca4:	f04f 0300 	mov.w	r3, #0
 8005ca8:	008b      	lsls	r3, r1, #2
 8005caa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005cae:	0082      	lsls	r2, r0, #2
 8005cb0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005cb4:	f7fa ff18 	bl	8000ae8 <__aeabi_uldivmod>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	460b      	mov	r3, r1
 8005cbc:	4b31      	ldr	r3, [pc, #196]	; (8005d84 <UART_SetConfig+0x734>)
 8005cbe:	fba3 1302 	umull	r1, r3, r3, r2
 8005cc2:	095b      	lsrs	r3, r3, #5
 8005cc4:	2164      	movs	r1, #100	; 0x64
 8005cc6:	fb01 f303 	mul.w	r3, r1, r3
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	011b      	lsls	r3, r3, #4
 8005cce:	3332      	adds	r3, #50	; 0x32
 8005cd0:	4a2c      	ldr	r2, [pc, #176]	; (8005d84 <UART_SetConfig+0x734>)
 8005cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd6:	095b      	lsrs	r3, r3, #5
 8005cd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cdc:	441e      	add	r6, r3
 8005cde:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f04f 0100 	mov.w	r1, #0
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	1894      	adds	r4, r2, r2
 8005cee:	603c      	str	r4, [r7, #0]
 8005cf0:	415b      	adcs	r3, r3
 8005cf2:	607b      	str	r3, [r7, #4]
 8005cf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cf8:	1812      	adds	r2, r2, r0
 8005cfa:	eb41 0303 	adc.w	r3, r1, r3
 8005cfe:	f04f 0400 	mov.w	r4, #0
 8005d02:	f04f 0500 	mov.w	r5, #0
 8005d06:	00dd      	lsls	r5, r3, #3
 8005d08:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005d0c:	00d4      	lsls	r4, r2, #3
 8005d0e:	4622      	mov	r2, r4
 8005d10:	462b      	mov	r3, r5
 8005d12:	1814      	adds	r4, r2, r0
 8005d14:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8005d18:	414b      	adcs	r3, r1
 8005d1a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	4618      	mov	r0, r3
 8005d26:	f04f 0100 	mov.w	r1, #0
 8005d2a:	f04f 0200 	mov.w	r2, #0
 8005d2e:	f04f 0300 	mov.w	r3, #0
 8005d32:	008b      	lsls	r3, r1, #2
 8005d34:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005d38:	0082      	lsls	r2, r0, #2
 8005d3a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005d3e:	f7fa fed3 	bl	8000ae8 <__aeabi_uldivmod>
 8005d42:	4602      	mov	r2, r0
 8005d44:	460b      	mov	r3, r1
 8005d46:	4b0f      	ldr	r3, [pc, #60]	; (8005d84 <UART_SetConfig+0x734>)
 8005d48:	fba3 1302 	umull	r1, r3, r3, r2
 8005d4c:	095b      	lsrs	r3, r3, #5
 8005d4e:	2164      	movs	r1, #100	; 0x64
 8005d50:	fb01 f303 	mul.w	r3, r1, r3
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	011b      	lsls	r3, r3, #4
 8005d58:	3332      	adds	r3, #50	; 0x32
 8005d5a:	4a0a      	ldr	r2, [pc, #40]	; (8005d84 <UART_SetConfig+0x734>)
 8005d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d60:	095b      	lsrs	r3, r3, #5
 8005d62:	f003 020f 	and.w	r2, r3, #15
 8005d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4432      	add	r2, r6
 8005d6e:	609a      	str	r2, [r3, #8]
}
 8005d70:	e7ff      	b.n	8005d72 <UART_SetConfig+0x722>
 8005d72:	bf00      	nop
 8005d74:	37f4      	adds	r7, #244	; 0xf4
 8005d76:	46bd      	mov	sp, r7
 8005d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d7c:	40011000 	.word	0x40011000
 8005d80:	40011400 	.word	0x40011400
 8005d84:	51eb851f 	.word	0x51eb851f

08005d88 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005d92:	2300      	movs	r3, #0
 8005d94:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005d96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d9a:	2b84      	cmp	r3, #132	; 0x84
 8005d9c:	d005      	beq.n	8005daa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005d9e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	4413      	add	r3, r2
 8005da6:	3303      	adds	r3, #3
 8005da8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005daa:	68fb      	ldr	r3, [r7, #12]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3714      	adds	r7, #20
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dbe:	f3ef 8305 	mrs	r3, IPSR
 8005dc2:	607b      	str	r3, [r7, #4]
  return(result);
 8005dc4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	bf14      	ite	ne
 8005dca:	2301      	movne	r3, #1
 8005dcc:	2300      	moveq	r3, #0
 8005dce:	b2db      	uxtb	r3, r3
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005de0:	f001 f902 	bl	8006fe8 <vTaskStartScheduler>
  
  return osOK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	bd80      	pop	{r7, pc}

08005dea <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005dea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dec:	b089      	sub	sp, #36	; 0x24
 8005dee:	af04      	add	r7, sp, #16
 8005df0:	6078      	str	r0, [r7, #4]
 8005df2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d020      	beq.n	8005e3e <osThreadCreate+0x54>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d01c      	beq.n	8005e3e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685c      	ldr	r4, [r3, #4]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681d      	ldr	r5, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	691e      	ldr	r6, [r3, #16]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7ff ffb6 	bl	8005d88 <makeFreeRtosPriority>
 8005e1c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e26:	9202      	str	r2, [sp, #8]
 8005e28:	9301      	str	r3, [sp, #4]
 8005e2a:	9100      	str	r1, [sp, #0]
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	4632      	mov	r2, r6
 8005e30:	4629      	mov	r1, r5
 8005e32:	4620      	mov	r0, r4
 8005e34:	f000 ff10 	bl	8006c58 <xTaskCreateStatic>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	60fb      	str	r3, [r7, #12]
 8005e3c:	e01c      	b.n	8005e78 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685c      	ldr	r4, [r3, #4]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e4a:	b29e      	uxth	r6, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7ff ff98 	bl	8005d88 <makeFreeRtosPriority>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	f107 030c 	add.w	r3, r7, #12
 8005e5e:	9301      	str	r3, [sp, #4]
 8005e60:	9200      	str	r2, [sp, #0]
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	4632      	mov	r2, r6
 8005e66:	4629      	mov	r1, r5
 8005e68:	4620      	mov	r0, r4
 8005e6a:	f000 ff52 	bl	8006d12 <xTaskCreate>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d001      	beq.n	8005e78 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005e74:	2300      	movs	r3, #0
 8005e76:	e000      	b.n	8005e7a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005e78:	68fb      	ldr	r3, [r7, #12]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3714      	adds	r7, #20
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e82 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b084      	sub	sp, #16
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d001      	beq.n	8005e98 <osDelay+0x16>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	e000      	b.n	8005e9a <osDelay+0x18>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f001 f870 	bl	8006f80 <vTaskDelay>
  
  return osOK;
 8005ea0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8005eaa:	b590      	push	{r4, r7, lr}
 8005eac:	b085      	sub	sp, #20
 8005eae:	af02      	add	r7, sp, #8
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d011      	beq.n	8005ee0 <osMessageCreate+0x36>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d00d      	beq.n	8005ee0 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6818      	ldr	r0, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6859      	ldr	r1, [r3, #4]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	689a      	ldr	r2, [r3, #8]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	2400      	movs	r4, #0
 8005ed6:	9400      	str	r4, [sp, #0]
 8005ed8:	f000 f9e0 	bl	800629c <xQueueGenericCreateStatic>
 8005edc:	4603      	mov	r3, r0
 8005ede:	e008      	b.n	8005ef2 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6818      	ldr	r0, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	4619      	mov	r1, r3
 8005eec:	f000 fa4e 	bl	800638c <xQueueGenericCreate>
 8005ef0:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	370c      	adds	r7, #12
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd90      	pop	{r4, r7, pc}
	...

08005efc <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b086      	sub	sp, #24
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d101      	bne.n	8005f1a <osMessagePut+0x1e>
    ticks = 1;
 8005f16:	2301      	movs	r3, #1
 8005f18:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8005f1a:	f7ff ff4d 	bl	8005db8 <inHandlerMode>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d018      	beq.n	8005f56 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8005f24:	f107 0210 	add.w	r2, r7, #16
 8005f28:	f107 0108 	add.w	r1, r7, #8
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 fb8a 	bl	8006648 <xQueueGenericSendFromISR>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d001      	beq.n	8005f3e <osMessagePut+0x42>
      return osErrorOS;
 8005f3a:	23ff      	movs	r3, #255	; 0xff
 8005f3c:	e018      	b.n	8005f70 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d014      	beq.n	8005f6e <osMessagePut+0x72>
 8005f44:	4b0c      	ldr	r3, [pc, #48]	; (8005f78 <osMessagePut+0x7c>)
 8005f46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f4a:	601a      	str	r2, [r3, #0]
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	f3bf 8f6f 	isb	sy
 8005f54:	e00b      	b.n	8005f6e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8005f56:	f107 0108 	add.w	r1, r7, #8
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	68f8      	ldr	r0, [r7, #12]
 8005f60:	f000 fa74 	bl	800644c <xQueueGenericSend>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d001      	beq.n	8005f6e <osMessagePut+0x72>
      return osErrorOS;
 8005f6a:	23ff      	movs	r3, #255	; 0xff
 8005f6c:	e000      	b.n	8005f70 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3718      	adds	r7, #24
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	e000ed04 	.word	0xe000ed04

08005f7c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8005f7c:	b590      	push	{r4, r7, lr}
 8005f7e:	b08b      	sub	sp, #44	; 0x2c
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10a      	bne.n	8005fac <osMessageGet+0x30>
    event.status = osErrorParameter;
 8005f96:	2380      	movs	r3, #128	; 0x80
 8005f98:	617b      	str	r3, [r7, #20]
    return event;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	461c      	mov	r4, r3
 8005f9e:	f107 0314 	add.w	r3, r7, #20
 8005fa2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005fa6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005faa:	e054      	b.n	8006056 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8005fac:	2300      	movs	r3, #0
 8005fae:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fba:	d103      	bne.n	8005fc4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8005fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8005fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8005fc2:	e009      	b.n	8005fd8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d006      	beq.n	8005fd8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8005fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <osMessageGet+0x5c>
      ticks = 1;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005fd8:	f7ff feee 	bl	8005db8 <inHandlerMode>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d01c      	beq.n	800601c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8005fe2:	f107 0220 	add.w	r2, r7, #32
 8005fe6:	f107 0314 	add.w	r3, r7, #20
 8005fea:	3304      	adds	r3, #4
 8005fec:	4619      	mov	r1, r3
 8005fee:	68b8      	ldr	r0, [r7, #8]
 8005ff0:	f000 fca2 	bl	8006938 <xQueueReceiveFromISR>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d102      	bne.n	8006000 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8005ffa:	2310      	movs	r3, #16
 8005ffc:	617b      	str	r3, [r7, #20]
 8005ffe:	e001      	b.n	8006004 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8006000:	2300      	movs	r3, #0
 8006002:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006004:	6a3b      	ldr	r3, [r7, #32]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d01d      	beq.n	8006046 <osMessageGet+0xca>
 800600a:	4b15      	ldr	r3, [pc, #84]	; (8006060 <osMessageGet+0xe4>)
 800600c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006010:	601a      	str	r2, [r3, #0]
 8006012:	f3bf 8f4f 	dsb	sy
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	e014      	b.n	8006046 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800601c:	f107 0314 	add.w	r3, r7, #20
 8006020:	3304      	adds	r3, #4
 8006022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006024:	4619      	mov	r1, r3
 8006026:	68b8      	ldr	r0, [r7, #8]
 8006028:	f000 fba6 	bl	8006778 <xQueueReceive>
 800602c:	4603      	mov	r3, r0
 800602e:	2b01      	cmp	r3, #1
 8006030:	d102      	bne.n	8006038 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8006032:	2310      	movs	r3, #16
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	e006      	b.n	8006046 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603a:	2b00      	cmp	r3, #0
 800603c:	d101      	bne.n	8006042 <osMessageGet+0xc6>
 800603e:	2300      	movs	r3, #0
 8006040:	e000      	b.n	8006044 <osMessageGet+0xc8>
 8006042:	2340      	movs	r3, #64	; 0x40
 8006044:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	461c      	mov	r4, r3
 800604a:	f107 0314 	add.w	r3, r7, #20
 800604e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006052:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	372c      	adds	r7, #44	; 0x2c
 800605a:	46bd      	mov	sp, r7
 800605c:	bd90      	pop	{r4, r7, pc}
 800605e:	bf00      	nop
 8006060:	e000ed04 	.word	0xe000ed04

08006064 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f103 0208 	add.w	r2, r3, #8
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f04f 32ff 	mov.w	r2, #4294967295
 800607c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f103 0208 	add.w	r2, r3, #8
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f103 0208 	add.w	r2, r3, #8
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80060b2:	bf00      	nop
 80060b4:	370c      	adds	r7, #12
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr

080060be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060be:	b480      	push	{r7}
 80060c0:	b085      	sub	sp, #20
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
 80060c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	68fa      	ldr	r2, [r7, #12]
 80060d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	689a      	ldr	r2, [r3, #8]
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	1c5a      	adds	r2, r3, #1
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	601a      	str	r2, [r3, #0]
}
 80060fa:	bf00      	nop
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr

08006106 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006106:	b480      	push	{r7}
 8006108:	b085      	sub	sp, #20
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
 800610e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611c:	d103      	bne.n	8006126 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	60fb      	str	r3, [r7, #12]
 8006124:	e00c      	b.n	8006140 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	3308      	adds	r3, #8
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	e002      	b.n	8006134 <vListInsert+0x2e>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	60fb      	str	r3, [r7, #12]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68ba      	ldr	r2, [r7, #8]
 800613c:	429a      	cmp	r2, r3
 800613e:	d2f6      	bcs.n	800612e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	1c5a      	adds	r2, r3, #1
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	601a      	str	r2, [r3, #0]
}
 800616c:	bf00      	nop
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006178:	b480      	push	{r7}
 800617a:	b085      	sub	sp, #20
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	6892      	ldr	r2, [r2, #8]
 800618e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	6852      	ldr	r2, [r2, #4]
 8006198:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d103      	bne.n	80061ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	1e5a      	subs	r2, r3, #1
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3714      	adds	r7, #20
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d10a      	bne.n	80061f6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e4:	f383 8811 	msr	BASEPRI, r3
 80061e8:	f3bf 8f6f 	isb	sy
 80061ec:	f3bf 8f4f 	dsb	sy
 80061f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061f2:	bf00      	nop
 80061f4:	e7fe      	b.n	80061f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80061f6:	f001 fd2d 	bl	8007c54 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006202:	68f9      	ldr	r1, [r7, #12]
 8006204:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006206:	fb01 f303 	mul.w	r3, r1, r3
 800620a:	441a      	add	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006226:	3b01      	subs	r3, #1
 8006228:	68f9      	ldr	r1, [r7, #12]
 800622a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800622c:	fb01 f303 	mul.w	r3, r1, r3
 8006230:	441a      	add	r2, r3
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	22ff      	movs	r2, #255	; 0xff
 800623a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	22ff      	movs	r2, #255	; 0xff
 8006242:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d114      	bne.n	8006276 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	691b      	ldr	r3, [r3, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d01a      	beq.n	800628a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	3310      	adds	r3, #16
 8006258:	4618      	mov	r0, r3
 800625a:	f001 f907 	bl	800746c <xTaskRemoveFromEventList>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d012      	beq.n	800628a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006264:	4b0c      	ldr	r3, [pc, #48]	; (8006298 <xQueueGenericReset+0xcc>)
 8006266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800626a:	601a      	str	r2, [r3, #0]
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	f3bf 8f6f 	isb	sy
 8006274:	e009      	b.n	800628a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	3310      	adds	r3, #16
 800627a:	4618      	mov	r0, r3
 800627c:	f7ff fef2 	bl	8006064 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	3324      	adds	r3, #36	; 0x24
 8006284:	4618      	mov	r0, r3
 8006286:	f7ff feed 	bl	8006064 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800628a:	f001 fd13 	bl	8007cb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800628e:	2301      	movs	r3, #1
}
 8006290:	4618      	mov	r0, r3
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	e000ed04 	.word	0xe000ed04

0800629c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800629c:	b580      	push	{r7, lr}
 800629e:	b08e      	sub	sp, #56	; 0x38
 80062a0:	af02      	add	r7, sp, #8
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	607a      	str	r2, [r7, #4]
 80062a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d10a      	bne.n	80062c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80062b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b4:	f383 8811 	msr	BASEPRI, r3
 80062b8:	f3bf 8f6f 	isb	sy
 80062bc:	f3bf 8f4f 	dsb	sy
 80062c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80062c2:	bf00      	nop
 80062c4:	e7fe      	b.n	80062c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d10a      	bne.n	80062e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80062cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d0:	f383 8811 	msr	BASEPRI, r3
 80062d4:	f3bf 8f6f 	isb	sy
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80062de:	bf00      	nop
 80062e0:	e7fe      	b.n	80062e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <xQueueGenericCreateStatic+0x52>
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d001      	beq.n	80062f2 <xQueueGenericCreateStatic+0x56>
 80062ee:	2301      	movs	r3, #1
 80062f0:	e000      	b.n	80062f4 <xQueueGenericCreateStatic+0x58>
 80062f2:	2300      	movs	r3, #0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10a      	bne.n	800630e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80062f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062fc:	f383 8811 	msr	BASEPRI, r3
 8006300:	f3bf 8f6f 	isb	sy
 8006304:	f3bf 8f4f 	dsb	sy
 8006308:	623b      	str	r3, [r7, #32]
}
 800630a:	bf00      	nop
 800630c:	e7fe      	b.n	800630c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d102      	bne.n	800631a <xQueueGenericCreateStatic+0x7e>
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <xQueueGenericCreateStatic+0x82>
 800631a:	2301      	movs	r3, #1
 800631c:	e000      	b.n	8006320 <xQueueGenericCreateStatic+0x84>
 800631e:	2300      	movs	r3, #0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d10a      	bne.n	800633a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	61fb      	str	r3, [r7, #28]
}
 8006336:	bf00      	nop
 8006338:	e7fe      	b.n	8006338 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800633a:	2348      	movs	r3, #72	; 0x48
 800633c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	2b48      	cmp	r3, #72	; 0x48
 8006342:	d00a      	beq.n	800635a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006348:	f383 8811 	msr	BASEPRI, r3
 800634c:	f3bf 8f6f 	isb	sy
 8006350:	f3bf 8f4f 	dsb	sy
 8006354:	61bb      	str	r3, [r7, #24]
}
 8006356:	bf00      	nop
 8006358:	e7fe      	b.n	8006358 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800635a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00d      	beq.n	8006382 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006368:	2201      	movs	r2, #1
 800636a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800636e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006374:	9300      	str	r3, [sp, #0]
 8006376:	4613      	mov	r3, r2
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	68b9      	ldr	r1, [r7, #8]
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 f845 	bl	800640c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006384:	4618      	mov	r0, r3
 8006386:	3730      	adds	r7, #48	; 0x30
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800638c:	b580      	push	{r7, lr}
 800638e:	b08a      	sub	sp, #40	; 0x28
 8006390:	af02      	add	r7, sp, #8
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	4613      	mov	r3, r2
 8006398:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d10a      	bne.n	80063b6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80063a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a4:	f383 8811 	msr	BASEPRI, r3
 80063a8:	f3bf 8f6f 	isb	sy
 80063ac:	f3bf 8f4f 	dsb	sy
 80063b0:	613b      	str	r3, [r7, #16]
}
 80063b2:	bf00      	nop
 80063b4:	e7fe      	b.n	80063b4 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d102      	bne.n	80063c2 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80063bc:	2300      	movs	r3, #0
 80063be:	61fb      	str	r3, [r7, #28]
 80063c0:	e004      	b.n	80063cc <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	fb02 f303 	mul.w	r3, r2, r3
 80063ca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	3348      	adds	r3, #72	; 0x48
 80063d0:	4618      	mov	r0, r3
 80063d2:	f001 fd61 	bl	8007e98 <pvPortMalloc>
 80063d6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d011      	beq.n	8006402 <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	3348      	adds	r3, #72	; 0x48
 80063e6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80063f0:	79fa      	ldrb	r2, [r7, #7]
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	9300      	str	r3, [sp, #0]
 80063f6:	4613      	mov	r3, r2
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	68b9      	ldr	r1, [r7, #8]
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f000 f805 	bl	800640c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006402:	69bb      	ldr	r3, [r7, #24]
	}
 8006404:	4618      	mov	r0, r3
 8006406:	3720      	adds	r7, #32
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
 8006418:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d103      	bne.n	8006428 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	69ba      	ldr	r2, [r7, #24]
 8006424:	601a      	str	r2, [r3, #0]
 8006426:	e002      	b.n	800642e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	68ba      	ldr	r2, [r7, #8]
 8006438:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800643a:	2101      	movs	r1, #1
 800643c:	69b8      	ldr	r0, [r7, #24]
 800643e:	f7ff fec5 	bl	80061cc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006442:	bf00      	nop
 8006444:	3710      	adds	r7, #16
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}
	...

0800644c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b08e      	sub	sp, #56	; 0x38
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
 8006458:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800645a:	2300      	movs	r3, #0
 800645c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006464:	2b00      	cmp	r3, #0
 8006466:	d10a      	bne.n	800647e <xQueueGenericSend+0x32>
	__asm volatile
 8006468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646c:	f383 8811 	msr	BASEPRI, r3
 8006470:	f3bf 8f6f 	isb	sy
 8006474:	f3bf 8f4f 	dsb	sy
 8006478:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800647a:	bf00      	nop
 800647c:	e7fe      	b.n	800647c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d103      	bne.n	800648c <xQueueGenericSend+0x40>
 8006484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006488:	2b00      	cmp	r3, #0
 800648a:	d101      	bne.n	8006490 <xQueueGenericSend+0x44>
 800648c:	2301      	movs	r3, #1
 800648e:	e000      	b.n	8006492 <xQueueGenericSend+0x46>
 8006490:	2300      	movs	r3, #0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d10a      	bne.n	80064ac <xQueueGenericSend+0x60>
	__asm volatile
 8006496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800649a:	f383 8811 	msr	BASEPRI, r3
 800649e:	f3bf 8f6f 	isb	sy
 80064a2:	f3bf 8f4f 	dsb	sy
 80064a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80064a8:	bf00      	nop
 80064aa:	e7fe      	b.n	80064aa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d103      	bne.n	80064ba <xQueueGenericSend+0x6e>
 80064b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d101      	bne.n	80064be <xQueueGenericSend+0x72>
 80064ba:	2301      	movs	r3, #1
 80064bc:	e000      	b.n	80064c0 <xQueueGenericSend+0x74>
 80064be:	2300      	movs	r3, #0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d10a      	bne.n	80064da <xQueueGenericSend+0x8e>
	__asm volatile
 80064c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c8:	f383 8811 	msr	BASEPRI, r3
 80064cc:	f3bf 8f6f 	isb	sy
 80064d0:	f3bf 8f4f 	dsb	sy
 80064d4:	623b      	str	r3, [r7, #32]
}
 80064d6:	bf00      	nop
 80064d8:	e7fe      	b.n	80064d8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80064da:	f001 f983 	bl	80077e4 <xTaskGetSchedulerState>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d102      	bne.n	80064ea <xQueueGenericSend+0x9e>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d101      	bne.n	80064ee <xQueueGenericSend+0xa2>
 80064ea:	2301      	movs	r3, #1
 80064ec:	e000      	b.n	80064f0 <xQueueGenericSend+0xa4>
 80064ee:	2300      	movs	r3, #0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d10a      	bne.n	800650a <xQueueGenericSend+0xbe>
	__asm volatile
 80064f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f8:	f383 8811 	msr	BASEPRI, r3
 80064fc:	f3bf 8f6f 	isb	sy
 8006500:	f3bf 8f4f 	dsb	sy
 8006504:	61fb      	str	r3, [r7, #28]
}
 8006506:	bf00      	nop
 8006508:	e7fe      	b.n	8006508 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800650a:	f001 fba3 	bl	8007c54 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800650e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006510:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006516:	429a      	cmp	r2, r3
 8006518:	d302      	bcc.n	8006520 <xQueueGenericSend+0xd4>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b02      	cmp	r3, #2
 800651e:	d129      	bne.n	8006574 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006520:	683a      	ldr	r2, [r7, #0]
 8006522:	68b9      	ldr	r1, [r7, #8]
 8006524:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006526:	f000 fa87 	bl	8006a38 <prvCopyDataToQueue>
 800652a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800652c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006530:	2b00      	cmp	r3, #0
 8006532:	d010      	beq.n	8006556 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006536:	3324      	adds	r3, #36	; 0x24
 8006538:	4618      	mov	r0, r3
 800653a:	f000 ff97 	bl	800746c <xTaskRemoveFromEventList>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d013      	beq.n	800656c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006544:	4b3f      	ldr	r3, [pc, #252]	; (8006644 <xQueueGenericSend+0x1f8>)
 8006546:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800654a:	601a      	str	r2, [r3, #0]
 800654c:	f3bf 8f4f 	dsb	sy
 8006550:	f3bf 8f6f 	isb	sy
 8006554:	e00a      	b.n	800656c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006558:	2b00      	cmp	r3, #0
 800655a:	d007      	beq.n	800656c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800655c:	4b39      	ldr	r3, [pc, #228]	; (8006644 <xQueueGenericSend+0x1f8>)
 800655e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006562:	601a      	str	r2, [r3, #0]
 8006564:	f3bf 8f4f 	dsb	sy
 8006568:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800656c:	f001 fba2 	bl	8007cb4 <vPortExitCritical>
				return pdPASS;
 8006570:	2301      	movs	r3, #1
 8006572:	e063      	b.n	800663c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d103      	bne.n	8006582 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800657a:	f001 fb9b 	bl	8007cb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800657e:	2300      	movs	r3, #0
 8006580:	e05c      	b.n	800663c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006584:	2b00      	cmp	r3, #0
 8006586:	d106      	bne.n	8006596 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006588:	f107 0314 	add.w	r3, r7, #20
 800658c:	4618      	mov	r0, r3
 800658e:	f000 ffcf 	bl	8007530 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006592:	2301      	movs	r3, #1
 8006594:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006596:	f001 fb8d 	bl	8007cb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800659a:	f000 fd85 	bl	80070a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800659e:	f001 fb59 	bl	8007c54 <vPortEnterCritical>
 80065a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065a8:	b25b      	sxtb	r3, r3
 80065aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ae:	d103      	bne.n	80065b8 <xQueueGenericSend+0x16c>
 80065b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065be:	b25b      	sxtb	r3, r3
 80065c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c4:	d103      	bne.n	80065ce <xQueueGenericSend+0x182>
 80065c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065ce:	f001 fb71 	bl	8007cb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80065d2:	1d3a      	adds	r2, r7, #4
 80065d4:	f107 0314 	add.w	r3, r7, #20
 80065d8:	4611      	mov	r1, r2
 80065da:	4618      	mov	r0, r3
 80065dc:	f000 ffbe 	bl	800755c <xTaskCheckForTimeOut>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d124      	bne.n	8006630 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80065e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065e8:	f000 fb1e 	bl	8006c28 <prvIsQueueFull>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d018      	beq.n	8006624 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80065f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f4:	3310      	adds	r3, #16
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	4611      	mov	r1, r2
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 ff12 	bl	8007424 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006600:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006602:	f000 faa9 	bl	8006b58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006606:	f000 fd5d 	bl	80070c4 <xTaskResumeAll>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	f47f af7c 	bne.w	800650a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006612:	4b0c      	ldr	r3, [pc, #48]	; (8006644 <xQueueGenericSend+0x1f8>)
 8006614:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006618:	601a      	str	r2, [r3, #0]
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	f3bf 8f6f 	isb	sy
 8006622:	e772      	b.n	800650a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006624:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006626:	f000 fa97 	bl	8006b58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800662a:	f000 fd4b 	bl	80070c4 <xTaskResumeAll>
 800662e:	e76c      	b.n	800650a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006630:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006632:	f000 fa91 	bl	8006b58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006636:	f000 fd45 	bl	80070c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800663a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800663c:	4618      	mov	r0, r3
 800663e:	3738      	adds	r7, #56	; 0x38
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	e000ed04 	.word	0xe000ed04

08006648 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b08e      	sub	sp, #56	; 0x38
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800665a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665c:	2b00      	cmp	r3, #0
 800665e:	d10a      	bne.n	8006676 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006664:	f383 8811 	msr	BASEPRI, r3
 8006668:	f3bf 8f6f 	isb	sy
 800666c:	f3bf 8f4f 	dsb	sy
 8006670:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006672:	bf00      	nop
 8006674:	e7fe      	b.n	8006674 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d103      	bne.n	8006684 <xQueueGenericSendFromISR+0x3c>
 800667c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800667e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006680:	2b00      	cmp	r3, #0
 8006682:	d101      	bne.n	8006688 <xQueueGenericSendFromISR+0x40>
 8006684:	2301      	movs	r3, #1
 8006686:	e000      	b.n	800668a <xQueueGenericSendFromISR+0x42>
 8006688:	2300      	movs	r3, #0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10a      	bne.n	80066a4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800668e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	623b      	str	r3, [r7, #32]
}
 80066a0:	bf00      	nop
 80066a2:	e7fe      	b.n	80066a2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d103      	bne.n	80066b2 <xQueueGenericSendFromISR+0x6a>
 80066aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d101      	bne.n	80066b6 <xQueueGenericSendFromISR+0x6e>
 80066b2:	2301      	movs	r3, #1
 80066b4:	e000      	b.n	80066b8 <xQueueGenericSendFromISR+0x70>
 80066b6:	2300      	movs	r3, #0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d10a      	bne.n	80066d2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80066bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c0:	f383 8811 	msr	BASEPRI, r3
 80066c4:	f3bf 8f6f 	isb	sy
 80066c8:	f3bf 8f4f 	dsb	sy
 80066cc:	61fb      	str	r3, [r7, #28]
}
 80066ce:	bf00      	nop
 80066d0:	e7fe      	b.n	80066d0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80066d2:	f001 fba1 	bl	8007e18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80066d6:	f3ef 8211 	mrs	r2, BASEPRI
 80066da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066de:	f383 8811 	msr	BASEPRI, r3
 80066e2:	f3bf 8f6f 	isb	sy
 80066e6:	f3bf 8f4f 	dsb	sy
 80066ea:	61ba      	str	r2, [r7, #24]
 80066ec:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80066ee:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80066f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80066f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d302      	bcc.n	8006704 <xQueueGenericSendFromISR+0xbc>
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	2b02      	cmp	r3, #2
 8006702:	d12c      	bne.n	800675e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006706:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800670a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	68b9      	ldr	r1, [r7, #8]
 8006712:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006714:	f000 f990 	bl	8006a38 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006718:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800671c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006720:	d112      	bne.n	8006748 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006726:	2b00      	cmp	r3, #0
 8006728:	d016      	beq.n	8006758 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800672a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800672c:	3324      	adds	r3, #36	; 0x24
 800672e:	4618      	mov	r0, r3
 8006730:	f000 fe9c 	bl	800746c <xTaskRemoveFromEventList>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00e      	beq.n	8006758 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d00b      	beq.n	8006758 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	601a      	str	r2, [r3, #0]
 8006746:	e007      	b.n	8006758 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006748:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800674c:	3301      	adds	r3, #1
 800674e:	b2db      	uxtb	r3, r3
 8006750:	b25a      	sxtb	r2, r3
 8006752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006754:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006758:	2301      	movs	r3, #1
 800675a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800675c:	e001      	b.n	8006762 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800675e:	2300      	movs	r3, #0
 8006760:	637b      	str	r3, [r7, #52]	; 0x34
 8006762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006764:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800676c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800676e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006770:	4618      	mov	r0, r3
 8006772:	3738      	adds	r7, #56	; 0x38
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b08c      	sub	sp, #48	; 0x30
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006784:	2300      	movs	r3, #0
 8006786:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800678c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10a      	bne.n	80067a8 <xQueueReceive+0x30>
	__asm volatile
 8006792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	623b      	str	r3, [r7, #32]
}
 80067a4:	bf00      	nop
 80067a6:	e7fe      	b.n	80067a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d103      	bne.n	80067b6 <xQueueReceive+0x3e>
 80067ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <xQueueReceive+0x42>
 80067b6:	2301      	movs	r3, #1
 80067b8:	e000      	b.n	80067bc <xQueueReceive+0x44>
 80067ba:	2300      	movs	r3, #0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10a      	bne.n	80067d6 <xQueueReceive+0x5e>
	__asm volatile
 80067c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c4:	f383 8811 	msr	BASEPRI, r3
 80067c8:	f3bf 8f6f 	isb	sy
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	61fb      	str	r3, [r7, #28]
}
 80067d2:	bf00      	nop
 80067d4:	e7fe      	b.n	80067d4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80067d6:	f001 f805 	bl	80077e4 <xTaskGetSchedulerState>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d102      	bne.n	80067e6 <xQueueReceive+0x6e>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d101      	bne.n	80067ea <xQueueReceive+0x72>
 80067e6:	2301      	movs	r3, #1
 80067e8:	e000      	b.n	80067ec <xQueueReceive+0x74>
 80067ea:	2300      	movs	r3, #0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10a      	bne.n	8006806 <xQueueReceive+0x8e>
	__asm volatile
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	f383 8811 	msr	BASEPRI, r3
 80067f8:	f3bf 8f6f 	isb	sy
 80067fc:	f3bf 8f4f 	dsb	sy
 8006800:	61bb      	str	r3, [r7, #24]
}
 8006802:	bf00      	nop
 8006804:	e7fe      	b.n	8006804 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006806:	f001 fa25 	bl	8007c54 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800680a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800680c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800680e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006812:	2b00      	cmp	r3, #0
 8006814:	d01f      	beq.n	8006856 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006816:	68b9      	ldr	r1, [r7, #8]
 8006818:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800681a:	f000 f977 	bl	8006b0c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800681e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006820:	1e5a      	subs	r2, r3, #1
 8006822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006824:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00f      	beq.n	800684e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800682e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006830:	3310      	adds	r3, #16
 8006832:	4618      	mov	r0, r3
 8006834:	f000 fe1a 	bl	800746c <xTaskRemoveFromEventList>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d007      	beq.n	800684e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800683e:	4b3d      	ldr	r3, [pc, #244]	; (8006934 <xQueueReceive+0x1bc>)
 8006840:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006844:	601a      	str	r2, [r3, #0]
 8006846:	f3bf 8f4f 	dsb	sy
 800684a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800684e:	f001 fa31 	bl	8007cb4 <vPortExitCritical>
				return pdPASS;
 8006852:	2301      	movs	r3, #1
 8006854:	e069      	b.n	800692a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d103      	bne.n	8006864 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800685c:	f001 fa2a 	bl	8007cb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006860:	2300      	movs	r3, #0
 8006862:	e062      	b.n	800692a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006866:	2b00      	cmp	r3, #0
 8006868:	d106      	bne.n	8006878 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800686a:	f107 0310 	add.w	r3, r7, #16
 800686e:	4618      	mov	r0, r3
 8006870:	f000 fe5e 	bl	8007530 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006874:	2301      	movs	r3, #1
 8006876:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006878:	f001 fa1c 	bl	8007cb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800687c:	f000 fc14 	bl	80070a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006880:	f001 f9e8 	bl	8007c54 <vPortEnterCritical>
 8006884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006886:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800688a:	b25b      	sxtb	r3, r3
 800688c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006890:	d103      	bne.n	800689a <xQueueReceive+0x122>
 8006892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800689a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068a0:	b25b      	sxtb	r3, r3
 80068a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a6:	d103      	bne.n	80068b0 <xQueueReceive+0x138>
 80068a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068b0:	f001 fa00 	bl	8007cb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068b4:	1d3a      	adds	r2, r7, #4
 80068b6:	f107 0310 	add.w	r3, r7, #16
 80068ba:	4611      	mov	r1, r2
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 fe4d 	bl	800755c <xTaskCheckForTimeOut>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d123      	bne.n	8006910 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068ca:	f000 f997 	bl	8006bfc <prvIsQueueEmpty>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d017      	beq.n	8006904 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80068d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d6:	3324      	adds	r3, #36	; 0x24
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	4611      	mov	r1, r2
 80068dc:	4618      	mov	r0, r3
 80068de:	f000 fda1 	bl	8007424 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80068e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068e4:	f000 f938 	bl	8006b58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80068e8:	f000 fbec 	bl	80070c4 <xTaskResumeAll>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d189      	bne.n	8006806 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80068f2:	4b10      	ldr	r3, [pc, #64]	; (8006934 <xQueueReceive+0x1bc>)
 80068f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	f3bf 8f4f 	dsb	sy
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	e780      	b.n	8006806 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006904:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006906:	f000 f927 	bl	8006b58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800690a:	f000 fbdb 	bl	80070c4 <xTaskResumeAll>
 800690e:	e77a      	b.n	8006806 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006910:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006912:	f000 f921 	bl	8006b58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006916:	f000 fbd5 	bl	80070c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800691a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800691c:	f000 f96e 	bl	8006bfc <prvIsQueueEmpty>
 8006920:	4603      	mov	r3, r0
 8006922:	2b00      	cmp	r3, #0
 8006924:	f43f af6f 	beq.w	8006806 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006928:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800692a:	4618      	mov	r0, r3
 800692c:	3730      	adds	r7, #48	; 0x30
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	e000ed04 	.word	0xe000ed04

08006938 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b08e      	sub	sp, #56	; 0x38
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800694a:	2b00      	cmp	r3, #0
 800694c:	d10a      	bne.n	8006964 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800694e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006952:	f383 8811 	msr	BASEPRI, r3
 8006956:	f3bf 8f6f 	isb	sy
 800695a:	f3bf 8f4f 	dsb	sy
 800695e:	623b      	str	r3, [r7, #32]
}
 8006960:	bf00      	nop
 8006962:	e7fe      	b.n	8006962 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d103      	bne.n	8006972 <xQueueReceiveFromISR+0x3a>
 800696a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800696c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d101      	bne.n	8006976 <xQueueReceiveFromISR+0x3e>
 8006972:	2301      	movs	r3, #1
 8006974:	e000      	b.n	8006978 <xQueueReceiveFromISR+0x40>
 8006976:	2300      	movs	r3, #0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d10a      	bne.n	8006992 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	61fb      	str	r3, [r7, #28]
}
 800698e:	bf00      	nop
 8006990:	e7fe      	b.n	8006990 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006992:	f001 fa41 	bl	8007e18 <vPortValidateInterruptPriority>
	__asm volatile
 8006996:	f3ef 8211 	mrs	r2, BASEPRI
 800699a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800699e:	f383 8811 	msr	BASEPRI, r3
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	f3bf 8f4f 	dsb	sy
 80069aa:	61ba      	str	r2, [r7, #24]
 80069ac:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80069ae:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80069b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80069b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d02f      	beq.n	8006a1e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80069be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80069c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80069c8:	68b9      	ldr	r1, [r7, #8]
 80069ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80069cc:	f000 f89e 	bl	8006b0c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80069d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d2:	1e5a      	subs	r2, r3, #1
 80069d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80069d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80069dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e0:	d112      	bne.n	8006a08 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d016      	beq.n	8006a18 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ec:	3310      	adds	r3, #16
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 fd3c 	bl	800746c <xTaskRemoveFromEventList>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d00e      	beq.n	8006a18 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00b      	beq.n	8006a18 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	601a      	str	r2, [r3, #0]
 8006a06:	e007      	b.n	8006a18 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006a08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	b25a      	sxtb	r2, r3
 8006a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	637b      	str	r3, [r7, #52]	; 0x34
 8006a1c:	e001      	b.n	8006a22 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	637b      	str	r3, [r7, #52]	; 0x34
 8006a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a24:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	f383 8811 	msr	BASEPRI, r3
}
 8006a2c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3738      	adds	r7, #56	; 0x38
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b086      	sub	sp, #24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006a44:	2300      	movs	r3, #0
 8006a46:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a4c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d10d      	bne.n	8006a72 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d14d      	bne.n	8006afa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 fedc 	bl	8007820 <xTaskPriorityDisinherit>
 8006a68:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	609a      	str	r2, [r3, #8]
 8006a70:	e043      	b.n	8006afa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d119      	bne.n	8006aac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6858      	ldr	r0, [r3, #4]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a80:	461a      	mov	r2, r3
 8006a82:	68b9      	ldr	r1, [r7, #8]
 8006a84:	f001 fc0c 	bl	80082a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a90:	441a      	add	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	685a      	ldr	r2, [r3, #4]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d32b      	bcc.n	8006afa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	605a      	str	r2, [r3, #4]
 8006aaa:	e026      	b.n	8006afa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	68d8      	ldr	r0, [r3, #12]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	68b9      	ldr	r1, [r7, #8]
 8006ab8:	f001 fbf2 	bl	80082a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	68da      	ldr	r2, [r3, #12]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac4:	425b      	negs	r3, r3
 8006ac6:	441a      	add	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	68da      	ldr	r2, [r3, #12]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d207      	bcs.n	8006ae8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	689a      	ldr	r2, [r3, #8]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae0:	425b      	negs	r3, r3
 8006ae2:	441a      	add	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d105      	bne.n	8006afa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d002      	beq.n	8006afa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	3b01      	subs	r3, #1
 8006af8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	1c5a      	adds	r2, r3, #1
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006b02:	697b      	ldr	r3, [r7, #20]
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3718      	adds	r7, #24
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d018      	beq.n	8006b50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	68da      	ldr	r2, [r3, #12]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b26:	441a      	add	r2, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68da      	ldr	r2, [r3, #12]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d303      	bcc.n	8006b40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	68d9      	ldr	r1, [r3, #12]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b48:	461a      	mov	r2, r3
 8006b4a:	6838      	ldr	r0, [r7, #0]
 8006b4c:	f001 fba8 	bl	80082a0 <memcpy>
	}
}
 8006b50:	bf00      	nop
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006b60:	f001 f878 	bl	8007c54 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b6c:	e011      	b.n	8006b92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d012      	beq.n	8006b9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	3324      	adds	r3, #36	; 0x24
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 fc76 	bl	800746c <xTaskRemoveFromEventList>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b86:	f000 fd4b 	bl	8007620 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b8a:	7bfb      	ldrb	r3, [r7, #15]
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	dce9      	bgt.n	8006b6e <prvUnlockQueue+0x16>
 8006b9a:	e000      	b.n	8006b9e <prvUnlockQueue+0x46>
					break;
 8006b9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	22ff      	movs	r2, #255	; 0xff
 8006ba2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006ba6:	f001 f885 	bl	8007cb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006baa:	f001 f853 	bl	8007c54 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006bb4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006bb6:	e011      	b.n	8006bdc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d012      	beq.n	8006be6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	3310      	adds	r3, #16
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f000 fc51 	bl	800746c <xTaskRemoveFromEventList>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d001      	beq.n	8006bd4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006bd0:	f000 fd26 	bl	8007620 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006bd4:	7bbb      	ldrb	r3, [r7, #14]
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006bdc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	dce9      	bgt.n	8006bb8 <prvUnlockQueue+0x60>
 8006be4:	e000      	b.n	8006be8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006be6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	22ff      	movs	r2, #255	; 0xff
 8006bec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006bf0:	f001 f860 	bl	8007cb4 <vPortExitCritical>
}
 8006bf4:	bf00      	nop
 8006bf6:	3710      	adds	r7, #16
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c04:	f001 f826 	bl	8007c54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d102      	bne.n	8006c16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006c10:	2301      	movs	r3, #1
 8006c12:	60fb      	str	r3, [r7, #12]
 8006c14:	e001      	b.n	8006c1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006c16:	2300      	movs	r3, #0
 8006c18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006c1a:	f001 f84b 	bl	8007cb4 <vPortExitCritical>

	return xReturn;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b084      	sub	sp, #16
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c30:	f001 f810 	bl	8007c54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d102      	bne.n	8006c46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006c40:	2301      	movs	r3, #1
 8006c42:	60fb      	str	r3, [r7, #12]
 8006c44:	e001      	b.n	8006c4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006c46:	2300      	movs	r3, #0
 8006c48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006c4a:	f001 f833 	bl	8007cb4 <vPortExitCritical>

	return xReturn;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3710      	adds	r7, #16
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b08e      	sub	sp, #56	; 0x38
 8006c5c:	af04      	add	r7, sp, #16
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
 8006c64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006c66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d10a      	bne.n	8006c82 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c70:	f383 8811 	msr	BASEPRI, r3
 8006c74:	f3bf 8f6f 	isb	sy
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	623b      	str	r3, [r7, #32]
}
 8006c7e:	bf00      	nop
 8006c80:	e7fe      	b.n	8006c80 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d10a      	bne.n	8006c9e <xTaskCreateStatic+0x46>
	__asm volatile
 8006c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c8c:	f383 8811 	msr	BASEPRI, r3
 8006c90:	f3bf 8f6f 	isb	sy
 8006c94:	f3bf 8f4f 	dsb	sy
 8006c98:	61fb      	str	r3, [r7, #28]
}
 8006c9a:	bf00      	nop
 8006c9c:	e7fe      	b.n	8006c9c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006c9e:	2354      	movs	r3, #84	; 0x54
 8006ca0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	2b54      	cmp	r3, #84	; 0x54
 8006ca6:	d00a      	beq.n	8006cbe <xTaskCreateStatic+0x66>
	__asm volatile
 8006ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cac:	f383 8811 	msr	BASEPRI, r3
 8006cb0:	f3bf 8f6f 	isb	sy
 8006cb4:	f3bf 8f4f 	dsb	sy
 8006cb8:	61bb      	str	r3, [r7, #24]
}
 8006cba:	bf00      	nop
 8006cbc:	e7fe      	b.n	8006cbc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006cbe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d01e      	beq.n	8006d04 <xTaskCreateStatic+0xac>
 8006cc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d01b      	beq.n	8006d04 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cce:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cd4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd8:	2202      	movs	r2, #2
 8006cda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006cde:	2300      	movs	r3, #0
 8006ce0:	9303      	str	r3, [sp, #12]
 8006ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce4:	9302      	str	r3, [sp, #8]
 8006ce6:	f107 0314 	add.w	r3, r7, #20
 8006cea:	9301      	str	r3, [sp, #4]
 8006cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cee:	9300      	str	r3, [sp, #0]
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	68b9      	ldr	r1, [r7, #8]
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 f850 	bl	8006d9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006cfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006cfe:	f000 f8d5 	bl	8006eac <prvAddNewTaskToReadyList>
 8006d02:	e001      	b.n	8006d08 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006d04:	2300      	movs	r3, #0
 8006d06:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006d08:	697b      	ldr	r3, [r7, #20]
	}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3728      	adds	r7, #40	; 0x28
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b08c      	sub	sp, #48	; 0x30
 8006d16:	af04      	add	r7, sp, #16
 8006d18:	60f8      	str	r0, [r7, #12]
 8006d1a:	60b9      	str	r1, [r7, #8]
 8006d1c:	603b      	str	r3, [r7, #0]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006d22:	88fb      	ldrh	r3, [r7, #6]
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	4618      	mov	r0, r3
 8006d28:	f001 f8b6 	bl	8007e98 <pvPortMalloc>
 8006d2c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d00e      	beq.n	8006d52 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006d34:	2054      	movs	r0, #84	; 0x54
 8006d36:	f001 f8af 	bl	8007e98 <pvPortMalloc>
 8006d3a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d003      	beq.n	8006d4a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	697a      	ldr	r2, [r7, #20]
 8006d46:	631a      	str	r2, [r3, #48]	; 0x30
 8006d48:	e005      	b.n	8006d56 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006d4a:	6978      	ldr	r0, [r7, #20]
 8006d4c:	f001 f968 	bl	8008020 <vPortFree>
 8006d50:	e001      	b.n	8006d56 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006d52:	2300      	movs	r3, #0
 8006d54:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d017      	beq.n	8006d8c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006d64:	88fa      	ldrh	r2, [r7, #6]
 8006d66:	2300      	movs	r3, #0
 8006d68:	9303      	str	r3, [sp, #12]
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	9302      	str	r3, [sp, #8]
 8006d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d70:	9301      	str	r3, [sp, #4]
 8006d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d74:	9300      	str	r3, [sp, #0]
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	68b9      	ldr	r1, [r7, #8]
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f000 f80e 	bl	8006d9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d80:	69f8      	ldr	r0, [r7, #28]
 8006d82:	f000 f893 	bl	8006eac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006d86:	2301      	movs	r3, #1
 8006d88:	61bb      	str	r3, [r7, #24]
 8006d8a:	e002      	b.n	8006d92 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d90:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006d92:	69bb      	ldr	r3, [r7, #24]
	}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3720      	adds	r7, #32
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}

08006d9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b088      	sub	sp, #32
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	60f8      	str	r0, [r7, #12]
 8006da4:	60b9      	str	r1, [r7, #8]
 8006da6:	607a      	str	r2, [r7, #4]
 8006da8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006db4:	3b01      	subs	r3, #1
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	4413      	add	r3, r2
 8006dba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	f023 0307 	bic.w	r3, r3, #7
 8006dc2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	f003 0307 	and.w	r3, r3, #7
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d00a      	beq.n	8006de4 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd2:	f383 8811 	msr	BASEPRI, r3
 8006dd6:	f3bf 8f6f 	isb	sy
 8006dda:	f3bf 8f4f 	dsb	sy
 8006dde:	617b      	str	r3, [r7, #20]
}
 8006de0:	bf00      	nop
 8006de2:	e7fe      	b.n	8006de2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d01f      	beq.n	8006e2a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006dea:	2300      	movs	r3, #0
 8006dec:	61fb      	str	r3, [r7, #28]
 8006dee:	e012      	b.n	8006e16 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	69fb      	ldr	r3, [r7, #28]
 8006df4:	4413      	add	r3, r2
 8006df6:	7819      	ldrb	r1, [r3, #0]
 8006df8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	3334      	adds	r3, #52	; 0x34
 8006e00:	460a      	mov	r2, r1
 8006e02:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006e04:	68ba      	ldr	r2, [r7, #8]
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	4413      	add	r3, r2
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d006      	beq.n	8006e1e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	3301      	adds	r3, #1
 8006e14:	61fb      	str	r3, [r7, #28]
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	2b0f      	cmp	r3, #15
 8006e1a:	d9e9      	bls.n	8006df0 <prvInitialiseNewTask+0x54>
 8006e1c:	e000      	b.n	8006e20 <prvInitialiseNewTask+0x84>
			{
				break;
 8006e1e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e28:	e003      	b.n	8006e32 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e34:	2b06      	cmp	r3, #6
 8006e36:	d901      	bls.n	8006e3c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006e38:	2306      	movs	r3, #6
 8006e3a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e40:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e46:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e50:	3304      	adds	r3, #4
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7ff f926 	bl	80060a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e5a:	3318      	adds	r3, #24
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7ff f921 	bl	80060a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e6a:	f1c3 0207 	rsb	r2, r3, #7
 8006e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e76:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	68f9      	ldr	r1, [r7, #12]
 8006e8a:	69b8      	ldr	r0, [r7, #24]
 8006e8c:	f000 fdb4 	bl	80079f8 <pxPortInitialiseStack>
 8006e90:	4602      	mov	r2, r0
 8006e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e94:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d002      	beq.n	8006ea2 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ea0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ea2:	bf00      	nop
 8006ea4:	3720      	adds	r7, #32
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
	...

08006eac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006eb4:	f000 fece 	bl	8007c54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006eb8:	4b2a      	ldr	r3, [pc, #168]	; (8006f64 <prvAddNewTaskToReadyList+0xb8>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	4a29      	ldr	r2, [pc, #164]	; (8006f64 <prvAddNewTaskToReadyList+0xb8>)
 8006ec0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006ec2:	4b29      	ldr	r3, [pc, #164]	; (8006f68 <prvAddNewTaskToReadyList+0xbc>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d109      	bne.n	8006ede <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006eca:	4a27      	ldr	r2, [pc, #156]	; (8006f68 <prvAddNewTaskToReadyList+0xbc>)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ed0:	4b24      	ldr	r3, [pc, #144]	; (8006f64 <prvAddNewTaskToReadyList+0xb8>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d110      	bne.n	8006efa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ed8:	f000 fbc6 	bl	8007668 <prvInitialiseTaskLists>
 8006edc:	e00d      	b.n	8006efa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006ede:	4b23      	ldr	r3, [pc, #140]	; (8006f6c <prvAddNewTaskToReadyList+0xc0>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d109      	bne.n	8006efa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ee6:	4b20      	ldr	r3, [pc, #128]	; (8006f68 <prvAddNewTaskToReadyList+0xbc>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d802      	bhi.n	8006efa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006ef4:	4a1c      	ldr	r2, [pc, #112]	; (8006f68 <prvAddNewTaskToReadyList+0xbc>)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006efa:	4b1d      	ldr	r3, [pc, #116]	; (8006f70 <prvAddNewTaskToReadyList+0xc4>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	3301      	adds	r3, #1
 8006f00:	4a1b      	ldr	r2, [pc, #108]	; (8006f70 <prvAddNewTaskToReadyList+0xc4>)
 8006f02:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f08:	2201      	movs	r2, #1
 8006f0a:	409a      	lsls	r2, r3
 8006f0c:	4b19      	ldr	r3, [pc, #100]	; (8006f74 <prvAddNewTaskToReadyList+0xc8>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	4a18      	ldr	r2, [pc, #96]	; (8006f74 <prvAddNewTaskToReadyList+0xc8>)
 8006f14:	6013      	str	r3, [r2, #0]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f1a:	4613      	mov	r3, r2
 8006f1c:	009b      	lsls	r3, r3, #2
 8006f1e:	4413      	add	r3, r2
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	4a15      	ldr	r2, [pc, #84]	; (8006f78 <prvAddNewTaskToReadyList+0xcc>)
 8006f24:	441a      	add	r2, r3
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	3304      	adds	r3, #4
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	4610      	mov	r0, r2
 8006f2e:	f7ff f8c6 	bl	80060be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006f32:	f000 febf 	bl	8007cb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006f36:	4b0d      	ldr	r3, [pc, #52]	; (8006f6c <prvAddNewTaskToReadyList+0xc0>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00e      	beq.n	8006f5c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006f3e:	4b0a      	ldr	r3, [pc, #40]	; (8006f68 <prvAddNewTaskToReadyList+0xbc>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d207      	bcs.n	8006f5c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006f4c:	4b0b      	ldr	r3, [pc, #44]	; (8006f7c <prvAddNewTaskToReadyList+0xd0>)
 8006f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f52:	601a      	str	r2, [r3, #0]
 8006f54:	f3bf 8f4f 	dsb	sy
 8006f58:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f5c:	bf00      	nop
 8006f5e:	3708      	adds	r7, #8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	200003f0 	.word	0x200003f0
 8006f68:	200002f0 	.word	0x200002f0
 8006f6c:	200003fc 	.word	0x200003fc
 8006f70:	2000040c 	.word	0x2000040c
 8006f74:	200003f8 	.word	0x200003f8
 8006f78:	200002f4 	.word	0x200002f4
 8006f7c:	e000ed04 	.word	0xe000ed04

08006f80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d017      	beq.n	8006fc2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006f92:	4b13      	ldr	r3, [pc, #76]	; (8006fe0 <vTaskDelay+0x60>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00a      	beq.n	8006fb0 <vTaskDelay+0x30>
	__asm volatile
 8006f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f9e:	f383 8811 	msr	BASEPRI, r3
 8006fa2:	f3bf 8f6f 	isb	sy
 8006fa6:	f3bf 8f4f 	dsb	sy
 8006faa:	60bb      	str	r3, [r7, #8]
}
 8006fac:	bf00      	nop
 8006fae:	e7fe      	b.n	8006fae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006fb0:	f000 f87a 	bl	80070a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006fb4:	2100      	movs	r1, #0
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f000 fcb8 	bl	800792c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006fbc:	f000 f882 	bl	80070c4 <xTaskResumeAll>
 8006fc0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d107      	bne.n	8006fd8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006fc8:	4b06      	ldr	r3, [pc, #24]	; (8006fe4 <vTaskDelay+0x64>)
 8006fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	f3bf 8f4f 	dsb	sy
 8006fd4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006fd8:	bf00      	nop
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	20000418 	.word	0x20000418
 8006fe4:	e000ed04 	.word	0xe000ed04

08006fe8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b08a      	sub	sp, #40	; 0x28
 8006fec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006ff6:	463a      	mov	r2, r7
 8006ff8:	1d39      	adds	r1, r7, #4
 8006ffa:	f107 0308 	add.w	r3, r7, #8
 8006ffe:	4618      	mov	r0, r3
 8007000:	f7fa f804 	bl	800100c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007004:	6839      	ldr	r1, [r7, #0]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	68ba      	ldr	r2, [r7, #8]
 800700a:	9202      	str	r2, [sp, #8]
 800700c:	9301      	str	r3, [sp, #4]
 800700e:	2300      	movs	r3, #0
 8007010:	9300      	str	r3, [sp, #0]
 8007012:	2300      	movs	r3, #0
 8007014:	460a      	mov	r2, r1
 8007016:	491e      	ldr	r1, [pc, #120]	; (8007090 <vTaskStartScheduler+0xa8>)
 8007018:	481e      	ldr	r0, [pc, #120]	; (8007094 <vTaskStartScheduler+0xac>)
 800701a:	f7ff fe1d 	bl	8006c58 <xTaskCreateStatic>
 800701e:	4603      	mov	r3, r0
 8007020:	4a1d      	ldr	r2, [pc, #116]	; (8007098 <vTaskStartScheduler+0xb0>)
 8007022:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007024:	4b1c      	ldr	r3, [pc, #112]	; (8007098 <vTaskStartScheduler+0xb0>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d002      	beq.n	8007032 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800702c:	2301      	movs	r3, #1
 800702e:	617b      	str	r3, [r7, #20]
 8007030:	e001      	b.n	8007036 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007032:	2300      	movs	r3, #0
 8007034:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d116      	bne.n	800706a <vTaskStartScheduler+0x82>
	__asm volatile
 800703c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007040:	f383 8811 	msr	BASEPRI, r3
 8007044:	f3bf 8f6f 	isb	sy
 8007048:	f3bf 8f4f 	dsb	sy
 800704c:	613b      	str	r3, [r7, #16]
}
 800704e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007050:	4b12      	ldr	r3, [pc, #72]	; (800709c <vTaskStartScheduler+0xb4>)
 8007052:	f04f 32ff 	mov.w	r2, #4294967295
 8007056:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007058:	4b11      	ldr	r3, [pc, #68]	; (80070a0 <vTaskStartScheduler+0xb8>)
 800705a:	2201      	movs	r2, #1
 800705c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800705e:	4b11      	ldr	r3, [pc, #68]	; (80070a4 <vTaskStartScheduler+0xbc>)
 8007060:	2200      	movs	r2, #0
 8007062:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007064:	f000 fd54 	bl	8007b10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007068:	e00e      	b.n	8007088 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007070:	d10a      	bne.n	8007088 <vTaskStartScheduler+0xa0>
	__asm volatile
 8007072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007076:	f383 8811 	msr	BASEPRI, r3
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	60fb      	str	r3, [r7, #12]
}
 8007084:	bf00      	nop
 8007086:	e7fe      	b.n	8007086 <vTaskStartScheduler+0x9e>
}
 8007088:	bf00      	nop
 800708a:	3718      	adds	r7, #24
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}
 8007090:	08009308 	.word	0x08009308
 8007094:	08007639 	.word	0x08007639
 8007098:	20000414 	.word	0x20000414
 800709c:	20000410 	.word	0x20000410
 80070a0:	200003fc 	.word	0x200003fc
 80070a4:	200003f4 	.word	0x200003f4

080070a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80070a8:	b480      	push	{r7}
 80070aa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80070ac:	4b04      	ldr	r3, [pc, #16]	; (80070c0 <vTaskSuspendAll+0x18>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	3301      	adds	r3, #1
 80070b2:	4a03      	ldr	r2, [pc, #12]	; (80070c0 <vTaskSuspendAll+0x18>)
 80070b4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80070b6:	bf00      	nop
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr
 80070c0:	20000418 	.word	0x20000418

080070c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80070ca:	2300      	movs	r3, #0
 80070cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80070ce:	2300      	movs	r3, #0
 80070d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80070d2:	4b41      	ldr	r3, [pc, #260]	; (80071d8 <xTaskResumeAll+0x114>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10a      	bne.n	80070f0 <xTaskResumeAll+0x2c>
	__asm volatile
 80070da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070de:	f383 8811 	msr	BASEPRI, r3
 80070e2:	f3bf 8f6f 	isb	sy
 80070e6:	f3bf 8f4f 	dsb	sy
 80070ea:	603b      	str	r3, [r7, #0]
}
 80070ec:	bf00      	nop
 80070ee:	e7fe      	b.n	80070ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80070f0:	f000 fdb0 	bl	8007c54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80070f4:	4b38      	ldr	r3, [pc, #224]	; (80071d8 <xTaskResumeAll+0x114>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	3b01      	subs	r3, #1
 80070fa:	4a37      	ldr	r2, [pc, #220]	; (80071d8 <xTaskResumeAll+0x114>)
 80070fc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070fe:	4b36      	ldr	r3, [pc, #216]	; (80071d8 <xTaskResumeAll+0x114>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d161      	bne.n	80071ca <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007106:	4b35      	ldr	r3, [pc, #212]	; (80071dc <xTaskResumeAll+0x118>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d05d      	beq.n	80071ca <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800710e:	e02e      	b.n	800716e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007110:	4b33      	ldr	r3, [pc, #204]	; (80071e0 <xTaskResumeAll+0x11c>)
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	3318      	adds	r3, #24
 800711c:	4618      	mov	r0, r3
 800711e:	f7ff f82b 	bl	8006178 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	3304      	adds	r3, #4
 8007126:	4618      	mov	r0, r3
 8007128:	f7ff f826 	bl	8006178 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007130:	2201      	movs	r2, #1
 8007132:	409a      	lsls	r2, r3
 8007134:	4b2b      	ldr	r3, [pc, #172]	; (80071e4 <xTaskResumeAll+0x120>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4313      	orrs	r3, r2
 800713a:	4a2a      	ldr	r2, [pc, #168]	; (80071e4 <xTaskResumeAll+0x120>)
 800713c:	6013      	str	r3, [r2, #0]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007142:	4613      	mov	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4a27      	ldr	r2, [pc, #156]	; (80071e8 <xTaskResumeAll+0x124>)
 800714c:	441a      	add	r2, r3
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	3304      	adds	r3, #4
 8007152:	4619      	mov	r1, r3
 8007154:	4610      	mov	r0, r2
 8007156:	f7fe ffb2 	bl	80060be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800715e:	4b23      	ldr	r3, [pc, #140]	; (80071ec <xTaskResumeAll+0x128>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007164:	429a      	cmp	r2, r3
 8007166:	d302      	bcc.n	800716e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007168:	4b21      	ldr	r3, [pc, #132]	; (80071f0 <xTaskResumeAll+0x12c>)
 800716a:	2201      	movs	r2, #1
 800716c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800716e:	4b1c      	ldr	r3, [pc, #112]	; (80071e0 <xTaskResumeAll+0x11c>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1cc      	bne.n	8007110 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d001      	beq.n	8007180 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800717c:	f000 fb12 	bl	80077a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007180:	4b1c      	ldr	r3, [pc, #112]	; (80071f4 <xTaskResumeAll+0x130>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d010      	beq.n	80071ae <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800718c:	f000 f836 	bl	80071fc <xTaskIncrementTick>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d002      	beq.n	800719c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007196:	4b16      	ldr	r3, [pc, #88]	; (80071f0 <xTaskResumeAll+0x12c>)
 8007198:	2201      	movs	r2, #1
 800719a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	3b01      	subs	r3, #1
 80071a0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1f1      	bne.n	800718c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80071a8:	4b12      	ldr	r3, [pc, #72]	; (80071f4 <xTaskResumeAll+0x130>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80071ae:	4b10      	ldr	r3, [pc, #64]	; (80071f0 <xTaskResumeAll+0x12c>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d009      	beq.n	80071ca <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80071b6:	2301      	movs	r3, #1
 80071b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80071ba:	4b0f      	ldr	r3, [pc, #60]	; (80071f8 <xTaskResumeAll+0x134>)
 80071bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071c0:	601a      	str	r2, [r3, #0]
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80071ca:	f000 fd73 	bl	8007cb4 <vPortExitCritical>

	return xAlreadyYielded;
 80071ce:	68bb      	ldr	r3, [r7, #8]
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	20000418 	.word	0x20000418
 80071dc:	200003f0 	.word	0x200003f0
 80071e0:	200003b0 	.word	0x200003b0
 80071e4:	200003f8 	.word	0x200003f8
 80071e8:	200002f4 	.word	0x200002f4
 80071ec:	200002f0 	.word	0x200002f0
 80071f0:	20000404 	.word	0x20000404
 80071f4:	20000400 	.word	0x20000400
 80071f8:	e000ed04 	.word	0xe000ed04

080071fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b086      	sub	sp, #24
 8007200:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007202:	2300      	movs	r3, #0
 8007204:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007206:	4b4e      	ldr	r3, [pc, #312]	; (8007340 <xTaskIncrementTick+0x144>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	2b00      	cmp	r3, #0
 800720c:	f040 8088 	bne.w	8007320 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007210:	4b4c      	ldr	r3, [pc, #304]	; (8007344 <xTaskIncrementTick+0x148>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	3301      	adds	r3, #1
 8007216:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007218:	4a4a      	ldr	r2, [pc, #296]	; (8007344 <xTaskIncrementTick+0x148>)
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d120      	bne.n	8007266 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007224:	4b48      	ldr	r3, [pc, #288]	; (8007348 <xTaskIncrementTick+0x14c>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00a      	beq.n	8007244 <xTaskIncrementTick+0x48>
	__asm volatile
 800722e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007232:	f383 8811 	msr	BASEPRI, r3
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	603b      	str	r3, [r7, #0]
}
 8007240:	bf00      	nop
 8007242:	e7fe      	b.n	8007242 <xTaskIncrementTick+0x46>
 8007244:	4b40      	ldr	r3, [pc, #256]	; (8007348 <xTaskIncrementTick+0x14c>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	60fb      	str	r3, [r7, #12]
 800724a:	4b40      	ldr	r3, [pc, #256]	; (800734c <xTaskIncrementTick+0x150>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a3e      	ldr	r2, [pc, #248]	; (8007348 <xTaskIncrementTick+0x14c>)
 8007250:	6013      	str	r3, [r2, #0]
 8007252:	4a3e      	ldr	r2, [pc, #248]	; (800734c <xTaskIncrementTick+0x150>)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6013      	str	r3, [r2, #0]
 8007258:	4b3d      	ldr	r3, [pc, #244]	; (8007350 <xTaskIncrementTick+0x154>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3301      	adds	r3, #1
 800725e:	4a3c      	ldr	r2, [pc, #240]	; (8007350 <xTaskIncrementTick+0x154>)
 8007260:	6013      	str	r3, [r2, #0]
 8007262:	f000 fa9f 	bl	80077a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007266:	4b3b      	ldr	r3, [pc, #236]	; (8007354 <xTaskIncrementTick+0x158>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	429a      	cmp	r2, r3
 800726e:	d348      	bcc.n	8007302 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007270:	4b35      	ldr	r3, [pc, #212]	; (8007348 <xTaskIncrementTick+0x14c>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d104      	bne.n	8007284 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800727a:	4b36      	ldr	r3, [pc, #216]	; (8007354 <xTaskIncrementTick+0x158>)
 800727c:	f04f 32ff 	mov.w	r2, #4294967295
 8007280:	601a      	str	r2, [r3, #0]
					break;
 8007282:	e03e      	b.n	8007302 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007284:	4b30      	ldr	r3, [pc, #192]	; (8007348 <xTaskIncrementTick+0x14c>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007294:	693a      	ldr	r2, [r7, #16]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	429a      	cmp	r2, r3
 800729a:	d203      	bcs.n	80072a4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800729c:	4a2d      	ldr	r2, [pc, #180]	; (8007354 <xTaskIncrementTick+0x158>)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80072a2:	e02e      	b.n	8007302 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	3304      	adds	r3, #4
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7fe ff65 	bl	8006178 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d004      	beq.n	80072c0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	3318      	adds	r3, #24
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7fe ff5c 	bl	8006178 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c4:	2201      	movs	r2, #1
 80072c6:	409a      	lsls	r2, r3
 80072c8:	4b23      	ldr	r3, [pc, #140]	; (8007358 <xTaskIncrementTick+0x15c>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	4a22      	ldr	r2, [pc, #136]	; (8007358 <xTaskIncrementTick+0x15c>)
 80072d0:	6013      	str	r3, [r2, #0]
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d6:	4613      	mov	r3, r2
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	4413      	add	r3, r2
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	4a1f      	ldr	r2, [pc, #124]	; (800735c <xTaskIncrementTick+0x160>)
 80072e0:	441a      	add	r2, r3
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	3304      	adds	r3, #4
 80072e6:	4619      	mov	r1, r3
 80072e8:	4610      	mov	r0, r2
 80072ea:	f7fe fee8 	bl	80060be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072f2:	4b1b      	ldr	r3, [pc, #108]	; (8007360 <xTaskIncrementTick+0x164>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d3b9      	bcc.n	8007270 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80072fc:	2301      	movs	r3, #1
 80072fe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007300:	e7b6      	b.n	8007270 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007302:	4b17      	ldr	r3, [pc, #92]	; (8007360 <xTaskIncrementTick+0x164>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007308:	4914      	ldr	r1, [pc, #80]	; (800735c <xTaskIncrementTick+0x160>)
 800730a:	4613      	mov	r3, r2
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	4413      	add	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	440b      	add	r3, r1
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b01      	cmp	r3, #1
 8007318:	d907      	bls.n	800732a <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800731a:	2301      	movs	r3, #1
 800731c:	617b      	str	r3, [r7, #20]
 800731e:	e004      	b.n	800732a <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007320:	4b10      	ldr	r3, [pc, #64]	; (8007364 <xTaskIncrementTick+0x168>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	3301      	adds	r3, #1
 8007326:	4a0f      	ldr	r2, [pc, #60]	; (8007364 <xTaskIncrementTick+0x168>)
 8007328:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800732a:	4b0f      	ldr	r3, [pc, #60]	; (8007368 <xTaskIncrementTick+0x16c>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8007332:	2301      	movs	r3, #1
 8007334:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007336:	697b      	ldr	r3, [r7, #20]
}
 8007338:	4618      	mov	r0, r3
 800733a:	3718      	adds	r7, #24
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}
 8007340:	20000418 	.word	0x20000418
 8007344:	200003f4 	.word	0x200003f4
 8007348:	200003a8 	.word	0x200003a8
 800734c:	200003ac 	.word	0x200003ac
 8007350:	20000408 	.word	0x20000408
 8007354:	20000410 	.word	0x20000410
 8007358:	200003f8 	.word	0x200003f8
 800735c:	200002f4 	.word	0x200002f4
 8007360:	200002f0 	.word	0x200002f0
 8007364:	20000400 	.word	0x20000400
 8007368:	20000404 	.word	0x20000404

0800736c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800736c:	b480      	push	{r7}
 800736e:	b087      	sub	sp, #28
 8007370:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007372:	4b27      	ldr	r3, [pc, #156]	; (8007410 <vTaskSwitchContext+0xa4>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d003      	beq.n	8007382 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800737a:	4b26      	ldr	r3, [pc, #152]	; (8007414 <vTaskSwitchContext+0xa8>)
 800737c:	2201      	movs	r2, #1
 800737e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007380:	e03f      	b.n	8007402 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8007382:	4b24      	ldr	r3, [pc, #144]	; (8007414 <vTaskSwitchContext+0xa8>)
 8007384:	2200      	movs	r2, #0
 8007386:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007388:	4b23      	ldr	r3, [pc, #140]	; (8007418 <vTaskSwitchContext+0xac>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	fab3 f383 	clz	r3, r3
 8007394:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007396:	7afb      	ldrb	r3, [r7, #11]
 8007398:	f1c3 031f 	rsb	r3, r3, #31
 800739c:	617b      	str	r3, [r7, #20]
 800739e:	491f      	ldr	r1, [pc, #124]	; (800741c <vTaskSwitchContext+0xb0>)
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	4613      	mov	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4413      	add	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	440b      	add	r3, r1
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10a      	bne.n	80073c8 <vTaskSwitchContext+0x5c>
	__asm volatile
 80073b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b6:	f383 8811 	msr	BASEPRI, r3
 80073ba:	f3bf 8f6f 	isb	sy
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	607b      	str	r3, [r7, #4]
}
 80073c4:	bf00      	nop
 80073c6:	e7fe      	b.n	80073c6 <vTaskSwitchContext+0x5a>
 80073c8:	697a      	ldr	r2, [r7, #20]
 80073ca:	4613      	mov	r3, r2
 80073cc:	009b      	lsls	r3, r3, #2
 80073ce:	4413      	add	r3, r2
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	4a12      	ldr	r2, [pc, #72]	; (800741c <vTaskSwitchContext+0xb0>)
 80073d4:	4413      	add	r3, r2
 80073d6:	613b      	str	r3, [r7, #16]
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	685a      	ldr	r2, [r3, #4]
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	605a      	str	r2, [r3, #4]
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	3308      	adds	r3, #8
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d104      	bne.n	80073f8 <vTaskSwitchContext+0x8c>
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	685a      	ldr	r2, [r3, #4]
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	605a      	str	r2, [r3, #4]
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	4a08      	ldr	r2, [pc, #32]	; (8007420 <vTaskSwitchContext+0xb4>)
 8007400:	6013      	str	r3, [r2, #0]
}
 8007402:	bf00      	nop
 8007404:	371c      	adds	r7, #28
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	20000418 	.word	0x20000418
 8007414:	20000404 	.word	0x20000404
 8007418:	200003f8 	.word	0x200003f8
 800741c:	200002f4 	.word	0x200002f4
 8007420:	200002f0 	.word	0x200002f0

08007424 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10a      	bne.n	800744a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007438:	f383 8811 	msr	BASEPRI, r3
 800743c:	f3bf 8f6f 	isb	sy
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	60fb      	str	r3, [r7, #12]
}
 8007446:	bf00      	nop
 8007448:	e7fe      	b.n	8007448 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800744a:	4b07      	ldr	r3, [pc, #28]	; (8007468 <vTaskPlaceOnEventList+0x44>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	3318      	adds	r3, #24
 8007450:	4619      	mov	r1, r3
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f7fe fe57 	bl	8006106 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007458:	2101      	movs	r1, #1
 800745a:	6838      	ldr	r0, [r7, #0]
 800745c:	f000 fa66 	bl	800792c <prvAddCurrentTaskToDelayedList>
}
 8007460:	bf00      	nop
 8007462:	3710      	adds	r7, #16
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	200002f0 	.word	0x200002f0

0800746c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b086      	sub	sp, #24
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10a      	bne.n	8007498 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007486:	f383 8811 	msr	BASEPRI, r3
 800748a:	f3bf 8f6f 	isb	sy
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	60fb      	str	r3, [r7, #12]
}
 8007494:	bf00      	nop
 8007496:	e7fe      	b.n	8007496 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	3318      	adds	r3, #24
 800749c:	4618      	mov	r0, r3
 800749e:	f7fe fe6b 	bl	8006178 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074a2:	4b1d      	ldr	r3, [pc, #116]	; (8007518 <xTaskRemoveFromEventList+0xac>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d11c      	bne.n	80074e4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	3304      	adds	r3, #4
 80074ae:	4618      	mov	r0, r3
 80074b0:	f7fe fe62 	bl	8006178 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b8:	2201      	movs	r2, #1
 80074ba:	409a      	lsls	r2, r3
 80074bc:	4b17      	ldr	r3, [pc, #92]	; (800751c <xTaskRemoveFromEventList+0xb0>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4313      	orrs	r3, r2
 80074c2:	4a16      	ldr	r2, [pc, #88]	; (800751c <xTaskRemoveFromEventList+0xb0>)
 80074c4:	6013      	str	r3, [r2, #0]
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ca:	4613      	mov	r3, r2
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	4413      	add	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	4a13      	ldr	r2, [pc, #76]	; (8007520 <xTaskRemoveFromEventList+0xb4>)
 80074d4:	441a      	add	r2, r3
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	3304      	adds	r3, #4
 80074da:	4619      	mov	r1, r3
 80074dc:	4610      	mov	r0, r2
 80074de:	f7fe fdee 	bl	80060be <vListInsertEnd>
 80074e2:	e005      	b.n	80074f0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	3318      	adds	r3, #24
 80074e8:	4619      	mov	r1, r3
 80074ea:	480e      	ldr	r0, [pc, #56]	; (8007524 <xTaskRemoveFromEventList+0xb8>)
 80074ec:	f7fe fde7 	bl	80060be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074f4:	4b0c      	ldr	r3, [pc, #48]	; (8007528 <xTaskRemoveFromEventList+0xbc>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d905      	bls.n	800750a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80074fe:	2301      	movs	r3, #1
 8007500:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007502:	4b0a      	ldr	r3, [pc, #40]	; (800752c <xTaskRemoveFromEventList+0xc0>)
 8007504:	2201      	movs	r2, #1
 8007506:	601a      	str	r2, [r3, #0]
 8007508:	e001      	b.n	800750e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800750a:	2300      	movs	r3, #0
 800750c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800750e:	697b      	ldr	r3, [r7, #20]
}
 8007510:	4618      	mov	r0, r3
 8007512:	3718      	adds	r7, #24
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	20000418 	.word	0x20000418
 800751c:	200003f8 	.word	0x200003f8
 8007520:	200002f4 	.word	0x200002f4
 8007524:	200003b0 	.word	0x200003b0
 8007528:	200002f0 	.word	0x200002f0
 800752c:	20000404 	.word	0x20000404

08007530 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007538:	4b06      	ldr	r3, [pc, #24]	; (8007554 <vTaskInternalSetTimeOutState+0x24>)
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007540:	4b05      	ldr	r3, [pc, #20]	; (8007558 <vTaskInternalSetTimeOutState+0x28>)
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	605a      	str	r2, [r3, #4]
}
 8007548:	bf00      	nop
 800754a:	370c      	adds	r7, #12
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	20000408 	.word	0x20000408
 8007558:	200003f4 	.word	0x200003f4

0800755c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b088      	sub	sp, #32
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d10a      	bne.n	8007582 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800756c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007570:	f383 8811 	msr	BASEPRI, r3
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	613b      	str	r3, [r7, #16]
}
 800757e:	bf00      	nop
 8007580:	e7fe      	b.n	8007580 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10a      	bne.n	800759e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800758c:	f383 8811 	msr	BASEPRI, r3
 8007590:	f3bf 8f6f 	isb	sy
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	60fb      	str	r3, [r7, #12]
}
 800759a:	bf00      	nop
 800759c:	e7fe      	b.n	800759c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800759e:	f000 fb59 	bl	8007c54 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80075a2:	4b1d      	ldr	r3, [pc, #116]	; (8007618 <xTaskCheckForTimeOut+0xbc>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	69ba      	ldr	r2, [r7, #24]
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ba:	d102      	bne.n	80075c2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80075bc:	2300      	movs	r3, #0
 80075be:	61fb      	str	r3, [r7, #28]
 80075c0:	e023      	b.n	800760a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	4b15      	ldr	r3, [pc, #84]	; (800761c <xTaskCheckForTimeOut+0xc0>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d007      	beq.n	80075de <xTaskCheckForTimeOut+0x82>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d302      	bcc.n	80075de <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80075d8:	2301      	movs	r3, #1
 80075da:	61fb      	str	r3, [r7, #28]
 80075dc:	e015      	b.n	800760a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	697a      	ldr	r2, [r7, #20]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d20b      	bcs.n	8007600 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	1ad2      	subs	r2, r2, r3
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f7ff ff9b 	bl	8007530 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80075fa:	2300      	movs	r3, #0
 80075fc:	61fb      	str	r3, [r7, #28]
 80075fe:	e004      	b.n	800760a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	2200      	movs	r2, #0
 8007604:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007606:	2301      	movs	r3, #1
 8007608:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800760a:	f000 fb53 	bl	8007cb4 <vPortExitCritical>

	return xReturn;
 800760e:	69fb      	ldr	r3, [r7, #28]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3720      	adds	r7, #32
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}
 8007618:	200003f4 	.word	0x200003f4
 800761c:	20000408 	.word	0x20000408

08007620 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007620:	b480      	push	{r7}
 8007622:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007624:	4b03      	ldr	r3, [pc, #12]	; (8007634 <vTaskMissedYield+0x14>)
 8007626:	2201      	movs	r2, #1
 8007628:	601a      	str	r2, [r3, #0]
}
 800762a:	bf00      	nop
 800762c:	46bd      	mov	sp, r7
 800762e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007632:	4770      	bx	lr
 8007634:	20000404 	.word	0x20000404

08007638 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007640:	f000 f852 	bl	80076e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007644:	4b06      	ldr	r3, [pc, #24]	; (8007660 <prvIdleTask+0x28>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2b01      	cmp	r3, #1
 800764a:	d9f9      	bls.n	8007640 <prvIdleTask+0x8>
			{
				taskYIELD();
 800764c:	4b05      	ldr	r3, [pc, #20]	; (8007664 <prvIdleTask+0x2c>)
 800764e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007652:	601a      	str	r2, [r3, #0]
 8007654:	f3bf 8f4f 	dsb	sy
 8007658:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800765c:	e7f0      	b.n	8007640 <prvIdleTask+0x8>
 800765e:	bf00      	nop
 8007660:	200002f4 	.word	0x200002f4
 8007664:	e000ed04 	.word	0xe000ed04

08007668 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800766e:	2300      	movs	r3, #0
 8007670:	607b      	str	r3, [r7, #4]
 8007672:	e00c      	b.n	800768e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	4613      	mov	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4413      	add	r3, r2
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	4a12      	ldr	r2, [pc, #72]	; (80076c8 <prvInitialiseTaskLists+0x60>)
 8007680:	4413      	add	r3, r2
 8007682:	4618      	mov	r0, r3
 8007684:	f7fe fcee 	bl	8006064 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	3301      	adds	r3, #1
 800768c:	607b      	str	r3, [r7, #4]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2b06      	cmp	r3, #6
 8007692:	d9ef      	bls.n	8007674 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007694:	480d      	ldr	r0, [pc, #52]	; (80076cc <prvInitialiseTaskLists+0x64>)
 8007696:	f7fe fce5 	bl	8006064 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800769a:	480d      	ldr	r0, [pc, #52]	; (80076d0 <prvInitialiseTaskLists+0x68>)
 800769c:	f7fe fce2 	bl	8006064 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80076a0:	480c      	ldr	r0, [pc, #48]	; (80076d4 <prvInitialiseTaskLists+0x6c>)
 80076a2:	f7fe fcdf 	bl	8006064 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80076a6:	480c      	ldr	r0, [pc, #48]	; (80076d8 <prvInitialiseTaskLists+0x70>)
 80076a8:	f7fe fcdc 	bl	8006064 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80076ac:	480b      	ldr	r0, [pc, #44]	; (80076dc <prvInitialiseTaskLists+0x74>)
 80076ae:	f7fe fcd9 	bl	8006064 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80076b2:	4b0b      	ldr	r3, [pc, #44]	; (80076e0 <prvInitialiseTaskLists+0x78>)
 80076b4:	4a05      	ldr	r2, [pc, #20]	; (80076cc <prvInitialiseTaskLists+0x64>)
 80076b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80076b8:	4b0a      	ldr	r3, [pc, #40]	; (80076e4 <prvInitialiseTaskLists+0x7c>)
 80076ba:	4a05      	ldr	r2, [pc, #20]	; (80076d0 <prvInitialiseTaskLists+0x68>)
 80076bc:	601a      	str	r2, [r3, #0]
}
 80076be:	bf00      	nop
 80076c0:	3708      	adds	r7, #8
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}
 80076c6:	bf00      	nop
 80076c8:	200002f4 	.word	0x200002f4
 80076cc:	20000380 	.word	0x20000380
 80076d0:	20000394 	.word	0x20000394
 80076d4:	200003b0 	.word	0x200003b0
 80076d8:	200003c4 	.word	0x200003c4
 80076dc:	200003dc 	.word	0x200003dc
 80076e0:	200003a8 	.word	0x200003a8
 80076e4:	200003ac 	.word	0x200003ac

080076e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076ee:	e019      	b.n	8007724 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80076f0:	f000 fab0 	bl	8007c54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076f4:	4b10      	ldr	r3, [pc, #64]	; (8007738 <prvCheckTasksWaitingTermination+0x50>)
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3304      	adds	r3, #4
 8007700:	4618      	mov	r0, r3
 8007702:	f7fe fd39 	bl	8006178 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007706:	4b0d      	ldr	r3, [pc, #52]	; (800773c <prvCheckTasksWaitingTermination+0x54>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	3b01      	subs	r3, #1
 800770c:	4a0b      	ldr	r2, [pc, #44]	; (800773c <prvCheckTasksWaitingTermination+0x54>)
 800770e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007710:	4b0b      	ldr	r3, [pc, #44]	; (8007740 <prvCheckTasksWaitingTermination+0x58>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	3b01      	subs	r3, #1
 8007716:	4a0a      	ldr	r2, [pc, #40]	; (8007740 <prvCheckTasksWaitingTermination+0x58>)
 8007718:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800771a:	f000 facb 	bl	8007cb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 f810 	bl	8007744 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007724:	4b06      	ldr	r3, [pc, #24]	; (8007740 <prvCheckTasksWaitingTermination+0x58>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1e1      	bne.n	80076f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800772c:	bf00      	nop
 800772e:	bf00      	nop
 8007730:	3708      	adds	r7, #8
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	200003c4 	.word	0x200003c4
 800773c:	200003f0 	.word	0x200003f0
 8007740:	200003d8 	.word	0x200003d8

08007744 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007752:	2b00      	cmp	r3, #0
 8007754:	d108      	bne.n	8007768 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800775a:	4618      	mov	r0, r3
 800775c:	f000 fc60 	bl	8008020 <vPortFree>
				vPortFree( pxTCB );
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 fc5d 	bl	8008020 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007766:	e018      	b.n	800779a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800776e:	2b01      	cmp	r3, #1
 8007770:	d103      	bne.n	800777a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 fc54 	bl	8008020 <vPortFree>
	}
 8007778:	e00f      	b.n	800779a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007780:	2b02      	cmp	r3, #2
 8007782:	d00a      	beq.n	800779a <prvDeleteTCB+0x56>
	__asm volatile
 8007784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007788:	f383 8811 	msr	BASEPRI, r3
 800778c:	f3bf 8f6f 	isb	sy
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	60fb      	str	r3, [r7, #12]
}
 8007796:	bf00      	nop
 8007798:	e7fe      	b.n	8007798 <prvDeleteTCB+0x54>
	}
 800779a:	bf00      	nop
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
	...

080077a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80077aa:	4b0c      	ldr	r3, [pc, #48]	; (80077dc <prvResetNextTaskUnblockTime+0x38>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d104      	bne.n	80077be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80077b4:	4b0a      	ldr	r3, [pc, #40]	; (80077e0 <prvResetNextTaskUnblockTime+0x3c>)
 80077b6:	f04f 32ff 	mov.w	r2, #4294967295
 80077ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80077bc:	e008      	b.n	80077d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077be:	4b07      	ldr	r3, [pc, #28]	; (80077dc <prvResetNextTaskUnblockTime+0x38>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	4a04      	ldr	r2, [pc, #16]	; (80077e0 <prvResetNextTaskUnblockTime+0x3c>)
 80077ce:	6013      	str	r3, [r2, #0]
}
 80077d0:	bf00      	nop
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr
 80077dc:	200003a8 	.word	0x200003a8
 80077e0:	20000410 	.word	0x20000410

080077e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80077ea:	4b0b      	ldr	r3, [pc, #44]	; (8007818 <xTaskGetSchedulerState+0x34>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d102      	bne.n	80077f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80077f2:	2301      	movs	r3, #1
 80077f4:	607b      	str	r3, [r7, #4]
 80077f6:	e008      	b.n	800780a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077f8:	4b08      	ldr	r3, [pc, #32]	; (800781c <xTaskGetSchedulerState+0x38>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d102      	bne.n	8007806 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007800:	2302      	movs	r3, #2
 8007802:	607b      	str	r3, [r7, #4]
 8007804:	e001      	b.n	800780a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007806:	2300      	movs	r3, #0
 8007808:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800780a:	687b      	ldr	r3, [r7, #4]
	}
 800780c:	4618      	mov	r0, r3
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr
 8007818:	200003fc 	.word	0x200003fc
 800781c:	20000418 	.word	0x20000418

08007820 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007820:	b580      	push	{r7, lr}
 8007822:	b086      	sub	sp, #24
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800782c:	2300      	movs	r3, #0
 800782e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d06e      	beq.n	8007914 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007836:	4b3a      	ldr	r3, [pc, #232]	; (8007920 <xTaskPriorityDisinherit+0x100>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	693a      	ldr	r2, [r7, #16]
 800783c:	429a      	cmp	r2, r3
 800783e:	d00a      	beq.n	8007856 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007844:	f383 8811 	msr	BASEPRI, r3
 8007848:	f3bf 8f6f 	isb	sy
 800784c:	f3bf 8f4f 	dsb	sy
 8007850:	60fb      	str	r3, [r7, #12]
}
 8007852:	bf00      	nop
 8007854:	e7fe      	b.n	8007854 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10a      	bne.n	8007874 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800785e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	60bb      	str	r3, [r7, #8]
}
 8007870:	bf00      	nop
 8007872:	e7fe      	b.n	8007872 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007878:	1e5a      	subs	r2, r3, #1
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007886:	429a      	cmp	r2, r3
 8007888:	d044      	beq.n	8007914 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800788e:	2b00      	cmp	r3, #0
 8007890:	d140      	bne.n	8007914 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	3304      	adds	r3, #4
 8007896:	4618      	mov	r0, r3
 8007898:	f7fe fc6e 	bl	8006178 <uxListRemove>
 800789c:	4603      	mov	r3, r0
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d115      	bne.n	80078ce <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078a6:	491f      	ldr	r1, [pc, #124]	; (8007924 <xTaskPriorityDisinherit+0x104>)
 80078a8:	4613      	mov	r3, r2
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	4413      	add	r3, r2
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	440b      	add	r3, r1
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d10a      	bne.n	80078ce <xTaskPriorityDisinherit+0xae>
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078bc:	2201      	movs	r2, #1
 80078be:	fa02 f303 	lsl.w	r3, r2, r3
 80078c2:	43da      	mvns	r2, r3
 80078c4:	4b18      	ldr	r3, [pc, #96]	; (8007928 <xTaskPriorityDisinherit+0x108>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4013      	ands	r3, r2
 80078ca:	4a17      	ldr	r2, [pc, #92]	; (8007928 <xTaskPriorityDisinherit+0x108>)
 80078cc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078da:	f1c3 0207 	rsb	r2, r3, #7
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078e6:	2201      	movs	r2, #1
 80078e8:	409a      	lsls	r2, r3
 80078ea:	4b0f      	ldr	r3, [pc, #60]	; (8007928 <xTaskPriorityDisinherit+0x108>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	4a0d      	ldr	r2, [pc, #52]	; (8007928 <xTaskPriorityDisinherit+0x108>)
 80078f2:	6013      	str	r3, [r2, #0]
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078f8:	4613      	mov	r3, r2
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	4413      	add	r3, r2
 80078fe:	009b      	lsls	r3, r3, #2
 8007900:	4a08      	ldr	r2, [pc, #32]	; (8007924 <xTaskPriorityDisinherit+0x104>)
 8007902:	441a      	add	r2, r3
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	3304      	adds	r3, #4
 8007908:	4619      	mov	r1, r3
 800790a:	4610      	mov	r0, r2
 800790c:	f7fe fbd7 	bl	80060be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007910:	2301      	movs	r3, #1
 8007912:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007914:	697b      	ldr	r3, [r7, #20]
	}
 8007916:	4618      	mov	r0, r3
 8007918:	3718      	adds	r7, #24
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	200002f0 	.word	0x200002f0
 8007924:	200002f4 	.word	0x200002f4
 8007928:	200003f8 	.word	0x200003f8

0800792c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007936:	4b29      	ldr	r3, [pc, #164]	; (80079dc <prvAddCurrentTaskToDelayedList+0xb0>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800793c:	4b28      	ldr	r3, [pc, #160]	; (80079e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	3304      	adds	r3, #4
 8007942:	4618      	mov	r0, r3
 8007944:	f7fe fc18 	bl	8006178 <uxListRemove>
 8007948:	4603      	mov	r3, r0
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10b      	bne.n	8007966 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800794e:	4b24      	ldr	r3, [pc, #144]	; (80079e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007954:	2201      	movs	r2, #1
 8007956:	fa02 f303 	lsl.w	r3, r2, r3
 800795a:	43da      	mvns	r2, r3
 800795c:	4b21      	ldr	r3, [pc, #132]	; (80079e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4013      	ands	r3, r2
 8007962:	4a20      	ldr	r2, [pc, #128]	; (80079e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007964:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800796c:	d10a      	bne.n	8007984 <prvAddCurrentTaskToDelayedList+0x58>
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d007      	beq.n	8007984 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007974:	4b1a      	ldr	r3, [pc, #104]	; (80079e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	3304      	adds	r3, #4
 800797a:	4619      	mov	r1, r3
 800797c:	481a      	ldr	r0, [pc, #104]	; (80079e8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800797e:	f7fe fb9e 	bl	80060be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007982:	e026      	b.n	80079d2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007984:	68fa      	ldr	r2, [r7, #12]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4413      	add	r3, r2
 800798a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800798c:	4b14      	ldr	r3, [pc, #80]	; (80079e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007994:	68ba      	ldr	r2, [r7, #8]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	429a      	cmp	r2, r3
 800799a:	d209      	bcs.n	80079b0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800799c:	4b13      	ldr	r3, [pc, #76]	; (80079ec <prvAddCurrentTaskToDelayedList+0xc0>)
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	4b0f      	ldr	r3, [pc, #60]	; (80079e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	3304      	adds	r3, #4
 80079a6:	4619      	mov	r1, r3
 80079a8:	4610      	mov	r0, r2
 80079aa:	f7fe fbac 	bl	8006106 <vListInsert>
}
 80079ae:	e010      	b.n	80079d2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079b0:	4b0f      	ldr	r3, [pc, #60]	; (80079f0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	4b0a      	ldr	r3, [pc, #40]	; (80079e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	3304      	adds	r3, #4
 80079ba:	4619      	mov	r1, r3
 80079bc:	4610      	mov	r0, r2
 80079be:	f7fe fba2 	bl	8006106 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80079c2:	4b0c      	ldr	r3, [pc, #48]	; (80079f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d202      	bcs.n	80079d2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80079cc:	4a09      	ldr	r2, [pc, #36]	; (80079f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	6013      	str	r3, [r2, #0]
}
 80079d2:	bf00      	nop
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	200003f4 	.word	0x200003f4
 80079e0:	200002f0 	.word	0x200002f0
 80079e4:	200003f8 	.word	0x200003f8
 80079e8:	200003dc 	.word	0x200003dc
 80079ec:	200003ac 	.word	0x200003ac
 80079f0:	200003a8 	.word	0x200003a8
 80079f4:	20000410 	.word	0x20000410

080079f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	60f8      	str	r0, [r7, #12]
 8007a00:	60b9      	str	r1, [r7, #8]
 8007a02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	3b04      	subs	r3, #4
 8007a08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007a10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	3b04      	subs	r3, #4
 8007a16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	f023 0201 	bic.w	r2, r3, #1
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	3b04      	subs	r3, #4
 8007a26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007a28:	4a0c      	ldr	r2, [pc, #48]	; (8007a5c <pxPortInitialiseStack+0x64>)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	3b14      	subs	r3, #20
 8007a32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	3b04      	subs	r3, #4
 8007a3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f06f 0202 	mvn.w	r2, #2
 8007a46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	3b20      	subs	r3, #32
 8007a4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3714      	adds	r7, #20
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr
 8007a5c:	08007a61 	.word	0x08007a61

08007a60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007a60:	b480      	push	{r7}
 8007a62:	b085      	sub	sp, #20
 8007a64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007a66:	2300      	movs	r3, #0
 8007a68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007a6a:	4b12      	ldr	r3, [pc, #72]	; (8007ab4 <prvTaskExitError+0x54>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a72:	d00a      	beq.n	8007a8a <prvTaskExitError+0x2a>
	__asm volatile
 8007a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a78:	f383 8811 	msr	BASEPRI, r3
 8007a7c:	f3bf 8f6f 	isb	sy
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	60fb      	str	r3, [r7, #12]
}
 8007a86:	bf00      	nop
 8007a88:	e7fe      	b.n	8007a88 <prvTaskExitError+0x28>
	__asm volatile
 8007a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a8e:	f383 8811 	msr	BASEPRI, r3
 8007a92:	f3bf 8f6f 	isb	sy
 8007a96:	f3bf 8f4f 	dsb	sy
 8007a9a:	60bb      	str	r3, [r7, #8]
}
 8007a9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007a9e:	bf00      	nop
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d0fc      	beq.n	8007aa0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007aa6:	bf00      	nop
 8007aa8:	bf00      	nop
 8007aaa:	3714      	adds	r7, #20
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr
 8007ab4:	2000000c 	.word	0x2000000c
	...

08007ac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007ac0:	4b07      	ldr	r3, [pc, #28]	; (8007ae0 <pxCurrentTCBConst2>)
 8007ac2:	6819      	ldr	r1, [r3, #0]
 8007ac4:	6808      	ldr	r0, [r1, #0]
 8007ac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aca:	f380 8809 	msr	PSP, r0
 8007ace:	f3bf 8f6f 	isb	sy
 8007ad2:	f04f 0000 	mov.w	r0, #0
 8007ad6:	f380 8811 	msr	BASEPRI, r0
 8007ada:	4770      	bx	lr
 8007adc:	f3af 8000 	nop.w

08007ae0 <pxCurrentTCBConst2>:
 8007ae0:	200002f0 	.word	0x200002f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007ae4:	bf00      	nop
 8007ae6:	bf00      	nop

08007ae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007ae8:	4808      	ldr	r0, [pc, #32]	; (8007b0c <prvPortStartFirstTask+0x24>)
 8007aea:	6800      	ldr	r0, [r0, #0]
 8007aec:	6800      	ldr	r0, [r0, #0]
 8007aee:	f380 8808 	msr	MSP, r0
 8007af2:	f04f 0000 	mov.w	r0, #0
 8007af6:	f380 8814 	msr	CONTROL, r0
 8007afa:	b662      	cpsie	i
 8007afc:	b661      	cpsie	f
 8007afe:	f3bf 8f4f 	dsb	sy
 8007b02:	f3bf 8f6f 	isb	sy
 8007b06:	df00      	svc	0
 8007b08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007b0a:	bf00      	nop
 8007b0c:	e000ed08 	.word	0xe000ed08

08007b10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b086      	sub	sp, #24
 8007b14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007b16:	4b46      	ldr	r3, [pc, #280]	; (8007c30 <xPortStartScheduler+0x120>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a46      	ldr	r2, [pc, #280]	; (8007c34 <xPortStartScheduler+0x124>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d10a      	bne.n	8007b36 <xPortStartScheduler+0x26>
	__asm volatile
 8007b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	613b      	str	r3, [r7, #16]
}
 8007b32:	bf00      	nop
 8007b34:	e7fe      	b.n	8007b34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007b36:	4b3e      	ldr	r3, [pc, #248]	; (8007c30 <xPortStartScheduler+0x120>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a3f      	ldr	r2, [pc, #252]	; (8007c38 <xPortStartScheduler+0x128>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d10a      	bne.n	8007b56 <xPortStartScheduler+0x46>
	__asm volatile
 8007b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b44:	f383 8811 	msr	BASEPRI, r3
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	60fb      	str	r3, [r7, #12]
}
 8007b52:	bf00      	nop
 8007b54:	e7fe      	b.n	8007b54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007b56:	4b39      	ldr	r3, [pc, #228]	; (8007c3c <xPortStartScheduler+0x12c>)
 8007b58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	22ff      	movs	r2, #255	; 0xff
 8007b66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007b70:	78fb      	ldrb	r3, [r7, #3]
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007b78:	b2da      	uxtb	r2, r3
 8007b7a:	4b31      	ldr	r3, [pc, #196]	; (8007c40 <xPortStartScheduler+0x130>)
 8007b7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007b7e:	4b31      	ldr	r3, [pc, #196]	; (8007c44 <xPortStartScheduler+0x134>)
 8007b80:	2207      	movs	r2, #7
 8007b82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b84:	e009      	b.n	8007b9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007b86:	4b2f      	ldr	r3, [pc, #188]	; (8007c44 <xPortStartScheduler+0x134>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	4a2d      	ldr	r2, [pc, #180]	; (8007c44 <xPortStartScheduler+0x134>)
 8007b8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007b90:	78fb      	ldrb	r3, [r7, #3]
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	005b      	lsls	r3, r3, #1
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b9a:	78fb      	ldrb	r3, [r7, #3]
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ba2:	2b80      	cmp	r3, #128	; 0x80
 8007ba4:	d0ef      	beq.n	8007b86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007ba6:	4b27      	ldr	r3, [pc, #156]	; (8007c44 <xPortStartScheduler+0x134>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f1c3 0307 	rsb	r3, r3, #7
 8007bae:	2b04      	cmp	r3, #4
 8007bb0:	d00a      	beq.n	8007bc8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	60bb      	str	r3, [r7, #8]
}
 8007bc4:	bf00      	nop
 8007bc6:	e7fe      	b.n	8007bc6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007bc8:	4b1e      	ldr	r3, [pc, #120]	; (8007c44 <xPortStartScheduler+0x134>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	021b      	lsls	r3, r3, #8
 8007bce:	4a1d      	ldr	r2, [pc, #116]	; (8007c44 <xPortStartScheduler+0x134>)
 8007bd0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007bd2:	4b1c      	ldr	r3, [pc, #112]	; (8007c44 <xPortStartScheduler+0x134>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007bda:	4a1a      	ldr	r2, [pc, #104]	; (8007c44 <xPortStartScheduler+0x134>)
 8007bdc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	b2da      	uxtb	r2, r3
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007be6:	4b18      	ldr	r3, [pc, #96]	; (8007c48 <xPortStartScheduler+0x138>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a17      	ldr	r2, [pc, #92]	; (8007c48 <xPortStartScheduler+0x138>)
 8007bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007bf0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007bf2:	4b15      	ldr	r3, [pc, #84]	; (8007c48 <xPortStartScheduler+0x138>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a14      	ldr	r2, [pc, #80]	; (8007c48 <xPortStartScheduler+0x138>)
 8007bf8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007bfc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007bfe:	f000 f8dd 	bl	8007dbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007c02:	4b12      	ldr	r3, [pc, #72]	; (8007c4c <xPortStartScheduler+0x13c>)
 8007c04:	2200      	movs	r2, #0
 8007c06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007c08:	f000 f8fc 	bl	8007e04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007c0c:	4b10      	ldr	r3, [pc, #64]	; (8007c50 <xPortStartScheduler+0x140>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a0f      	ldr	r2, [pc, #60]	; (8007c50 <xPortStartScheduler+0x140>)
 8007c12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007c16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007c18:	f7ff ff66 	bl	8007ae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007c1c:	f7ff fba6 	bl	800736c <vTaskSwitchContext>
	prvTaskExitError();
 8007c20:	f7ff ff1e 	bl	8007a60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3718      	adds	r7, #24
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	e000ed00 	.word	0xe000ed00
 8007c34:	410fc271 	.word	0x410fc271
 8007c38:	410fc270 	.word	0x410fc270
 8007c3c:	e000e400 	.word	0xe000e400
 8007c40:	2000041c 	.word	0x2000041c
 8007c44:	20000420 	.word	0x20000420
 8007c48:	e000ed20 	.word	0xe000ed20
 8007c4c:	2000000c 	.word	0x2000000c
 8007c50:	e000ef34 	.word	0xe000ef34

08007c54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
	__asm volatile
 8007c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5e:	f383 8811 	msr	BASEPRI, r3
 8007c62:	f3bf 8f6f 	isb	sy
 8007c66:	f3bf 8f4f 	dsb	sy
 8007c6a:	607b      	str	r3, [r7, #4]
}
 8007c6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007c6e:	4b0f      	ldr	r3, [pc, #60]	; (8007cac <vPortEnterCritical+0x58>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	3301      	adds	r3, #1
 8007c74:	4a0d      	ldr	r2, [pc, #52]	; (8007cac <vPortEnterCritical+0x58>)
 8007c76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007c78:	4b0c      	ldr	r3, [pc, #48]	; (8007cac <vPortEnterCritical+0x58>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d10f      	bne.n	8007ca0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007c80:	4b0b      	ldr	r3, [pc, #44]	; (8007cb0 <vPortEnterCritical+0x5c>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d00a      	beq.n	8007ca0 <vPortEnterCritical+0x4c>
	__asm volatile
 8007c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8e:	f383 8811 	msr	BASEPRI, r3
 8007c92:	f3bf 8f6f 	isb	sy
 8007c96:	f3bf 8f4f 	dsb	sy
 8007c9a:	603b      	str	r3, [r7, #0]
}
 8007c9c:	bf00      	nop
 8007c9e:	e7fe      	b.n	8007c9e <vPortEnterCritical+0x4a>
	}
}
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr
 8007cac:	2000000c 	.word	0x2000000c
 8007cb0:	e000ed04 	.word	0xe000ed04

08007cb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007cba:	4b12      	ldr	r3, [pc, #72]	; (8007d04 <vPortExitCritical+0x50>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d10a      	bne.n	8007cd8 <vPortExitCritical+0x24>
	__asm volatile
 8007cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc6:	f383 8811 	msr	BASEPRI, r3
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	607b      	str	r3, [r7, #4]
}
 8007cd4:	bf00      	nop
 8007cd6:	e7fe      	b.n	8007cd6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007cd8:	4b0a      	ldr	r3, [pc, #40]	; (8007d04 <vPortExitCritical+0x50>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	4a09      	ldr	r2, [pc, #36]	; (8007d04 <vPortExitCritical+0x50>)
 8007ce0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007ce2:	4b08      	ldr	r3, [pc, #32]	; (8007d04 <vPortExitCritical+0x50>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d105      	bne.n	8007cf6 <vPortExitCritical+0x42>
 8007cea:	2300      	movs	r3, #0
 8007cec:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	f383 8811 	msr	BASEPRI, r3
}
 8007cf4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007cf6:	bf00      	nop
 8007cf8:	370c      	adds	r7, #12
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	2000000c 	.word	0x2000000c
	...

08007d10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007d10:	f3ef 8009 	mrs	r0, PSP
 8007d14:	f3bf 8f6f 	isb	sy
 8007d18:	4b15      	ldr	r3, [pc, #84]	; (8007d70 <pxCurrentTCBConst>)
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	f01e 0f10 	tst.w	lr, #16
 8007d20:	bf08      	it	eq
 8007d22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007d26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d2a:	6010      	str	r0, [r2, #0]
 8007d2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007d30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007d34:	f380 8811 	msr	BASEPRI, r0
 8007d38:	f3bf 8f4f 	dsb	sy
 8007d3c:	f3bf 8f6f 	isb	sy
 8007d40:	f7ff fb14 	bl	800736c <vTaskSwitchContext>
 8007d44:	f04f 0000 	mov.w	r0, #0
 8007d48:	f380 8811 	msr	BASEPRI, r0
 8007d4c:	bc09      	pop	{r0, r3}
 8007d4e:	6819      	ldr	r1, [r3, #0]
 8007d50:	6808      	ldr	r0, [r1, #0]
 8007d52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d56:	f01e 0f10 	tst.w	lr, #16
 8007d5a:	bf08      	it	eq
 8007d5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007d60:	f380 8809 	msr	PSP, r0
 8007d64:	f3bf 8f6f 	isb	sy
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	f3af 8000 	nop.w

08007d70 <pxCurrentTCBConst>:
 8007d70:	200002f0 	.word	0x200002f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007d74:	bf00      	nop
 8007d76:	bf00      	nop

08007d78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b082      	sub	sp, #8
 8007d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d82:	f383 8811 	msr	BASEPRI, r3
 8007d86:	f3bf 8f6f 	isb	sy
 8007d8a:	f3bf 8f4f 	dsb	sy
 8007d8e:	607b      	str	r3, [r7, #4]
}
 8007d90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007d92:	f7ff fa33 	bl	80071fc <xTaskIncrementTick>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d003      	beq.n	8007da4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d9c:	4b06      	ldr	r3, [pc, #24]	; (8007db8 <SysTick_Handler+0x40>)
 8007d9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007da2:	601a      	str	r2, [r3, #0]
 8007da4:	2300      	movs	r3, #0
 8007da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	f383 8811 	msr	BASEPRI, r3
}
 8007dae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007db0:	bf00      	nop
 8007db2:	3708      	adds	r7, #8
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}
 8007db8:	e000ed04 	.word	0xe000ed04

08007dbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007dc0:	4b0b      	ldr	r3, [pc, #44]	; (8007df0 <vPortSetupTimerInterrupt+0x34>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007dc6:	4b0b      	ldr	r3, [pc, #44]	; (8007df4 <vPortSetupTimerInterrupt+0x38>)
 8007dc8:	2200      	movs	r2, #0
 8007dca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007dcc:	4b0a      	ldr	r3, [pc, #40]	; (8007df8 <vPortSetupTimerInterrupt+0x3c>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a0a      	ldr	r2, [pc, #40]	; (8007dfc <vPortSetupTimerInterrupt+0x40>)
 8007dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007dd6:	099b      	lsrs	r3, r3, #6
 8007dd8:	4a09      	ldr	r2, [pc, #36]	; (8007e00 <vPortSetupTimerInterrupt+0x44>)
 8007dda:	3b01      	subs	r3, #1
 8007ddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007dde:	4b04      	ldr	r3, [pc, #16]	; (8007df0 <vPortSetupTimerInterrupt+0x34>)
 8007de0:	2207      	movs	r2, #7
 8007de2:	601a      	str	r2, [r3, #0]
}
 8007de4:	bf00      	nop
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	e000e010 	.word	0xe000e010
 8007df4:	e000e018 	.word	0xe000e018
 8007df8:	20000000 	.word	0x20000000
 8007dfc:	10624dd3 	.word	0x10624dd3
 8007e00:	e000e014 	.word	0xe000e014

08007e04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007e04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007e14 <vPortEnableVFP+0x10>
 8007e08:	6801      	ldr	r1, [r0, #0]
 8007e0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007e0e:	6001      	str	r1, [r0, #0]
 8007e10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007e12:	bf00      	nop
 8007e14:	e000ed88 	.word	0xe000ed88

08007e18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007e18:	b480      	push	{r7}
 8007e1a:	b085      	sub	sp, #20
 8007e1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007e1e:	f3ef 8305 	mrs	r3, IPSR
 8007e22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2b0f      	cmp	r3, #15
 8007e28:	d914      	bls.n	8007e54 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007e2a:	4a17      	ldr	r2, [pc, #92]	; (8007e88 <vPortValidateInterruptPriority+0x70>)
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4413      	add	r3, r2
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007e34:	4b15      	ldr	r3, [pc, #84]	; (8007e8c <vPortValidateInterruptPriority+0x74>)
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	7afa      	ldrb	r2, [r7, #11]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d20a      	bcs.n	8007e54 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e42:	f383 8811 	msr	BASEPRI, r3
 8007e46:	f3bf 8f6f 	isb	sy
 8007e4a:	f3bf 8f4f 	dsb	sy
 8007e4e:	607b      	str	r3, [r7, #4]
}
 8007e50:	bf00      	nop
 8007e52:	e7fe      	b.n	8007e52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007e54:	4b0e      	ldr	r3, [pc, #56]	; (8007e90 <vPortValidateInterruptPriority+0x78>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007e5c:	4b0d      	ldr	r3, [pc, #52]	; (8007e94 <vPortValidateInterruptPriority+0x7c>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d90a      	bls.n	8007e7a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e68:	f383 8811 	msr	BASEPRI, r3
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	f3bf 8f4f 	dsb	sy
 8007e74:	603b      	str	r3, [r7, #0]
}
 8007e76:	bf00      	nop
 8007e78:	e7fe      	b.n	8007e78 <vPortValidateInterruptPriority+0x60>
	}
 8007e7a:	bf00      	nop
 8007e7c:	3714      	adds	r7, #20
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	e000e3f0 	.word	0xe000e3f0
 8007e8c:	2000041c 	.word	0x2000041c
 8007e90:	e000ed0c 	.word	0xe000ed0c
 8007e94:	20000420 	.word	0x20000420

08007e98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b08a      	sub	sp, #40	; 0x28
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ea4:	f7ff f900 	bl	80070a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007ea8:	4b58      	ldr	r3, [pc, #352]	; (800800c <pvPortMalloc+0x174>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d101      	bne.n	8007eb4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007eb0:	f000 f910 	bl	80080d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007eb4:	4b56      	ldr	r3, [pc, #344]	; (8008010 <pvPortMalloc+0x178>)
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4013      	ands	r3, r2
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f040 808e 	bne.w	8007fde <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d01d      	beq.n	8007f04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007ec8:	2208      	movs	r2, #8
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	4413      	add	r3, r2
 8007ece:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f003 0307 	and.w	r3, r3, #7
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d014      	beq.n	8007f04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f023 0307 	bic.w	r3, r3, #7
 8007ee0:	3308      	adds	r3, #8
 8007ee2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f003 0307 	and.w	r3, r3, #7
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00a      	beq.n	8007f04 <pvPortMalloc+0x6c>
	__asm volatile
 8007eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	617b      	str	r3, [r7, #20]
}
 8007f00:	bf00      	nop
 8007f02:	e7fe      	b.n	8007f02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d069      	beq.n	8007fde <pvPortMalloc+0x146>
 8007f0a:	4b42      	ldr	r3, [pc, #264]	; (8008014 <pvPortMalloc+0x17c>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d864      	bhi.n	8007fde <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007f14:	4b40      	ldr	r3, [pc, #256]	; (8008018 <pvPortMalloc+0x180>)
 8007f16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007f18:	4b3f      	ldr	r3, [pc, #252]	; (8008018 <pvPortMalloc+0x180>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007f1e:	e004      	b.n	8007f2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d903      	bls.n	8007f3c <pvPortMalloc+0xa4>
 8007f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1f1      	bne.n	8007f20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007f3c:	4b33      	ldr	r3, [pc, #204]	; (800800c <pvPortMalloc+0x174>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d04b      	beq.n	8007fde <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007f46:	6a3b      	ldr	r3, [r7, #32]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2208      	movs	r2, #8
 8007f4c:	4413      	add	r3, r2
 8007f4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	6a3b      	ldr	r3, [r7, #32]
 8007f56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5a:	685a      	ldr	r2, [r3, #4]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	1ad2      	subs	r2, r2, r3
 8007f60:	2308      	movs	r3, #8
 8007f62:	005b      	lsls	r3, r3, #1
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d91f      	bls.n	8007fa8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f70:	69bb      	ldr	r3, [r7, #24]
 8007f72:	f003 0307 	and.w	r3, r3, #7
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d00a      	beq.n	8007f90 <pvPortMalloc+0xf8>
	__asm volatile
 8007f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7e:	f383 8811 	msr	BASEPRI, r3
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	613b      	str	r3, [r7, #16]
}
 8007f8c:	bf00      	nop
 8007f8e:	e7fe      	b.n	8007f8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f92:	685a      	ldr	r2, [r3, #4]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	1ad2      	subs	r2, r2, r3
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007fa2:	69b8      	ldr	r0, [r7, #24]
 8007fa4:	f000 f8f8 	bl	8008198 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007fa8:	4b1a      	ldr	r3, [pc, #104]	; (8008014 <pvPortMalloc+0x17c>)
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	1ad3      	subs	r3, r2, r3
 8007fb2:	4a18      	ldr	r2, [pc, #96]	; (8008014 <pvPortMalloc+0x17c>)
 8007fb4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007fb6:	4b17      	ldr	r3, [pc, #92]	; (8008014 <pvPortMalloc+0x17c>)
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	4b18      	ldr	r3, [pc, #96]	; (800801c <pvPortMalloc+0x184>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d203      	bcs.n	8007fca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007fc2:	4b14      	ldr	r3, [pc, #80]	; (8008014 <pvPortMalloc+0x17c>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a15      	ldr	r2, [pc, #84]	; (800801c <pvPortMalloc+0x184>)
 8007fc8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fcc:	685a      	ldr	r2, [r3, #4]
 8007fce:	4b10      	ldr	r3, [pc, #64]	; (8008010 <pvPortMalloc+0x178>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	431a      	orrs	r2, r3
 8007fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fda:	2200      	movs	r2, #0
 8007fdc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007fde:	f7ff f871 	bl	80070c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	f003 0307 	and.w	r3, r3, #7
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00a      	beq.n	8008002 <pvPortMalloc+0x16a>
	__asm volatile
 8007fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff0:	f383 8811 	msr	BASEPRI, r3
 8007ff4:	f3bf 8f6f 	isb	sy
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	60fb      	str	r3, [r7, #12]
}
 8007ffe:	bf00      	nop
 8008000:	e7fe      	b.n	8008000 <pvPortMalloc+0x168>
	return pvReturn;
 8008002:	69fb      	ldr	r3, [r7, #28]
}
 8008004:	4618      	mov	r0, r3
 8008006:	3728      	adds	r7, #40	; 0x28
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}
 800800c:	2000402c 	.word	0x2000402c
 8008010:	20004038 	.word	0x20004038
 8008014:	20004030 	.word	0x20004030
 8008018:	20004024 	.word	0x20004024
 800801c:	20004034 	.word	0x20004034

08008020 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b086      	sub	sp, #24
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d048      	beq.n	80080c4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008032:	2308      	movs	r3, #8
 8008034:	425b      	negs	r3, r3
 8008036:	697a      	ldr	r2, [r7, #20]
 8008038:	4413      	add	r3, r2
 800803a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	685a      	ldr	r2, [r3, #4]
 8008044:	4b21      	ldr	r3, [pc, #132]	; (80080cc <vPortFree+0xac>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4013      	ands	r3, r2
 800804a:	2b00      	cmp	r3, #0
 800804c:	d10a      	bne.n	8008064 <vPortFree+0x44>
	__asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	60fb      	str	r3, [r7, #12]
}
 8008060:	bf00      	nop
 8008062:	e7fe      	b.n	8008062 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00a      	beq.n	8008082 <vPortFree+0x62>
	__asm volatile
 800806c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	60bb      	str	r3, [r7, #8]
}
 800807e:	bf00      	nop
 8008080:	e7fe      	b.n	8008080 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	685a      	ldr	r2, [r3, #4]
 8008086:	4b11      	ldr	r3, [pc, #68]	; (80080cc <vPortFree+0xac>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4013      	ands	r3, r2
 800808c:	2b00      	cmp	r3, #0
 800808e:	d019      	beq.n	80080c4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d115      	bne.n	80080c4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	685a      	ldr	r2, [r3, #4]
 800809c:	4b0b      	ldr	r3, [pc, #44]	; (80080cc <vPortFree+0xac>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	43db      	mvns	r3, r3
 80080a2:	401a      	ands	r2, r3
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80080a8:	f7fe fffe 	bl	80070a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	685a      	ldr	r2, [r3, #4]
 80080b0:	4b07      	ldr	r3, [pc, #28]	; (80080d0 <vPortFree+0xb0>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4413      	add	r3, r2
 80080b6:	4a06      	ldr	r2, [pc, #24]	; (80080d0 <vPortFree+0xb0>)
 80080b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80080ba:	6938      	ldr	r0, [r7, #16]
 80080bc:	f000 f86c 	bl	8008198 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80080c0:	f7ff f800 	bl	80070c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80080c4:	bf00      	nop
 80080c6:	3718      	adds	r7, #24
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	20004038 	.word	0x20004038
 80080d0:	20004030 	.word	0x20004030

080080d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80080da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80080de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80080e0:	4b27      	ldr	r3, [pc, #156]	; (8008180 <prvHeapInit+0xac>)
 80080e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f003 0307 	and.w	r3, r3, #7
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00c      	beq.n	8008108 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	3307      	adds	r3, #7
 80080f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f023 0307 	bic.w	r3, r3, #7
 80080fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	4a1f      	ldr	r2, [pc, #124]	; (8008180 <prvHeapInit+0xac>)
 8008104:	4413      	add	r3, r2
 8008106:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800810c:	4a1d      	ldr	r2, [pc, #116]	; (8008184 <prvHeapInit+0xb0>)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008112:	4b1c      	ldr	r3, [pc, #112]	; (8008184 <prvHeapInit+0xb0>)
 8008114:	2200      	movs	r2, #0
 8008116:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	4413      	add	r3, r2
 800811e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008120:	2208      	movs	r2, #8
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	1a9b      	subs	r3, r3, r2
 8008126:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f023 0307 	bic.w	r3, r3, #7
 800812e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	4a15      	ldr	r2, [pc, #84]	; (8008188 <prvHeapInit+0xb4>)
 8008134:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008136:	4b14      	ldr	r3, [pc, #80]	; (8008188 <prvHeapInit+0xb4>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	2200      	movs	r2, #0
 800813c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800813e:	4b12      	ldr	r3, [pc, #72]	; (8008188 <prvHeapInit+0xb4>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2200      	movs	r2, #0
 8008144:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	1ad2      	subs	r2, r2, r3
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008154:	4b0c      	ldr	r3, [pc, #48]	; (8008188 <prvHeapInit+0xb4>)
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	4a0a      	ldr	r2, [pc, #40]	; (800818c <prvHeapInit+0xb8>)
 8008162:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	4a09      	ldr	r2, [pc, #36]	; (8008190 <prvHeapInit+0xbc>)
 800816a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800816c:	4b09      	ldr	r3, [pc, #36]	; (8008194 <prvHeapInit+0xc0>)
 800816e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008172:	601a      	str	r2, [r3, #0]
}
 8008174:	bf00      	nop
 8008176:	3714      	adds	r7, #20
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr
 8008180:	20000424 	.word	0x20000424
 8008184:	20004024 	.word	0x20004024
 8008188:	2000402c 	.word	0x2000402c
 800818c:	20004034 	.word	0x20004034
 8008190:	20004030 	.word	0x20004030
 8008194:	20004038 	.word	0x20004038

08008198 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008198:	b480      	push	{r7}
 800819a:	b085      	sub	sp, #20
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80081a0:	4b28      	ldr	r3, [pc, #160]	; (8008244 <prvInsertBlockIntoFreeList+0xac>)
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	e002      	b.n	80081ac <prvInsertBlockIntoFreeList+0x14>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	60fb      	str	r3, [r7, #12]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d8f7      	bhi.n	80081a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	4413      	add	r3, r2
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d108      	bne.n	80081da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	685a      	ldr	r2, [r3, #4]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	441a      	add	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	68ba      	ldr	r2, [r7, #8]
 80081e4:	441a      	add	r2, r3
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d118      	bne.n	8008220 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681a      	ldr	r2, [r3, #0]
 80081f2:	4b15      	ldr	r3, [pc, #84]	; (8008248 <prvInsertBlockIntoFreeList+0xb0>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d00d      	beq.n	8008216 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685a      	ldr	r2, [r3, #4]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	441a      	add	r2, r3
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	601a      	str	r2, [r3, #0]
 8008214:	e008      	b.n	8008228 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008216:	4b0c      	ldr	r3, [pc, #48]	; (8008248 <prvInsertBlockIntoFreeList+0xb0>)
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	601a      	str	r2, [r3, #0]
 800821e:	e003      	b.n	8008228 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	429a      	cmp	r2, r3
 800822e:	d002      	beq.n	8008236 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008236:	bf00      	nop
 8008238:	3714      	adds	r7, #20
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr
 8008242:	bf00      	nop
 8008244:	20004024 	.word	0x20004024
 8008248:	2000402c 	.word	0x2000402c

0800824c <__errno>:
 800824c:	4b01      	ldr	r3, [pc, #4]	; (8008254 <__errno+0x8>)
 800824e:	6818      	ldr	r0, [r3, #0]
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	20000010 	.word	0x20000010

08008258 <__libc_init_array>:
 8008258:	b570      	push	{r4, r5, r6, lr}
 800825a:	4d0d      	ldr	r5, [pc, #52]	; (8008290 <__libc_init_array+0x38>)
 800825c:	4c0d      	ldr	r4, [pc, #52]	; (8008294 <__libc_init_array+0x3c>)
 800825e:	1b64      	subs	r4, r4, r5
 8008260:	10a4      	asrs	r4, r4, #2
 8008262:	2600      	movs	r6, #0
 8008264:	42a6      	cmp	r6, r4
 8008266:	d109      	bne.n	800827c <__libc_init_array+0x24>
 8008268:	4d0b      	ldr	r5, [pc, #44]	; (8008298 <__libc_init_array+0x40>)
 800826a:	4c0c      	ldr	r4, [pc, #48]	; (800829c <__libc_init_array+0x44>)
 800826c:	f000 ffe2 	bl	8009234 <_init>
 8008270:	1b64      	subs	r4, r4, r5
 8008272:	10a4      	asrs	r4, r4, #2
 8008274:	2600      	movs	r6, #0
 8008276:	42a6      	cmp	r6, r4
 8008278:	d105      	bne.n	8008286 <__libc_init_array+0x2e>
 800827a:	bd70      	pop	{r4, r5, r6, pc}
 800827c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008280:	4798      	blx	r3
 8008282:	3601      	adds	r6, #1
 8008284:	e7ee      	b.n	8008264 <__libc_init_array+0xc>
 8008286:	f855 3b04 	ldr.w	r3, [r5], #4
 800828a:	4798      	blx	r3
 800828c:	3601      	adds	r6, #1
 800828e:	e7f2      	b.n	8008276 <__libc_init_array+0x1e>
 8008290:	08009380 	.word	0x08009380
 8008294:	08009380 	.word	0x08009380
 8008298:	08009380 	.word	0x08009380
 800829c:	08009384 	.word	0x08009384

080082a0 <memcpy>:
 80082a0:	440a      	add	r2, r1
 80082a2:	4291      	cmp	r1, r2
 80082a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80082a8:	d100      	bne.n	80082ac <memcpy+0xc>
 80082aa:	4770      	bx	lr
 80082ac:	b510      	push	{r4, lr}
 80082ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082b6:	4291      	cmp	r1, r2
 80082b8:	d1f9      	bne.n	80082ae <memcpy+0xe>
 80082ba:	bd10      	pop	{r4, pc}

080082bc <memset>:
 80082bc:	4402      	add	r2, r0
 80082be:	4603      	mov	r3, r0
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d100      	bne.n	80082c6 <memset+0xa>
 80082c4:	4770      	bx	lr
 80082c6:	f803 1b01 	strb.w	r1, [r3], #1
 80082ca:	e7f9      	b.n	80082c0 <memset+0x4>

080082cc <pow>:
 80082cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082d0:	ec59 8b10 	vmov	r8, r9, d0
 80082d4:	ec57 6b11 	vmov	r6, r7, d1
 80082d8:	f000 f8a6 	bl	8008428 <__ieee754_pow>
 80082dc:	4b4e      	ldr	r3, [pc, #312]	; (8008418 <pow+0x14c>)
 80082de:	f993 3000 	ldrsb.w	r3, [r3]
 80082e2:	3301      	adds	r3, #1
 80082e4:	ec55 4b10 	vmov	r4, r5, d0
 80082e8:	d015      	beq.n	8008316 <pow+0x4a>
 80082ea:	4632      	mov	r2, r6
 80082ec:	463b      	mov	r3, r7
 80082ee:	4630      	mov	r0, r6
 80082f0:	4639      	mov	r1, r7
 80082f2:	f7f8 fbc3 	bl	8000a7c <__aeabi_dcmpun>
 80082f6:	b970      	cbnz	r0, 8008316 <pow+0x4a>
 80082f8:	4642      	mov	r2, r8
 80082fa:	464b      	mov	r3, r9
 80082fc:	4640      	mov	r0, r8
 80082fe:	4649      	mov	r1, r9
 8008300:	f7f8 fbbc 	bl	8000a7c <__aeabi_dcmpun>
 8008304:	2200      	movs	r2, #0
 8008306:	2300      	movs	r3, #0
 8008308:	b148      	cbz	r0, 800831e <pow+0x52>
 800830a:	4630      	mov	r0, r6
 800830c:	4639      	mov	r1, r7
 800830e:	f7f8 fb83 	bl	8000a18 <__aeabi_dcmpeq>
 8008312:	2800      	cmp	r0, #0
 8008314:	d17d      	bne.n	8008412 <pow+0x146>
 8008316:	ec45 4b10 	vmov	d0, r4, r5
 800831a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800831e:	4640      	mov	r0, r8
 8008320:	4649      	mov	r1, r9
 8008322:	f7f8 fb79 	bl	8000a18 <__aeabi_dcmpeq>
 8008326:	b1e0      	cbz	r0, 8008362 <pow+0x96>
 8008328:	2200      	movs	r2, #0
 800832a:	2300      	movs	r3, #0
 800832c:	4630      	mov	r0, r6
 800832e:	4639      	mov	r1, r7
 8008330:	f7f8 fb72 	bl	8000a18 <__aeabi_dcmpeq>
 8008334:	2800      	cmp	r0, #0
 8008336:	d16c      	bne.n	8008412 <pow+0x146>
 8008338:	ec47 6b10 	vmov	d0, r6, r7
 800833c:	f000 fe53 	bl	8008fe6 <finite>
 8008340:	2800      	cmp	r0, #0
 8008342:	d0e8      	beq.n	8008316 <pow+0x4a>
 8008344:	2200      	movs	r2, #0
 8008346:	2300      	movs	r3, #0
 8008348:	4630      	mov	r0, r6
 800834a:	4639      	mov	r1, r7
 800834c:	f7f8 fb6e 	bl	8000a2c <__aeabi_dcmplt>
 8008350:	2800      	cmp	r0, #0
 8008352:	d0e0      	beq.n	8008316 <pow+0x4a>
 8008354:	f7ff ff7a 	bl	800824c <__errno>
 8008358:	2321      	movs	r3, #33	; 0x21
 800835a:	6003      	str	r3, [r0, #0]
 800835c:	2400      	movs	r4, #0
 800835e:	4d2f      	ldr	r5, [pc, #188]	; (800841c <pow+0x150>)
 8008360:	e7d9      	b.n	8008316 <pow+0x4a>
 8008362:	ec45 4b10 	vmov	d0, r4, r5
 8008366:	f000 fe3e 	bl	8008fe6 <finite>
 800836a:	bbb8      	cbnz	r0, 80083dc <pow+0x110>
 800836c:	ec49 8b10 	vmov	d0, r8, r9
 8008370:	f000 fe39 	bl	8008fe6 <finite>
 8008374:	b390      	cbz	r0, 80083dc <pow+0x110>
 8008376:	ec47 6b10 	vmov	d0, r6, r7
 800837a:	f000 fe34 	bl	8008fe6 <finite>
 800837e:	b368      	cbz	r0, 80083dc <pow+0x110>
 8008380:	4622      	mov	r2, r4
 8008382:	462b      	mov	r3, r5
 8008384:	4620      	mov	r0, r4
 8008386:	4629      	mov	r1, r5
 8008388:	f7f8 fb78 	bl	8000a7c <__aeabi_dcmpun>
 800838c:	b160      	cbz	r0, 80083a8 <pow+0xdc>
 800838e:	f7ff ff5d 	bl	800824c <__errno>
 8008392:	2321      	movs	r3, #33	; 0x21
 8008394:	6003      	str	r3, [r0, #0]
 8008396:	2200      	movs	r2, #0
 8008398:	2300      	movs	r3, #0
 800839a:	4610      	mov	r0, r2
 800839c:	4619      	mov	r1, r3
 800839e:	f7f8 f9fd 	bl	800079c <__aeabi_ddiv>
 80083a2:	4604      	mov	r4, r0
 80083a4:	460d      	mov	r5, r1
 80083a6:	e7b6      	b.n	8008316 <pow+0x4a>
 80083a8:	f7ff ff50 	bl	800824c <__errno>
 80083ac:	2322      	movs	r3, #34	; 0x22
 80083ae:	6003      	str	r3, [r0, #0]
 80083b0:	2200      	movs	r2, #0
 80083b2:	2300      	movs	r3, #0
 80083b4:	4640      	mov	r0, r8
 80083b6:	4649      	mov	r1, r9
 80083b8:	f7f8 fb38 	bl	8000a2c <__aeabi_dcmplt>
 80083bc:	2400      	movs	r4, #0
 80083be:	b158      	cbz	r0, 80083d8 <pow+0x10c>
 80083c0:	ec47 6b10 	vmov	d0, r6, r7
 80083c4:	f000 fe24 	bl	8009010 <rint>
 80083c8:	4632      	mov	r2, r6
 80083ca:	ec51 0b10 	vmov	r0, r1, d0
 80083ce:	463b      	mov	r3, r7
 80083d0:	f7f8 fb22 	bl	8000a18 <__aeabi_dcmpeq>
 80083d4:	2800      	cmp	r0, #0
 80083d6:	d0c2      	beq.n	800835e <pow+0x92>
 80083d8:	4d11      	ldr	r5, [pc, #68]	; (8008420 <pow+0x154>)
 80083da:	e79c      	b.n	8008316 <pow+0x4a>
 80083dc:	2200      	movs	r2, #0
 80083de:	2300      	movs	r3, #0
 80083e0:	4620      	mov	r0, r4
 80083e2:	4629      	mov	r1, r5
 80083e4:	f7f8 fb18 	bl	8000a18 <__aeabi_dcmpeq>
 80083e8:	2800      	cmp	r0, #0
 80083ea:	d094      	beq.n	8008316 <pow+0x4a>
 80083ec:	ec49 8b10 	vmov	d0, r8, r9
 80083f0:	f000 fdf9 	bl	8008fe6 <finite>
 80083f4:	2800      	cmp	r0, #0
 80083f6:	d08e      	beq.n	8008316 <pow+0x4a>
 80083f8:	ec47 6b10 	vmov	d0, r6, r7
 80083fc:	f000 fdf3 	bl	8008fe6 <finite>
 8008400:	2800      	cmp	r0, #0
 8008402:	d088      	beq.n	8008316 <pow+0x4a>
 8008404:	f7ff ff22 	bl	800824c <__errno>
 8008408:	2322      	movs	r3, #34	; 0x22
 800840a:	6003      	str	r3, [r0, #0]
 800840c:	2400      	movs	r4, #0
 800840e:	2500      	movs	r5, #0
 8008410:	e781      	b.n	8008316 <pow+0x4a>
 8008412:	4d04      	ldr	r5, [pc, #16]	; (8008424 <pow+0x158>)
 8008414:	2400      	movs	r4, #0
 8008416:	e77e      	b.n	8008316 <pow+0x4a>
 8008418:	20000074 	.word	0x20000074
 800841c:	fff00000 	.word	0xfff00000
 8008420:	7ff00000 	.word	0x7ff00000
 8008424:	3ff00000 	.word	0x3ff00000

08008428 <__ieee754_pow>:
 8008428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842c:	ed2d 8b06 	vpush	{d8-d10}
 8008430:	b08d      	sub	sp, #52	; 0x34
 8008432:	ed8d 1b02 	vstr	d1, [sp, #8]
 8008436:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800843a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800843e:	ea56 0100 	orrs.w	r1, r6, r0
 8008442:	ec53 2b10 	vmov	r2, r3, d0
 8008446:	f000 84d1 	beq.w	8008dec <__ieee754_pow+0x9c4>
 800844a:	497f      	ldr	r1, [pc, #508]	; (8008648 <__ieee754_pow+0x220>)
 800844c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8008450:	428c      	cmp	r4, r1
 8008452:	ee10 8a10 	vmov	r8, s0
 8008456:	4699      	mov	r9, r3
 8008458:	dc09      	bgt.n	800846e <__ieee754_pow+0x46>
 800845a:	d103      	bne.n	8008464 <__ieee754_pow+0x3c>
 800845c:	b97a      	cbnz	r2, 800847e <__ieee754_pow+0x56>
 800845e:	42a6      	cmp	r6, r4
 8008460:	dd02      	ble.n	8008468 <__ieee754_pow+0x40>
 8008462:	e00c      	b.n	800847e <__ieee754_pow+0x56>
 8008464:	428e      	cmp	r6, r1
 8008466:	dc02      	bgt.n	800846e <__ieee754_pow+0x46>
 8008468:	428e      	cmp	r6, r1
 800846a:	d110      	bne.n	800848e <__ieee754_pow+0x66>
 800846c:	b178      	cbz	r0, 800848e <__ieee754_pow+0x66>
 800846e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008472:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008476:	ea54 0308 	orrs.w	r3, r4, r8
 800847a:	f000 84b7 	beq.w	8008dec <__ieee754_pow+0x9c4>
 800847e:	4873      	ldr	r0, [pc, #460]	; (800864c <__ieee754_pow+0x224>)
 8008480:	b00d      	add	sp, #52	; 0x34
 8008482:	ecbd 8b06 	vpop	{d8-d10}
 8008486:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848a:	f000 bdb9 	b.w	8009000 <nan>
 800848e:	f1b9 0f00 	cmp.w	r9, #0
 8008492:	da36      	bge.n	8008502 <__ieee754_pow+0xda>
 8008494:	496e      	ldr	r1, [pc, #440]	; (8008650 <__ieee754_pow+0x228>)
 8008496:	428e      	cmp	r6, r1
 8008498:	dc51      	bgt.n	800853e <__ieee754_pow+0x116>
 800849a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800849e:	428e      	cmp	r6, r1
 80084a0:	f340 84af 	ble.w	8008e02 <__ieee754_pow+0x9da>
 80084a4:	1531      	asrs	r1, r6, #20
 80084a6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80084aa:	2914      	cmp	r1, #20
 80084ac:	dd0f      	ble.n	80084ce <__ieee754_pow+0xa6>
 80084ae:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 80084b2:	fa20 fc01 	lsr.w	ip, r0, r1
 80084b6:	fa0c f101 	lsl.w	r1, ip, r1
 80084ba:	4281      	cmp	r1, r0
 80084bc:	f040 84a1 	bne.w	8008e02 <__ieee754_pow+0x9da>
 80084c0:	f00c 0c01 	and.w	ip, ip, #1
 80084c4:	f1cc 0102 	rsb	r1, ip, #2
 80084c8:	9100      	str	r1, [sp, #0]
 80084ca:	b180      	cbz	r0, 80084ee <__ieee754_pow+0xc6>
 80084cc:	e059      	b.n	8008582 <__ieee754_pow+0x15a>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	d155      	bne.n	800857e <__ieee754_pow+0x156>
 80084d2:	f1c1 0114 	rsb	r1, r1, #20
 80084d6:	fa46 fc01 	asr.w	ip, r6, r1
 80084da:	fa0c f101 	lsl.w	r1, ip, r1
 80084de:	42b1      	cmp	r1, r6
 80084e0:	f040 848c 	bne.w	8008dfc <__ieee754_pow+0x9d4>
 80084e4:	f00c 0c01 	and.w	ip, ip, #1
 80084e8:	f1cc 0102 	rsb	r1, ip, #2
 80084ec:	9100      	str	r1, [sp, #0]
 80084ee:	4959      	ldr	r1, [pc, #356]	; (8008654 <__ieee754_pow+0x22c>)
 80084f0:	428e      	cmp	r6, r1
 80084f2:	d12d      	bne.n	8008550 <__ieee754_pow+0x128>
 80084f4:	2f00      	cmp	r7, #0
 80084f6:	da79      	bge.n	80085ec <__ieee754_pow+0x1c4>
 80084f8:	4956      	ldr	r1, [pc, #344]	; (8008654 <__ieee754_pow+0x22c>)
 80084fa:	2000      	movs	r0, #0
 80084fc:	f7f8 f94e 	bl	800079c <__aeabi_ddiv>
 8008500:	e016      	b.n	8008530 <__ieee754_pow+0x108>
 8008502:	2100      	movs	r1, #0
 8008504:	9100      	str	r1, [sp, #0]
 8008506:	2800      	cmp	r0, #0
 8008508:	d13b      	bne.n	8008582 <__ieee754_pow+0x15a>
 800850a:	494f      	ldr	r1, [pc, #316]	; (8008648 <__ieee754_pow+0x220>)
 800850c:	428e      	cmp	r6, r1
 800850e:	d1ee      	bne.n	80084ee <__ieee754_pow+0xc6>
 8008510:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008514:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008518:	ea53 0308 	orrs.w	r3, r3, r8
 800851c:	f000 8466 	beq.w	8008dec <__ieee754_pow+0x9c4>
 8008520:	4b4d      	ldr	r3, [pc, #308]	; (8008658 <__ieee754_pow+0x230>)
 8008522:	429c      	cmp	r4, r3
 8008524:	dd0d      	ble.n	8008542 <__ieee754_pow+0x11a>
 8008526:	2f00      	cmp	r7, #0
 8008528:	f280 8464 	bge.w	8008df4 <__ieee754_pow+0x9cc>
 800852c:	2000      	movs	r0, #0
 800852e:	2100      	movs	r1, #0
 8008530:	ec41 0b10 	vmov	d0, r0, r1
 8008534:	b00d      	add	sp, #52	; 0x34
 8008536:	ecbd 8b06 	vpop	{d8-d10}
 800853a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800853e:	2102      	movs	r1, #2
 8008540:	e7e0      	b.n	8008504 <__ieee754_pow+0xdc>
 8008542:	2f00      	cmp	r7, #0
 8008544:	daf2      	bge.n	800852c <__ieee754_pow+0x104>
 8008546:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800854a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800854e:	e7ef      	b.n	8008530 <__ieee754_pow+0x108>
 8008550:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8008554:	d104      	bne.n	8008560 <__ieee754_pow+0x138>
 8008556:	4610      	mov	r0, r2
 8008558:	4619      	mov	r1, r3
 800855a:	f7f7 fff5 	bl	8000548 <__aeabi_dmul>
 800855e:	e7e7      	b.n	8008530 <__ieee754_pow+0x108>
 8008560:	493e      	ldr	r1, [pc, #248]	; (800865c <__ieee754_pow+0x234>)
 8008562:	428f      	cmp	r7, r1
 8008564:	d10d      	bne.n	8008582 <__ieee754_pow+0x15a>
 8008566:	f1b9 0f00 	cmp.w	r9, #0
 800856a:	db0a      	blt.n	8008582 <__ieee754_pow+0x15a>
 800856c:	ec43 2b10 	vmov	d0, r2, r3
 8008570:	b00d      	add	sp, #52	; 0x34
 8008572:	ecbd 8b06 	vpop	{d8-d10}
 8008576:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800857a:	f000 bc77 	b.w	8008e6c <__ieee754_sqrt>
 800857e:	2100      	movs	r1, #0
 8008580:	9100      	str	r1, [sp, #0]
 8008582:	ec43 2b10 	vmov	d0, r2, r3
 8008586:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800858a:	f000 fd23 	bl	8008fd4 <fabs>
 800858e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008592:	ec51 0b10 	vmov	r0, r1, d0
 8008596:	f1b8 0f00 	cmp.w	r8, #0
 800859a:	d12a      	bne.n	80085f2 <__ieee754_pow+0x1ca>
 800859c:	b12c      	cbz	r4, 80085aa <__ieee754_pow+0x182>
 800859e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8008654 <__ieee754_pow+0x22c>
 80085a2:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 80085a6:	45e6      	cmp	lr, ip
 80085a8:	d123      	bne.n	80085f2 <__ieee754_pow+0x1ca>
 80085aa:	2f00      	cmp	r7, #0
 80085ac:	da05      	bge.n	80085ba <__ieee754_pow+0x192>
 80085ae:	4602      	mov	r2, r0
 80085b0:	460b      	mov	r3, r1
 80085b2:	2000      	movs	r0, #0
 80085b4:	4927      	ldr	r1, [pc, #156]	; (8008654 <__ieee754_pow+0x22c>)
 80085b6:	f7f8 f8f1 	bl	800079c <__aeabi_ddiv>
 80085ba:	f1b9 0f00 	cmp.w	r9, #0
 80085be:	dab7      	bge.n	8008530 <__ieee754_pow+0x108>
 80085c0:	9b00      	ldr	r3, [sp, #0]
 80085c2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80085c6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80085ca:	4323      	orrs	r3, r4
 80085cc:	d108      	bne.n	80085e0 <__ieee754_pow+0x1b8>
 80085ce:	4602      	mov	r2, r0
 80085d0:	460b      	mov	r3, r1
 80085d2:	4610      	mov	r0, r2
 80085d4:	4619      	mov	r1, r3
 80085d6:	f7f7 fdff 	bl	80001d8 <__aeabi_dsub>
 80085da:	4602      	mov	r2, r0
 80085dc:	460b      	mov	r3, r1
 80085de:	e78d      	b.n	80084fc <__ieee754_pow+0xd4>
 80085e0:	9b00      	ldr	r3, [sp, #0]
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d1a4      	bne.n	8008530 <__ieee754_pow+0x108>
 80085e6:	4602      	mov	r2, r0
 80085e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80085ec:	4610      	mov	r0, r2
 80085ee:	4619      	mov	r1, r3
 80085f0:	e79e      	b.n	8008530 <__ieee754_pow+0x108>
 80085f2:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 80085f6:	f10c 35ff 	add.w	r5, ip, #4294967295
 80085fa:	950a      	str	r5, [sp, #40]	; 0x28
 80085fc:	9d00      	ldr	r5, [sp, #0]
 80085fe:	46ac      	mov	ip, r5
 8008600:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008602:	ea5c 0505 	orrs.w	r5, ip, r5
 8008606:	d0e4      	beq.n	80085d2 <__ieee754_pow+0x1aa>
 8008608:	4b15      	ldr	r3, [pc, #84]	; (8008660 <__ieee754_pow+0x238>)
 800860a:	429e      	cmp	r6, r3
 800860c:	f340 80fc 	ble.w	8008808 <__ieee754_pow+0x3e0>
 8008610:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008614:	429e      	cmp	r6, r3
 8008616:	4b10      	ldr	r3, [pc, #64]	; (8008658 <__ieee754_pow+0x230>)
 8008618:	dd07      	ble.n	800862a <__ieee754_pow+0x202>
 800861a:	429c      	cmp	r4, r3
 800861c:	dc0a      	bgt.n	8008634 <__ieee754_pow+0x20c>
 800861e:	2f00      	cmp	r7, #0
 8008620:	da84      	bge.n	800852c <__ieee754_pow+0x104>
 8008622:	a307      	add	r3, pc, #28	; (adr r3, 8008640 <__ieee754_pow+0x218>)
 8008624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008628:	e795      	b.n	8008556 <__ieee754_pow+0x12e>
 800862a:	429c      	cmp	r4, r3
 800862c:	dbf7      	blt.n	800861e <__ieee754_pow+0x1f6>
 800862e:	4b09      	ldr	r3, [pc, #36]	; (8008654 <__ieee754_pow+0x22c>)
 8008630:	429c      	cmp	r4, r3
 8008632:	dd17      	ble.n	8008664 <__ieee754_pow+0x23c>
 8008634:	2f00      	cmp	r7, #0
 8008636:	dcf4      	bgt.n	8008622 <__ieee754_pow+0x1fa>
 8008638:	e778      	b.n	800852c <__ieee754_pow+0x104>
 800863a:	bf00      	nop
 800863c:	f3af 8000 	nop.w
 8008640:	8800759c 	.word	0x8800759c
 8008644:	7e37e43c 	.word	0x7e37e43c
 8008648:	7ff00000 	.word	0x7ff00000
 800864c:	08009334 	.word	0x08009334
 8008650:	433fffff 	.word	0x433fffff
 8008654:	3ff00000 	.word	0x3ff00000
 8008658:	3fefffff 	.word	0x3fefffff
 800865c:	3fe00000 	.word	0x3fe00000
 8008660:	41e00000 	.word	0x41e00000
 8008664:	4b64      	ldr	r3, [pc, #400]	; (80087f8 <__ieee754_pow+0x3d0>)
 8008666:	2200      	movs	r2, #0
 8008668:	f7f7 fdb6 	bl	80001d8 <__aeabi_dsub>
 800866c:	a356      	add	r3, pc, #344	; (adr r3, 80087c8 <__ieee754_pow+0x3a0>)
 800866e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008672:	4604      	mov	r4, r0
 8008674:	460d      	mov	r5, r1
 8008676:	f7f7 ff67 	bl	8000548 <__aeabi_dmul>
 800867a:	a355      	add	r3, pc, #340	; (adr r3, 80087d0 <__ieee754_pow+0x3a8>)
 800867c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008680:	4606      	mov	r6, r0
 8008682:	460f      	mov	r7, r1
 8008684:	4620      	mov	r0, r4
 8008686:	4629      	mov	r1, r5
 8008688:	f7f7 ff5e 	bl	8000548 <__aeabi_dmul>
 800868c:	4b5b      	ldr	r3, [pc, #364]	; (80087fc <__ieee754_pow+0x3d4>)
 800868e:	4682      	mov	sl, r0
 8008690:	468b      	mov	fp, r1
 8008692:	2200      	movs	r2, #0
 8008694:	4620      	mov	r0, r4
 8008696:	4629      	mov	r1, r5
 8008698:	f7f7 ff56 	bl	8000548 <__aeabi_dmul>
 800869c:	4602      	mov	r2, r0
 800869e:	460b      	mov	r3, r1
 80086a0:	a14d      	add	r1, pc, #308	; (adr r1, 80087d8 <__ieee754_pow+0x3b0>)
 80086a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086a6:	f7f7 fd97 	bl	80001d8 <__aeabi_dsub>
 80086aa:	4622      	mov	r2, r4
 80086ac:	462b      	mov	r3, r5
 80086ae:	f7f7 ff4b 	bl	8000548 <__aeabi_dmul>
 80086b2:	4602      	mov	r2, r0
 80086b4:	460b      	mov	r3, r1
 80086b6:	2000      	movs	r0, #0
 80086b8:	4951      	ldr	r1, [pc, #324]	; (8008800 <__ieee754_pow+0x3d8>)
 80086ba:	f7f7 fd8d 	bl	80001d8 <__aeabi_dsub>
 80086be:	4622      	mov	r2, r4
 80086c0:	4680      	mov	r8, r0
 80086c2:	4689      	mov	r9, r1
 80086c4:	462b      	mov	r3, r5
 80086c6:	4620      	mov	r0, r4
 80086c8:	4629      	mov	r1, r5
 80086ca:	f7f7 ff3d 	bl	8000548 <__aeabi_dmul>
 80086ce:	4602      	mov	r2, r0
 80086d0:	460b      	mov	r3, r1
 80086d2:	4640      	mov	r0, r8
 80086d4:	4649      	mov	r1, r9
 80086d6:	f7f7 ff37 	bl	8000548 <__aeabi_dmul>
 80086da:	a341      	add	r3, pc, #260	; (adr r3, 80087e0 <__ieee754_pow+0x3b8>)
 80086dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e0:	f7f7 ff32 	bl	8000548 <__aeabi_dmul>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	4650      	mov	r0, sl
 80086ea:	4659      	mov	r1, fp
 80086ec:	f7f7 fd74 	bl	80001d8 <__aeabi_dsub>
 80086f0:	4602      	mov	r2, r0
 80086f2:	460b      	mov	r3, r1
 80086f4:	4680      	mov	r8, r0
 80086f6:	4689      	mov	r9, r1
 80086f8:	4630      	mov	r0, r6
 80086fa:	4639      	mov	r1, r7
 80086fc:	f7f7 fd6e 	bl	80001dc <__adddf3>
 8008700:	2400      	movs	r4, #0
 8008702:	4632      	mov	r2, r6
 8008704:	463b      	mov	r3, r7
 8008706:	4620      	mov	r0, r4
 8008708:	460d      	mov	r5, r1
 800870a:	f7f7 fd65 	bl	80001d8 <__aeabi_dsub>
 800870e:	4602      	mov	r2, r0
 8008710:	460b      	mov	r3, r1
 8008712:	4640      	mov	r0, r8
 8008714:	4649      	mov	r1, r9
 8008716:	f7f7 fd5f 	bl	80001d8 <__aeabi_dsub>
 800871a:	9b00      	ldr	r3, [sp, #0]
 800871c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800871e:	3b01      	subs	r3, #1
 8008720:	4313      	orrs	r3, r2
 8008722:	4682      	mov	sl, r0
 8008724:	468b      	mov	fp, r1
 8008726:	f040 81f1 	bne.w	8008b0c <__ieee754_pow+0x6e4>
 800872a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 80087e8 <__ieee754_pow+0x3c0>
 800872e:	eeb0 8a47 	vmov.f32	s16, s14
 8008732:	eef0 8a67 	vmov.f32	s17, s15
 8008736:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800873a:	2600      	movs	r6, #0
 800873c:	4632      	mov	r2, r6
 800873e:	463b      	mov	r3, r7
 8008740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008744:	f7f7 fd48 	bl	80001d8 <__aeabi_dsub>
 8008748:	4622      	mov	r2, r4
 800874a:	462b      	mov	r3, r5
 800874c:	f7f7 fefc 	bl	8000548 <__aeabi_dmul>
 8008750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008754:	4680      	mov	r8, r0
 8008756:	4689      	mov	r9, r1
 8008758:	4650      	mov	r0, sl
 800875a:	4659      	mov	r1, fp
 800875c:	f7f7 fef4 	bl	8000548 <__aeabi_dmul>
 8008760:	4602      	mov	r2, r0
 8008762:	460b      	mov	r3, r1
 8008764:	4640      	mov	r0, r8
 8008766:	4649      	mov	r1, r9
 8008768:	f7f7 fd38 	bl	80001dc <__adddf3>
 800876c:	4632      	mov	r2, r6
 800876e:	463b      	mov	r3, r7
 8008770:	4680      	mov	r8, r0
 8008772:	4689      	mov	r9, r1
 8008774:	4620      	mov	r0, r4
 8008776:	4629      	mov	r1, r5
 8008778:	f7f7 fee6 	bl	8000548 <__aeabi_dmul>
 800877c:	460b      	mov	r3, r1
 800877e:	4604      	mov	r4, r0
 8008780:	460d      	mov	r5, r1
 8008782:	4602      	mov	r2, r0
 8008784:	4649      	mov	r1, r9
 8008786:	4640      	mov	r0, r8
 8008788:	f7f7 fd28 	bl	80001dc <__adddf3>
 800878c:	4b1d      	ldr	r3, [pc, #116]	; (8008804 <__ieee754_pow+0x3dc>)
 800878e:	4299      	cmp	r1, r3
 8008790:	ec45 4b19 	vmov	d9, r4, r5
 8008794:	4606      	mov	r6, r0
 8008796:	460f      	mov	r7, r1
 8008798:	468b      	mov	fp, r1
 800879a:	f340 82fe 	ble.w	8008d9a <__ieee754_pow+0x972>
 800879e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80087a2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80087a6:	4303      	orrs	r3, r0
 80087a8:	f000 81f0 	beq.w	8008b8c <__ieee754_pow+0x764>
 80087ac:	a310      	add	r3, pc, #64	; (adr r3, 80087f0 <__ieee754_pow+0x3c8>)
 80087ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b2:	ec51 0b18 	vmov	r0, r1, d8
 80087b6:	f7f7 fec7 	bl	8000548 <__aeabi_dmul>
 80087ba:	a30d      	add	r3, pc, #52	; (adr r3, 80087f0 <__ieee754_pow+0x3c8>)
 80087bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c0:	e6cb      	b.n	800855a <__ieee754_pow+0x132>
 80087c2:	bf00      	nop
 80087c4:	f3af 8000 	nop.w
 80087c8:	60000000 	.word	0x60000000
 80087cc:	3ff71547 	.word	0x3ff71547
 80087d0:	f85ddf44 	.word	0xf85ddf44
 80087d4:	3e54ae0b 	.word	0x3e54ae0b
 80087d8:	55555555 	.word	0x55555555
 80087dc:	3fd55555 	.word	0x3fd55555
 80087e0:	652b82fe 	.word	0x652b82fe
 80087e4:	3ff71547 	.word	0x3ff71547
 80087e8:	00000000 	.word	0x00000000
 80087ec:	bff00000 	.word	0xbff00000
 80087f0:	8800759c 	.word	0x8800759c
 80087f4:	7e37e43c 	.word	0x7e37e43c
 80087f8:	3ff00000 	.word	0x3ff00000
 80087fc:	3fd00000 	.word	0x3fd00000
 8008800:	3fe00000 	.word	0x3fe00000
 8008804:	408fffff 	.word	0x408fffff
 8008808:	4bd7      	ldr	r3, [pc, #860]	; (8008b68 <__ieee754_pow+0x740>)
 800880a:	ea03 0309 	and.w	r3, r3, r9
 800880e:	2200      	movs	r2, #0
 8008810:	b92b      	cbnz	r3, 800881e <__ieee754_pow+0x3f6>
 8008812:	4bd6      	ldr	r3, [pc, #856]	; (8008b6c <__ieee754_pow+0x744>)
 8008814:	f7f7 fe98 	bl	8000548 <__aeabi_dmul>
 8008818:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800881c:	460c      	mov	r4, r1
 800881e:	1523      	asrs	r3, r4, #20
 8008820:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008824:	4413      	add	r3, r2
 8008826:	9309      	str	r3, [sp, #36]	; 0x24
 8008828:	4bd1      	ldr	r3, [pc, #836]	; (8008b70 <__ieee754_pow+0x748>)
 800882a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800882e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008832:	429c      	cmp	r4, r3
 8008834:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008838:	dd08      	ble.n	800884c <__ieee754_pow+0x424>
 800883a:	4bce      	ldr	r3, [pc, #824]	; (8008b74 <__ieee754_pow+0x74c>)
 800883c:	429c      	cmp	r4, r3
 800883e:	f340 8163 	ble.w	8008b08 <__ieee754_pow+0x6e0>
 8008842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008844:	3301      	adds	r3, #1
 8008846:	9309      	str	r3, [sp, #36]	; 0x24
 8008848:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800884c:	2400      	movs	r4, #0
 800884e:	00e3      	lsls	r3, r4, #3
 8008850:	930b      	str	r3, [sp, #44]	; 0x2c
 8008852:	4bc9      	ldr	r3, [pc, #804]	; (8008b78 <__ieee754_pow+0x750>)
 8008854:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008858:	ed93 7b00 	vldr	d7, [r3]
 800885c:	4629      	mov	r1, r5
 800885e:	ec53 2b17 	vmov	r2, r3, d7
 8008862:	eeb0 8a47 	vmov.f32	s16, s14
 8008866:	eef0 8a67 	vmov.f32	s17, s15
 800886a:	4682      	mov	sl, r0
 800886c:	f7f7 fcb4 	bl	80001d8 <__aeabi_dsub>
 8008870:	4652      	mov	r2, sl
 8008872:	4606      	mov	r6, r0
 8008874:	460f      	mov	r7, r1
 8008876:	462b      	mov	r3, r5
 8008878:	ec51 0b18 	vmov	r0, r1, d8
 800887c:	f7f7 fcae 	bl	80001dc <__adddf3>
 8008880:	4602      	mov	r2, r0
 8008882:	460b      	mov	r3, r1
 8008884:	2000      	movs	r0, #0
 8008886:	49bd      	ldr	r1, [pc, #756]	; (8008b7c <__ieee754_pow+0x754>)
 8008888:	f7f7 ff88 	bl	800079c <__aeabi_ddiv>
 800888c:	ec41 0b19 	vmov	d9, r0, r1
 8008890:	4602      	mov	r2, r0
 8008892:	460b      	mov	r3, r1
 8008894:	4630      	mov	r0, r6
 8008896:	4639      	mov	r1, r7
 8008898:	f7f7 fe56 	bl	8000548 <__aeabi_dmul>
 800889c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80088a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80088a8:	2300      	movs	r3, #0
 80088aa:	9304      	str	r3, [sp, #16]
 80088ac:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80088b0:	46ab      	mov	fp, r5
 80088b2:	106d      	asrs	r5, r5, #1
 80088b4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80088b8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80088bc:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80088c0:	2200      	movs	r2, #0
 80088c2:	4640      	mov	r0, r8
 80088c4:	4649      	mov	r1, r9
 80088c6:	4614      	mov	r4, r2
 80088c8:	461d      	mov	r5, r3
 80088ca:	f7f7 fe3d 	bl	8000548 <__aeabi_dmul>
 80088ce:	4602      	mov	r2, r0
 80088d0:	460b      	mov	r3, r1
 80088d2:	4630      	mov	r0, r6
 80088d4:	4639      	mov	r1, r7
 80088d6:	f7f7 fc7f 	bl	80001d8 <__aeabi_dsub>
 80088da:	ec53 2b18 	vmov	r2, r3, d8
 80088de:	4606      	mov	r6, r0
 80088e0:	460f      	mov	r7, r1
 80088e2:	4620      	mov	r0, r4
 80088e4:	4629      	mov	r1, r5
 80088e6:	f7f7 fc77 	bl	80001d8 <__aeabi_dsub>
 80088ea:	4602      	mov	r2, r0
 80088ec:	460b      	mov	r3, r1
 80088ee:	4650      	mov	r0, sl
 80088f0:	4659      	mov	r1, fp
 80088f2:	f7f7 fc71 	bl	80001d8 <__aeabi_dsub>
 80088f6:	4642      	mov	r2, r8
 80088f8:	464b      	mov	r3, r9
 80088fa:	f7f7 fe25 	bl	8000548 <__aeabi_dmul>
 80088fe:	4602      	mov	r2, r0
 8008900:	460b      	mov	r3, r1
 8008902:	4630      	mov	r0, r6
 8008904:	4639      	mov	r1, r7
 8008906:	f7f7 fc67 	bl	80001d8 <__aeabi_dsub>
 800890a:	ec53 2b19 	vmov	r2, r3, d9
 800890e:	f7f7 fe1b 	bl	8000548 <__aeabi_dmul>
 8008912:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008916:	ec41 0b18 	vmov	d8, r0, r1
 800891a:	4610      	mov	r0, r2
 800891c:	4619      	mov	r1, r3
 800891e:	f7f7 fe13 	bl	8000548 <__aeabi_dmul>
 8008922:	a37d      	add	r3, pc, #500	; (adr r3, 8008b18 <__ieee754_pow+0x6f0>)
 8008924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008928:	4604      	mov	r4, r0
 800892a:	460d      	mov	r5, r1
 800892c:	f7f7 fe0c 	bl	8000548 <__aeabi_dmul>
 8008930:	a37b      	add	r3, pc, #492	; (adr r3, 8008b20 <__ieee754_pow+0x6f8>)
 8008932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008936:	f7f7 fc51 	bl	80001dc <__adddf3>
 800893a:	4622      	mov	r2, r4
 800893c:	462b      	mov	r3, r5
 800893e:	f7f7 fe03 	bl	8000548 <__aeabi_dmul>
 8008942:	a379      	add	r3, pc, #484	; (adr r3, 8008b28 <__ieee754_pow+0x700>)
 8008944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008948:	f7f7 fc48 	bl	80001dc <__adddf3>
 800894c:	4622      	mov	r2, r4
 800894e:	462b      	mov	r3, r5
 8008950:	f7f7 fdfa 	bl	8000548 <__aeabi_dmul>
 8008954:	a376      	add	r3, pc, #472	; (adr r3, 8008b30 <__ieee754_pow+0x708>)
 8008956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895a:	f7f7 fc3f 	bl	80001dc <__adddf3>
 800895e:	4622      	mov	r2, r4
 8008960:	462b      	mov	r3, r5
 8008962:	f7f7 fdf1 	bl	8000548 <__aeabi_dmul>
 8008966:	a374      	add	r3, pc, #464	; (adr r3, 8008b38 <__ieee754_pow+0x710>)
 8008968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896c:	f7f7 fc36 	bl	80001dc <__adddf3>
 8008970:	4622      	mov	r2, r4
 8008972:	462b      	mov	r3, r5
 8008974:	f7f7 fde8 	bl	8000548 <__aeabi_dmul>
 8008978:	a371      	add	r3, pc, #452	; (adr r3, 8008b40 <__ieee754_pow+0x718>)
 800897a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800897e:	f7f7 fc2d 	bl	80001dc <__adddf3>
 8008982:	4622      	mov	r2, r4
 8008984:	4606      	mov	r6, r0
 8008986:	460f      	mov	r7, r1
 8008988:	462b      	mov	r3, r5
 800898a:	4620      	mov	r0, r4
 800898c:	4629      	mov	r1, r5
 800898e:	f7f7 fddb 	bl	8000548 <__aeabi_dmul>
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	4630      	mov	r0, r6
 8008998:	4639      	mov	r1, r7
 800899a:	f7f7 fdd5 	bl	8000548 <__aeabi_dmul>
 800899e:	4642      	mov	r2, r8
 80089a0:	4604      	mov	r4, r0
 80089a2:	460d      	mov	r5, r1
 80089a4:	464b      	mov	r3, r9
 80089a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089aa:	f7f7 fc17 	bl	80001dc <__adddf3>
 80089ae:	ec53 2b18 	vmov	r2, r3, d8
 80089b2:	f7f7 fdc9 	bl	8000548 <__aeabi_dmul>
 80089b6:	4622      	mov	r2, r4
 80089b8:	462b      	mov	r3, r5
 80089ba:	f7f7 fc0f 	bl	80001dc <__adddf3>
 80089be:	4642      	mov	r2, r8
 80089c0:	4682      	mov	sl, r0
 80089c2:	468b      	mov	fp, r1
 80089c4:	464b      	mov	r3, r9
 80089c6:	4640      	mov	r0, r8
 80089c8:	4649      	mov	r1, r9
 80089ca:	f7f7 fdbd 	bl	8000548 <__aeabi_dmul>
 80089ce:	4b6c      	ldr	r3, [pc, #432]	; (8008b80 <__ieee754_pow+0x758>)
 80089d0:	2200      	movs	r2, #0
 80089d2:	4606      	mov	r6, r0
 80089d4:	460f      	mov	r7, r1
 80089d6:	f7f7 fc01 	bl	80001dc <__adddf3>
 80089da:	4652      	mov	r2, sl
 80089dc:	465b      	mov	r3, fp
 80089de:	f7f7 fbfd 	bl	80001dc <__adddf3>
 80089e2:	9c04      	ldr	r4, [sp, #16]
 80089e4:	460d      	mov	r5, r1
 80089e6:	4622      	mov	r2, r4
 80089e8:	460b      	mov	r3, r1
 80089ea:	4640      	mov	r0, r8
 80089ec:	4649      	mov	r1, r9
 80089ee:	f7f7 fdab 	bl	8000548 <__aeabi_dmul>
 80089f2:	4b63      	ldr	r3, [pc, #396]	; (8008b80 <__ieee754_pow+0x758>)
 80089f4:	4680      	mov	r8, r0
 80089f6:	4689      	mov	r9, r1
 80089f8:	2200      	movs	r2, #0
 80089fa:	4620      	mov	r0, r4
 80089fc:	4629      	mov	r1, r5
 80089fe:	f7f7 fbeb 	bl	80001d8 <__aeabi_dsub>
 8008a02:	4632      	mov	r2, r6
 8008a04:	463b      	mov	r3, r7
 8008a06:	f7f7 fbe7 	bl	80001d8 <__aeabi_dsub>
 8008a0a:	4602      	mov	r2, r0
 8008a0c:	460b      	mov	r3, r1
 8008a0e:	4650      	mov	r0, sl
 8008a10:	4659      	mov	r1, fp
 8008a12:	f7f7 fbe1 	bl	80001d8 <__aeabi_dsub>
 8008a16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a1a:	f7f7 fd95 	bl	8000548 <__aeabi_dmul>
 8008a1e:	4622      	mov	r2, r4
 8008a20:	4606      	mov	r6, r0
 8008a22:	460f      	mov	r7, r1
 8008a24:	462b      	mov	r3, r5
 8008a26:	ec51 0b18 	vmov	r0, r1, d8
 8008a2a:	f7f7 fd8d 	bl	8000548 <__aeabi_dmul>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	460b      	mov	r3, r1
 8008a32:	4630      	mov	r0, r6
 8008a34:	4639      	mov	r1, r7
 8008a36:	f7f7 fbd1 	bl	80001dc <__adddf3>
 8008a3a:	4606      	mov	r6, r0
 8008a3c:	460f      	mov	r7, r1
 8008a3e:	4602      	mov	r2, r0
 8008a40:	460b      	mov	r3, r1
 8008a42:	4640      	mov	r0, r8
 8008a44:	4649      	mov	r1, r9
 8008a46:	f7f7 fbc9 	bl	80001dc <__adddf3>
 8008a4a:	9c04      	ldr	r4, [sp, #16]
 8008a4c:	a33e      	add	r3, pc, #248	; (adr r3, 8008b48 <__ieee754_pow+0x720>)
 8008a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a52:	4620      	mov	r0, r4
 8008a54:	460d      	mov	r5, r1
 8008a56:	f7f7 fd77 	bl	8000548 <__aeabi_dmul>
 8008a5a:	4642      	mov	r2, r8
 8008a5c:	ec41 0b18 	vmov	d8, r0, r1
 8008a60:	464b      	mov	r3, r9
 8008a62:	4620      	mov	r0, r4
 8008a64:	4629      	mov	r1, r5
 8008a66:	f7f7 fbb7 	bl	80001d8 <__aeabi_dsub>
 8008a6a:	4602      	mov	r2, r0
 8008a6c:	460b      	mov	r3, r1
 8008a6e:	4630      	mov	r0, r6
 8008a70:	4639      	mov	r1, r7
 8008a72:	f7f7 fbb1 	bl	80001d8 <__aeabi_dsub>
 8008a76:	a336      	add	r3, pc, #216	; (adr r3, 8008b50 <__ieee754_pow+0x728>)
 8008a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7c:	f7f7 fd64 	bl	8000548 <__aeabi_dmul>
 8008a80:	a335      	add	r3, pc, #212	; (adr r3, 8008b58 <__ieee754_pow+0x730>)
 8008a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a86:	4606      	mov	r6, r0
 8008a88:	460f      	mov	r7, r1
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	4629      	mov	r1, r5
 8008a8e:	f7f7 fd5b 	bl	8000548 <__aeabi_dmul>
 8008a92:	4602      	mov	r2, r0
 8008a94:	460b      	mov	r3, r1
 8008a96:	4630      	mov	r0, r6
 8008a98:	4639      	mov	r1, r7
 8008a9a:	f7f7 fb9f 	bl	80001dc <__adddf3>
 8008a9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008aa0:	4b38      	ldr	r3, [pc, #224]	; (8008b84 <__ieee754_pow+0x75c>)
 8008aa2:	4413      	add	r3, r2
 8008aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa8:	f7f7 fb98 	bl	80001dc <__adddf3>
 8008aac:	4682      	mov	sl, r0
 8008aae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ab0:	468b      	mov	fp, r1
 8008ab2:	f7f7 fcdf 	bl	8000474 <__aeabi_i2d>
 8008ab6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ab8:	4b33      	ldr	r3, [pc, #204]	; (8008b88 <__ieee754_pow+0x760>)
 8008aba:	4413      	add	r3, r2
 8008abc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ac0:	4606      	mov	r6, r0
 8008ac2:	460f      	mov	r7, r1
 8008ac4:	4652      	mov	r2, sl
 8008ac6:	465b      	mov	r3, fp
 8008ac8:	ec51 0b18 	vmov	r0, r1, d8
 8008acc:	f7f7 fb86 	bl	80001dc <__adddf3>
 8008ad0:	4642      	mov	r2, r8
 8008ad2:	464b      	mov	r3, r9
 8008ad4:	f7f7 fb82 	bl	80001dc <__adddf3>
 8008ad8:	4632      	mov	r2, r6
 8008ada:	463b      	mov	r3, r7
 8008adc:	f7f7 fb7e 	bl	80001dc <__adddf3>
 8008ae0:	9c04      	ldr	r4, [sp, #16]
 8008ae2:	4632      	mov	r2, r6
 8008ae4:	463b      	mov	r3, r7
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	460d      	mov	r5, r1
 8008aea:	f7f7 fb75 	bl	80001d8 <__aeabi_dsub>
 8008aee:	4642      	mov	r2, r8
 8008af0:	464b      	mov	r3, r9
 8008af2:	f7f7 fb71 	bl	80001d8 <__aeabi_dsub>
 8008af6:	ec53 2b18 	vmov	r2, r3, d8
 8008afa:	f7f7 fb6d 	bl	80001d8 <__aeabi_dsub>
 8008afe:	4602      	mov	r2, r0
 8008b00:	460b      	mov	r3, r1
 8008b02:	4650      	mov	r0, sl
 8008b04:	4659      	mov	r1, fp
 8008b06:	e606      	b.n	8008716 <__ieee754_pow+0x2ee>
 8008b08:	2401      	movs	r4, #1
 8008b0a:	e6a0      	b.n	800884e <__ieee754_pow+0x426>
 8008b0c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8008b60 <__ieee754_pow+0x738>
 8008b10:	e60d      	b.n	800872e <__ieee754_pow+0x306>
 8008b12:	bf00      	nop
 8008b14:	f3af 8000 	nop.w
 8008b18:	4a454eef 	.word	0x4a454eef
 8008b1c:	3fca7e28 	.word	0x3fca7e28
 8008b20:	93c9db65 	.word	0x93c9db65
 8008b24:	3fcd864a 	.word	0x3fcd864a
 8008b28:	a91d4101 	.word	0xa91d4101
 8008b2c:	3fd17460 	.word	0x3fd17460
 8008b30:	518f264d 	.word	0x518f264d
 8008b34:	3fd55555 	.word	0x3fd55555
 8008b38:	db6fabff 	.word	0xdb6fabff
 8008b3c:	3fdb6db6 	.word	0x3fdb6db6
 8008b40:	33333303 	.word	0x33333303
 8008b44:	3fe33333 	.word	0x3fe33333
 8008b48:	e0000000 	.word	0xe0000000
 8008b4c:	3feec709 	.word	0x3feec709
 8008b50:	dc3a03fd 	.word	0xdc3a03fd
 8008b54:	3feec709 	.word	0x3feec709
 8008b58:	145b01f5 	.word	0x145b01f5
 8008b5c:	be3e2fe0 	.word	0xbe3e2fe0
 8008b60:	00000000 	.word	0x00000000
 8008b64:	3ff00000 	.word	0x3ff00000
 8008b68:	7ff00000 	.word	0x7ff00000
 8008b6c:	43400000 	.word	0x43400000
 8008b70:	0003988e 	.word	0x0003988e
 8008b74:	000bb679 	.word	0x000bb679
 8008b78:	08009338 	.word	0x08009338
 8008b7c:	3ff00000 	.word	0x3ff00000
 8008b80:	40080000 	.word	0x40080000
 8008b84:	08009358 	.word	0x08009358
 8008b88:	08009348 	.word	0x08009348
 8008b8c:	a3b5      	add	r3, pc, #724	; (adr r3, 8008e64 <__ieee754_pow+0xa3c>)
 8008b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b92:	4640      	mov	r0, r8
 8008b94:	4649      	mov	r1, r9
 8008b96:	f7f7 fb21 	bl	80001dc <__adddf3>
 8008b9a:	4622      	mov	r2, r4
 8008b9c:	ec41 0b1a 	vmov	d10, r0, r1
 8008ba0:	462b      	mov	r3, r5
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	4639      	mov	r1, r7
 8008ba6:	f7f7 fb17 	bl	80001d8 <__aeabi_dsub>
 8008baa:	4602      	mov	r2, r0
 8008bac:	460b      	mov	r3, r1
 8008bae:	ec51 0b1a 	vmov	r0, r1, d10
 8008bb2:	f7f7 ff59 	bl	8000a68 <__aeabi_dcmpgt>
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	f47f adf8 	bne.w	80087ac <__ieee754_pow+0x384>
 8008bbc:	4aa4      	ldr	r2, [pc, #656]	; (8008e50 <__ieee754_pow+0xa28>)
 8008bbe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	f340 810b 	ble.w	8008dde <__ieee754_pow+0x9b6>
 8008bc8:	151b      	asrs	r3, r3, #20
 8008bca:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008bce:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008bd2:	fa4a f303 	asr.w	r3, sl, r3
 8008bd6:	445b      	add	r3, fp
 8008bd8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008bdc:	4e9d      	ldr	r6, [pc, #628]	; (8008e54 <__ieee754_pow+0xa2c>)
 8008bde:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008be2:	4116      	asrs	r6, r2
 8008be4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008be8:	2000      	movs	r0, #0
 8008bea:	ea23 0106 	bic.w	r1, r3, r6
 8008bee:	f1c2 0214 	rsb	r2, r2, #20
 8008bf2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008bf6:	fa4a fa02 	asr.w	sl, sl, r2
 8008bfa:	f1bb 0f00 	cmp.w	fp, #0
 8008bfe:	4602      	mov	r2, r0
 8008c00:	460b      	mov	r3, r1
 8008c02:	4620      	mov	r0, r4
 8008c04:	4629      	mov	r1, r5
 8008c06:	bfb8      	it	lt
 8008c08:	f1ca 0a00 	rsblt	sl, sl, #0
 8008c0c:	f7f7 fae4 	bl	80001d8 <__aeabi_dsub>
 8008c10:	ec41 0b19 	vmov	d9, r0, r1
 8008c14:	4642      	mov	r2, r8
 8008c16:	464b      	mov	r3, r9
 8008c18:	ec51 0b19 	vmov	r0, r1, d9
 8008c1c:	f7f7 fade 	bl	80001dc <__adddf3>
 8008c20:	2400      	movs	r4, #0
 8008c22:	a379      	add	r3, pc, #484	; (adr r3, 8008e08 <__ieee754_pow+0x9e0>)
 8008c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c28:	4620      	mov	r0, r4
 8008c2a:	460d      	mov	r5, r1
 8008c2c:	f7f7 fc8c 	bl	8000548 <__aeabi_dmul>
 8008c30:	ec53 2b19 	vmov	r2, r3, d9
 8008c34:	4606      	mov	r6, r0
 8008c36:	460f      	mov	r7, r1
 8008c38:	4620      	mov	r0, r4
 8008c3a:	4629      	mov	r1, r5
 8008c3c:	f7f7 facc 	bl	80001d8 <__aeabi_dsub>
 8008c40:	4602      	mov	r2, r0
 8008c42:	460b      	mov	r3, r1
 8008c44:	4640      	mov	r0, r8
 8008c46:	4649      	mov	r1, r9
 8008c48:	f7f7 fac6 	bl	80001d8 <__aeabi_dsub>
 8008c4c:	a370      	add	r3, pc, #448	; (adr r3, 8008e10 <__ieee754_pow+0x9e8>)
 8008c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c52:	f7f7 fc79 	bl	8000548 <__aeabi_dmul>
 8008c56:	a370      	add	r3, pc, #448	; (adr r3, 8008e18 <__ieee754_pow+0x9f0>)
 8008c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5c:	4680      	mov	r8, r0
 8008c5e:	4689      	mov	r9, r1
 8008c60:	4620      	mov	r0, r4
 8008c62:	4629      	mov	r1, r5
 8008c64:	f7f7 fc70 	bl	8000548 <__aeabi_dmul>
 8008c68:	4602      	mov	r2, r0
 8008c6a:	460b      	mov	r3, r1
 8008c6c:	4640      	mov	r0, r8
 8008c6e:	4649      	mov	r1, r9
 8008c70:	f7f7 fab4 	bl	80001dc <__adddf3>
 8008c74:	4604      	mov	r4, r0
 8008c76:	460d      	mov	r5, r1
 8008c78:	4602      	mov	r2, r0
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	4630      	mov	r0, r6
 8008c7e:	4639      	mov	r1, r7
 8008c80:	f7f7 faac 	bl	80001dc <__adddf3>
 8008c84:	4632      	mov	r2, r6
 8008c86:	463b      	mov	r3, r7
 8008c88:	4680      	mov	r8, r0
 8008c8a:	4689      	mov	r9, r1
 8008c8c:	f7f7 faa4 	bl	80001d8 <__aeabi_dsub>
 8008c90:	4602      	mov	r2, r0
 8008c92:	460b      	mov	r3, r1
 8008c94:	4620      	mov	r0, r4
 8008c96:	4629      	mov	r1, r5
 8008c98:	f7f7 fa9e 	bl	80001d8 <__aeabi_dsub>
 8008c9c:	4642      	mov	r2, r8
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	460f      	mov	r7, r1
 8008ca2:	464b      	mov	r3, r9
 8008ca4:	4640      	mov	r0, r8
 8008ca6:	4649      	mov	r1, r9
 8008ca8:	f7f7 fc4e 	bl	8000548 <__aeabi_dmul>
 8008cac:	a35c      	add	r3, pc, #368	; (adr r3, 8008e20 <__ieee754_pow+0x9f8>)
 8008cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	460d      	mov	r5, r1
 8008cb6:	f7f7 fc47 	bl	8000548 <__aeabi_dmul>
 8008cba:	a35b      	add	r3, pc, #364	; (adr r3, 8008e28 <__ieee754_pow+0xa00>)
 8008cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc0:	f7f7 fa8a 	bl	80001d8 <__aeabi_dsub>
 8008cc4:	4622      	mov	r2, r4
 8008cc6:	462b      	mov	r3, r5
 8008cc8:	f7f7 fc3e 	bl	8000548 <__aeabi_dmul>
 8008ccc:	a358      	add	r3, pc, #352	; (adr r3, 8008e30 <__ieee754_pow+0xa08>)
 8008cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd2:	f7f7 fa83 	bl	80001dc <__adddf3>
 8008cd6:	4622      	mov	r2, r4
 8008cd8:	462b      	mov	r3, r5
 8008cda:	f7f7 fc35 	bl	8000548 <__aeabi_dmul>
 8008cde:	a356      	add	r3, pc, #344	; (adr r3, 8008e38 <__ieee754_pow+0xa10>)
 8008ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce4:	f7f7 fa78 	bl	80001d8 <__aeabi_dsub>
 8008ce8:	4622      	mov	r2, r4
 8008cea:	462b      	mov	r3, r5
 8008cec:	f7f7 fc2c 	bl	8000548 <__aeabi_dmul>
 8008cf0:	a353      	add	r3, pc, #332	; (adr r3, 8008e40 <__ieee754_pow+0xa18>)
 8008cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf6:	f7f7 fa71 	bl	80001dc <__adddf3>
 8008cfa:	4622      	mov	r2, r4
 8008cfc:	462b      	mov	r3, r5
 8008cfe:	f7f7 fc23 	bl	8000548 <__aeabi_dmul>
 8008d02:	4602      	mov	r2, r0
 8008d04:	460b      	mov	r3, r1
 8008d06:	4640      	mov	r0, r8
 8008d08:	4649      	mov	r1, r9
 8008d0a:	f7f7 fa65 	bl	80001d8 <__aeabi_dsub>
 8008d0e:	4604      	mov	r4, r0
 8008d10:	460d      	mov	r5, r1
 8008d12:	4602      	mov	r2, r0
 8008d14:	460b      	mov	r3, r1
 8008d16:	4640      	mov	r0, r8
 8008d18:	4649      	mov	r1, r9
 8008d1a:	f7f7 fc15 	bl	8000548 <__aeabi_dmul>
 8008d1e:	2200      	movs	r2, #0
 8008d20:	ec41 0b19 	vmov	d9, r0, r1
 8008d24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008d28:	4620      	mov	r0, r4
 8008d2a:	4629      	mov	r1, r5
 8008d2c:	f7f7 fa54 	bl	80001d8 <__aeabi_dsub>
 8008d30:	4602      	mov	r2, r0
 8008d32:	460b      	mov	r3, r1
 8008d34:	ec51 0b19 	vmov	r0, r1, d9
 8008d38:	f7f7 fd30 	bl	800079c <__aeabi_ddiv>
 8008d3c:	4632      	mov	r2, r6
 8008d3e:	4604      	mov	r4, r0
 8008d40:	460d      	mov	r5, r1
 8008d42:	463b      	mov	r3, r7
 8008d44:	4640      	mov	r0, r8
 8008d46:	4649      	mov	r1, r9
 8008d48:	f7f7 fbfe 	bl	8000548 <__aeabi_dmul>
 8008d4c:	4632      	mov	r2, r6
 8008d4e:	463b      	mov	r3, r7
 8008d50:	f7f7 fa44 	bl	80001dc <__adddf3>
 8008d54:	4602      	mov	r2, r0
 8008d56:	460b      	mov	r3, r1
 8008d58:	4620      	mov	r0, r4
 8008d5a:	4629      	mov	r1, r5
 8008d5c:	f7f7 fa3c 	bl	80001d8 <__aeabi_dsub>
 8008d60:	4642      	mov	r2, r8
 8008d62:	464b      	mov	r3, r9
 8008d64:	f7f7 fa38 	bl	80001d8 <__aeabi_dsub>
 8008d68:	460b      	mov	r3, r1
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	493a      	ldr	r1, [pc, #232]	; (8008e58 <__ieee754_pow+0xa30>)
 8008d6e:	2000      	movs	r0, #0
 8008d70:	f7f7 fa32 	bl	80001d8 <__aeabi_dsub>
 8008d74:	e9cd 0100 	strd	r0, r1, [sp]
 8008d78:	9b01      	ldr	r3, [sp, #4]
 8008d7a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008d7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d82:	da2f      	bge.n	8008de4 <__ieee754_pow+0x9bc>
 8008d84:	4650      	mov	r0, sl
 8008d86:	ed9d 0b00 	vldr	d0, [sp]
 8008d8a:	f000 f9cd 	bl	8009128 <scalbn>
 8008d8e:	ec51 0b10 	vmov	r0, r1, d0
 8008d92:	ec53 2b18 	vmov	r2, r3, d8
 8008d96:	f7ff bbe0 	b.w	800855a <__ieee754_pow+0x132>
 8008d9a:	4b30      	ldr	r3, [pc, #192]	; (8008e5c <__ieee754_pow+0xa34>)
 8008d9c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008da0:	429e      	cmp	r6, r3
 8008da2:	f77f af0b 	ble.w	8008bbc <__ieee754_pow+0x794>
 8008da6:	4b2e      	ldr	r3, [pc, #184]	; (8008e60 <__ieee754_pow+0xa38>)
 8008da8:	440b      	add	r3, r1
 8008daa:	4303      	orrs	r3, r0
 8008dac:	d00b      	beq.n	8008dc6 <__ieee754_pow+0x99e>
 8008dae:	a326      	add	r3, pc, #152	; (adr r3, 8008e48 <__ieee754_pow+0xa20>)
 8008db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db4:	ec51 0b18 	vmov	r0, r1, d8
 8008db8:	f7f7 fbc6 	bl	8000548 <__aeabi_dmul>
 8008dbc:	a322      	add	r3, pc, #136	; (adr r3, 8008e48 <__ieee754_pow+0xa20>)
 8008dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc2:	f7ff bbca 	b.w	800855a <__ieee754_pow+0x132>
 8008dc6:	4622      	mov	r2, r4
 8008dc8:	462b      	mov	r3, r5
 8008dca:	f7f7 fa05 	bl	80001d8 <__aeabi_dsub>
 8008dce:	4642      	mov	r2, r8
 8008dd0:	464b      	mov	r3, r9
 8008dd2:	f7f7 fe3f 	bl	8000a54 <__aeabi_dcmpge>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	f43f aef0 	beq.w	8008bbc <__ieee754_pow+0x794>
 8008ddc:	e7e7      	b.n	8008dae <__ieee754_pow+0x986>
 8008dde:	f04f 0a00 	mov.w	sl, #0
 8008de2:	e717      	b.n	8008c14 <__ieee754_pow+0x7ec>
 8008de4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008de8:	4619      	mov	r1, r3
 8008dea:	e7d2      	b.n	8008d92 <__ieee754_pow+0x96a>
 8008dec:	491a      	ldr	r1, [pc, #104]	; (8008e58 <__ieee754_pow+0xa30>)
 8008dee:	2000      	movs	r0, #0
 8008df0:	f7ff bb9e 	b.w	8008530 <__ieee754_pow+0x108>
 8008df4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008df8:	f7ff bb9a 	b.w	8008530 <__ieee754_pow+0x108>
 8008dfc:	9000      	str	r0, [sp, #0]
 8008dfe:	f7ff bb76 	b.w	80084ee <__ieee754_pow+0xc6>
 8008e02:	2100      	movs	r1, #0
 8008e04:	f7ff bb60 	b.w	80084c8 <__ieee754_pow+0xa0>
 8008e08:	00000000 	.word	0x00000000
 8008e0c:	3fe62e43 	.word	0x3fe62e43
 8008e10:	fefa39ef 	.word	0xfefa39ef
 8008e14:	3fe62e42 	.word	0x3fe62e42
 8008e18:	0ca86c39 	.word	0x0ca86c39
 8008e1c:	be205c61 	.word	0xbe205c61
 8008e20:	72bea4d0 	.word	0x72bea4d0
 8008e24:	3e663769 	.word	0x3e663769
 8008e28:	c5d26bf1 	.word	0xc5d26bf1
 8008e2c:	3ebbbd41 	.word	0x3ebbbd41
 8008e30:	af25de2c 	.word	0xaf25de2c
 8008e34:	3f11566a 	.word	0x3f11566a
 8008e38:	16bebd93 	.word	0x16bebd93
 8008e3c:	3f66c16c 	.word	0x3f66c16c
 8008e40:	5555553e 	.word	0x5555553e
 8008e44:	3fc55555 	.word	0x3fc55555
 8008e48:	c2f8f359 	.word	0xc2f8f359
 8008e4c:	01a56e1f 	.word	0x01a56e1f
 8008e50:	3fe00000 	.word	0x3fe00000
 8008e54:	000fffff 	.word	0x000fffff
 8008e58:	3ff00000 	.word	0x3ff00000
 8008e5c:	4090cbff 	.word	0x4090cbff
 8008e60:	3f6f3400 	.word	0x3f6f3400
 8008e64:	652b82fe 	.word	0x652b82fe
 8008e68:	3c971547 	.word	0x3c971547

08008e6c <__ieee754_sqrt>:
 8008e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e70:	ec55 4b10 	vmov	r4, r5, d0
 8008e74:	4e56      	ldr	r6, [pc, #344]	; (8008fd0 <__ieee754_sqrt+0x164>)
 8008e76:	43ae      	bics	r6, r5
 8008e78:	ee10 0a10 	vmov	r0, s0
 8008e7c:	ee10 3a10 	vmov	r3, s0
 8008e80:	4629      	mov	r1, r5
 8008e82:	462a      	mov	r2, r5
 8008e84:	d110      	bne.n	8008ea8 <__ieee754_sqrt+0x3c>
 8008e86:	ee10 2a10 	vmov	r2, s0
 8008e8a:	462b      	mov	r3, r5
 8008e8c:	f7f7 fb5c 	bl	8000548 <__aeabi_dmul>
 8008e90:	4602      	mov	r2, r0
 8008e92:	460b      	mov	r3, r1
 8008e94:	4620      	mov	r0, r4
 8008e96:	4629      	mov	r1, r5
 8008e98:	f7f7 f9a0 	bl	80001dc <__adddf3>
 8008e9c:	4604      	mov	r4, r0
 8008e9e:	460d      	mov	r5, r1
 8008ea0:	ec45 4b10 	vmov	d0, r4, r5
 8008ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ea8:	2d00      	cmp	r5, #0
 8008eaa:	dc10      	bgt.n	8008ece <__ieee754_sqrt+0x62>
 8008eac:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008eb0:	4330      	orrs	r0, r6
 8008eb2:	d0f5      	beq.n	8008ea0 <__ieee754_sqrt+0x34>
 8008eb4:	b15d      	cbz	r5, 8008ece <__ieee754_sqrt+0x62>
 8008eb6:	ee10 2a10 	vmov	r2, s0
 8008eba:	462b      	mov	r3, r5
 8008ebc:	ee10 0a10 	vmov	r0, s0
 8008ec0:	f7f7 f98a 	bl	80001d8 <__aeabi_dsub>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	460b      	mov	r3, r1
 8008ec8:	f7f7 fc68 	bl	800079c <__aeabi_ddiv>
 8008ecc:	e7e6      	b.n	8008e9c <__ieee754_sqrt+0x30>
 8008ece:	1509      	asrs	r1, r1, #20
 8008ed0:	d076      	beq.n	8008fc0 <__ieee754_sqrt+0x154>
 8008ed2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008ed6:	07ce      	lsls	r6, r1, #31
 8008ed8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8008edc:	bf5e      	ittt	pl
 8008ede:	0fda      	lsrpl	r2, r3, #31
 8008ee0:	005b      	lslpl	r3, r3, #1
 8008ee2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8008ee6:	0fda      	lsrs	r2, r3, #31
 8008ee8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8008eec:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	106d      	asrs	r5, r5, #1
 8008ef4:	005b      	lsls	r3, r3, #1
 8008ef6:	f04f 0e16 	mov.w	lr, #22
 8008efa:	4684      	mov	ip, r0
 8008efc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008f00:	eb0c 0401 	add.w	r4, ip, r1
 8008f04:	4294      	cmp	r4, r2
 8008f06:	bfde      	ittt	le
 8008f08:	1b12      	suble	r2, r2, r4
 8008f0a:	eb04 0c01 	addle.w	ip, r4, r1
 8008f0e:	1840      	addle	r0, r0, r1
 8008f10:	0052      	lsls	r2, r2, #1
 8008f12:	f1be 0e01 	subs.w	lr, lr, #1
 8008f16:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008f1a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008f1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008f22:	d1ed      	bne.n	8008f00 <__ieee754_sqrt+0x94>
 8008f24:	4671      	mov	r1, lr
 8008f26:	2720      	movs	r7, #32
 8008f28:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008f2c:	4562      	cmp	r2, ip
 8008f2e:	eb04 060e 	add.w	r6, r4, lr
 8008f32:	dc02      	bgt.n	8008f3a <__ieee754_sqrt+0xce>
 8008f34:	d113      	bne.n	8008f5e <__ieee754_sqrt+0xf2>
 8008f36:	429e      	cmp	r6, r3
 8008f38:	d811      	bhi.n	8008f5e <__ieee754_sqrt+0xf2>
 8008f3a:	2e00      	cmp	r6, #0
 8008f3c:	eb06 0e04 	add.w	lr, r6, r4
 8008f40:	da43      	bge.n	8008fca <__ieee754_sqrt+0x15e>
 8008f42:	f1be 0f00 	cmp.w	lr, #0
 8008f46:	db40      	blt.n	8008fca <__ieee754_sqrt+0x15e>
 8008f48:	f10c 0801 	add.w	r8, ip, #1
 8008f4c:	eba2 020c 	sub.w	r2, r2, ip
 8008f50:	429e      	cmp	r6, r3
 8008f52:	bf88      	it	hi
 8008f54:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008f58:	1b9b      	subs	r3, r3, r6
 8008f5a:	4421      	add	r1, r4
 8008f5c:	46c4      	mov	ip, r8
 8008f5e:	0052      	lsls	r2, r2, #1
 8008f60:	3f01      	subs	r7, #1
 8008f62:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008f66:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008f6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008f6e:	d1dd      	bne.n	8008f2c <__ieee754_sqrt+0xc0>
 8008f70:	4313      	orrs	r3, r2
 8008f72:	d006      	beq.n	8008f82 <__ieee754_sqrt+0x116>
 8008f74:	1c4c      	adds	r4, r1, #1
 8008f76:	bf13      	iteet	ne
 8008f78:	3101      	addne	r1, #1
 8008f7a:	3001      	addeq	r0, #1
 8008f7c:	4639      	moveq	r1, r7
 8008f7e:	f021 0101 	bicne.w	r1, r1, #1
 8008f82:	1043      	asrs	r3, r0, #1
 8008f84:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008f88:	0849      	lsrs	r1, r1, #1
 8008f8a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008f8e:	07c2      	lsls	r2, r0, #31
 8008f90:	bf48      	it	mi
 8008f92:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8008f96:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8008f9a:	460c      	mov	r4, r1
 8008f9c:	463d      	mov	r5, r7
 8008f9e:	e77f      	b.n	8008ea0 <__ieee754_sqrt+0x34>
 8008fa0:	0ada      	lsrs	r2, r3, #11
 8008fa2:	3815      	subs	r0, #21
 8008fa4:	055b      	lsls	r3, r3, #21
 8008fa6:	2a00      	cmp	r2, #0
 8008fa8:	d0fa      	beq.n	8008fa0 <__ieee754_sqrt+0x134>
 8008faa:	02d7      	lsls	r7, r2, #11
 8008fac:	d50a      	bpl.n	8008fc4 <__ieee754_sqrt+0x158>
 8008fae:	f1c1 0420 	rsb	r4, r1, #32
 8008fb2:	fa23 f404 	lsr.w	r4, r3, r4
 8008fb6:	1e4d      	subs	r5, r1, #1
 8008fb8:	408b      	lsls	r3, r1
 8008fba:	4322      	orrs	r2, r4
 8008fbc:	1b41      	subs	r1, r0, r5
 8008fbe:	e788      	b.n	8008ed2 <__ieee754_sqrt+0x66>
 8008fc0:	4608      	mov	r0, r1
 8008fc2:	e7f0      	b.n	8008fa6 <__ieee754_sqrt+0x13a>
 8008fc4:	0052      	lsls	r2, r2, #1
 8008fc6:	3101      	adds	r1, #1
 8008fc8:	e7ef      	b.n	8008faa <__ieee754_sqrt+0x13e>
 8008fca:	46e0      	mov	r8, ip
 8008fcc:	e7be      	b.n	8008f4c <__ieee754_sqrt+0xe0>
 8008fce:	bf00      	nop
 8008fd0:	7ff00000 	.word	0x7ff00000

08008fd4 <fabs>:
 8008fd4:	ec51 0b10 	vmov	r0, r1, d0
 8008fd8:	ee10 2a10 	vmov	r2, s0
 8008fdc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008fe0:	ec43 2b10 	vmov	d0, r2, r3
 8008fe4:	4770      	bx	lr

08008fe6 <finite>:
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	ed8d 0b00 	vstr	d0, [sp]
 8008fec:	9801      	ldr	r0, [sp, #4]
 8008fee:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008ff2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008ff6:	0fc0      	lsrs	r0, r0, #31
 8008ff8:	b002      	add	sp, #8
 8008ffa:	4770      	bx	lr
 8008ffc:	0000      	movs	r0, r0
	...

08009000 <nan>:
 8009000:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009008 <nan+0x8>
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop
 8009008:	00000000 	.word	0x00000000
 800900c:	7ff80000 	.word	0x7ff80000

08009010 <rint>:
 8009010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009012:	ec51 0b10 	vmov	r0, r1, d0
 8009016:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800901a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800901e:	2e13      	cmp	r6, #19
 8009020:	ee10 4a10 	vmov	r4, s0
 8009024:	460b      	mov	r3, r1
 8009026:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800902a:	dc58      	bgt.n	80090de <rint+0xce>
 800902c:	2e00      	cmp	r6, #0
 800902e:	da2b      	bge.n	8009088 <rint+0x78>
 8009030:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8009034:	4302      	orrs	r2, r0
 8009036:	d023      	beq.n	8009080 <rint+0x70>
 8009038:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800903c:	4302      	orrs	r2, r0
 800903e:	4254      	negs	r4, r2
 8009040:	4314      	orrs	r4, r2
 8009042:	0c4b      	lsrs	r3, r1, #17
 8009044:	0b24      	lsrs	r4, r4, #12
 8009046:	045b      	lsls	r3, r3, #17
 8009048:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800904c:	ea44 0103 	orr.w	r1, r4, r3
 8009050:	4b32      	ldr	r3, [pc, #200]	; (800911c <rint+0x10c>)
 8009052:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009056:	e9d3 6700 	ldrd	r6, r7, [r3]
 800905a:	4602      	mov	r2, r0
 800905c:	460b      	mov	r3, r1
 800905e:	4630      	mov	r0, r6
 8009060:	4639      	mov	r1, r7
 8009062:	f7f7 f8bb 	bl	80001dc <__adddf3>
 8009066:	e9cd 0100 	strd	r0, r1, [sp]
 800906a:	463b      	mov	r3, r7
 800906c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009070:	4632      	mov	r2, r6
 8009072:	f7f7 f8b1 	bl	80001d8 <__aeabi_dsub>
 8009076:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800907a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800907e:	4639      	mov	r1, r7
 8009080:	ec41 0b10 	vmov	d0, r0, r1
 8009084:	b003      	add	sp, #12
 8009086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009088:	4a25      	ldr	r2, [pc, #148]	; (8009120 <rint+0x110>)
 800908a:	4132      	asrs	r2, r6
 800908c:	ea01 0702 	and.w	r7, r1, r2
 8009090:	4307      	orrs	r7, r0
 8009092:	d0f5      	beq.n	8009080 <rint+0x70>
 8009094:	0851      	lsrs	r1, r2, #1
 8009096:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800909a:	4314      	orrs	r4, r2
 800909c:	d00c      	beq.n	80090b8 <rint+0xa8>
 800909e:	ea23 0201 	bic.w	r2, r3, r1
 80090a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80090a6:	2e13      	cmp	r6, #19
 80090a8:	fa43 f606 	asr.w	r6, r3, r6
 80090ac:	bf0c      	ite	eq
 80090ae:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80090b2:	2400      	movne	r4, #0
 80090b4:	ea42 0306 	orr.w	r3, r2, r6
 80090b8:	4918      	ldr	r1, [pc, #96]	; (800911c <rint+0x10c>)
 80090ba:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80090be:	4622      	mov	r2, r4
 80090c0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80090c4:	4620      	mov	r0, r4
 80090c6:	4629      	mov	r1, r5
 80090c8:	f7f7 f888 	bl	80001dc <__adddf3>
 80090cc:	e9cd 0100 	strd	r0, r1, [sp]
 80090d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80090d4:	4622      	mov	r2, r4
 80090d6:	462b      	mov	r3, r5
 80090d8:	f7f7 f87e 	bl	80001d8 <__aeabi_dsub>
 80090dc:	e7d0      	b.n	8009080 <rint+0x70>
 80090de:	2e33      	cmp	r6, #51	; 0x33
 80090e0:	dd07      	ble.n	80090f2 <rint+0xe2>
 80090e2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80090e6:	d1cb      	bne.n	8009080 <rint+0x70>
 80090e8:	ee10 2a10 	vmov	r2, s0
 80090ec:	f7f7 f876 	bl	80001dc <__adddf3>
 80090f0:	e7c6      	b.n	8009080 <rint+0x70>
 80090f2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 80090f6:	f04f 36ff 	mov.w	r6, #4294967295
 80090fa:	40d6      	lsrs	r6, r2
 80090fc:	4230      	tst	r0, r6
 80090fe:	d0bf      	beq.n	8009080 <rint+0x70>
 8009100:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8009104:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8009108:	bf1f      	itttt	ne
 800910a:	ea24 0101 	bicne.w	r1, r4, r1
 800910e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8009112:	fa44 f202 	asrne.w	r2, r4, r2
 8009116:	ea41 0402 	orrne.w	r4, r1, r2
 800911a:	e7cd      	b.n	80090b8 <rint+0xa8>
 800911c:	08009368 	.word	0x08009368
 8009120:	000fffff 	.word	0x000fffff
 8009124:	00000000 	.word	0x00000000

08009128 <scalbn>:
 8009128:	b570      	push	{r4, r5, r6, lr}
 800912a:	ec55 4b10 	vmov	r4, r5, d0
 800912e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009132:	4606      	mov	r6, r0
 8009134:	462b      	mov	r3, r5
 8009136:	b99a      	cbnz	r2, 8009160 <scalbn+0x38>
 8009138:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800913c:	4323      	orrs	r3, r4
 800913e:	d036      	beq.n	80091ae <scalbn+0x86>
 8009140:	4b39      	ldr	r3, [pc, #228]	; (8009228 <scalbn+0x100>)
 8009142:	4629      	mov	r1, r5
 8009144:	ee10 0a10 	vmov	r0, s0
 8009148:	2200      	movs	r2, #0
 800914a:	f7f7 f9fd 	bl	8000548 <__aeabi_dmul>
 800914e:	4b37      	ldr	r3, [pc, #220]	; (800922c <scalbn+0x104>)
 8009150:	429e      	cmp	r6, r3
 8009152:	4604      	mov	r4, r0
 8009154:	460d      	mov	r5, r1
 8009156:	da10      	bge.n	800917a <scalbn+0x52>
 8009158:	a32b      	add	r3, pc, #172	; (adr r3, 8009208 <scalbn+0xe0>)
 800915a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915e:	e03a      	b.n	80091d6 <scalbn+0xae>
 8009160:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009164:	428a      	cmp	r2, r1
 8009166:	d10c      	bne.n	8009182 <scalbn+0x5a>
 8009168:	ee10 2a10 	vmov	r2, s0
 800916c:	4620      	mov	r0, r4
 800916e:	4629      	mov	r1, r5
 8009170:	f7f7 f834 	bl	80001dc <__adddf3>
 8009174:	4604      	mov	r4, r0
 8009176:	460d      	mov	r5, r1
 8009178:	e019      	b.n	80091ae <scalbn+0x86>
 800917a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800917e:	460b      	mov	r3, r1
 8009180:	3a36      	subs	r2, #54	; 0x36
 8009182:	4432      	add	r2, r6
 8009184:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009188:	428a      	cmp	r2, r1
 800918a:	dd08      	ble.n	800919e <scalbn+0x76>
 800918c:	2d00      	cmp	r5, #0
 800918e:	a120      	add	r1, pc, #128	; (adr r1, 8009210 <scalbn+0xe8>)
 8009190:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009194:	da1c      	bge.n	80091d0 <scalbn+0xa8>
 8009196:	a120      	add	r1, pc, #128	; (adr r1, 8009218 <scalbn+0xf0>)
 8009198:	e9d1 0100 	ldrd	r0, r1, [r1]
 800919c:	e018      	b.n	80091d0 <scalbn+0xa8>
 800919e:	2a00      	cmp	r2, #0
 80091a0:	dd08      	ble.n	80091b4 <scalbn+0x8c>
 80091a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80091a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80091aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80091ae:	ec45 4b10 	vmov	d0, r4, r5
 80091b2:	bd70      	pop	{r4, r5, r6, pc}
 80091b4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80091b8:	da19      	bge.n	80091ee <scalbn+0xc6>
 80091ba:	f24c 3350 	movw	r3, #50000	; 0xc350
 80091be:	429e      	cmp	r6, r3
 80091c0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80091c4:	dd0a      	ble.n	80091dc <scalbn+0xb4>
 80091c6:	a112      	add	r1, pc, #72	; (adr r1, 8009210 <scalbn+0xe8>)
 80091c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1e2      	bne.n	8009196 <scalbn+0x6e>
 80091d0:	a30f      	add	r3, pc, #60	; (adr r3, 8009210 <scalbn+0xe8>)
 80091d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d6:	f7f7 f9b7 	bl	8000548 <__aeabi_dmul>
 80091da:	e7cb      	b.n	8009174 <scalbn+0x4c>
 80091dc:	a10a      	add	r1, pc, #40	; (adr r1, 8009208 <scalbn+0xe0>)
 80091de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d0b8      	beq.n	8009158 <scalbn+0x30>
 80091e6:	a10e      	add	r1, pc, #56	; (adr r1, 8009220 <scalbn+0xf8>)
 80091e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091ec:	e7b4      	b.n	8009158 <scalbn+0x30>
 80091ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80091f2:	3236      	adds	r2, #54	; 0x36
 80091f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80091f8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80091fc:	4620      	mov	r0, r4
 80091fe:	4b0c      	ldr	r3, [pc, #48]	; (8009230 <scalbn+0x108>)
 8009200:	2200      	movs	r2, #0
 8009202:	e7e8      	b.n	80091d6 <scalbn+0xae>
 8009204:	f3af 8000 	nop.w
 8009208:	c2f8f359 	.word	0xc2f8f359
 800920c:	01a56e1f 	.word	0x01a56e1f
 8009210:	8800759c 	.word	0x8800759c
 8009214:	7e37e43c 	.word	0x7e37e43c
 8009218:	8800759c 	.word	0x8800759c
 800921c:	fe37e43c 	.word	0xfe37e43c
 8009220:	c2f8f359 	.word	0xc2f8f359
 8009224:	81a56e1f 	.word	0x81a56e1f
 8009228:	43500000 	.word	0x43500000
 800922c:	ffff3cb0 	.word	0xffff3cb0
 8009230:	3c900000 	.word	0x3c900000

08009234 <_init>:
 8009234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009236:	bf00      	nop
 8009238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800923a:	bc08      	pop	{r3}
 800923c:	469e      	mov	lr, r3
 800923e:	4770      	bx	lr

08009240 <_fini>:
 8009240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009242:	bf00      	nop
 8009244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009246:	bc08      	pop	{r3}
 8009248:	469e      	mov	lr, r3
 800924a:	4770      	bx	lr
