{"vcs1":{"timestamp_begin":1765711979.835300487, "rt":8.24, "ut":5.07, "st":1.17}}
{"vcselab":{"timestamp_begin":1765711988.130571188, "rt":2.45, "ut":0.55, "st":0.06}}
{"link":{"timestamp_begin":1765711990.602169505, "rt":0.29, "ut":0.17, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765711979.508365494}
{"VCS_COMP_START_TIME": 1765711979.508365494}
{"VCS_COMP_END_TIME": 1765711990.969697767}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +define+FUNCTIONAL+SIM+GL +notimingchecks hkspi_tb.v +incdir+../synthesis/output +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model -o simv"}
{"vcs1": {"peak_mem": 423404}}
{"vcselab": {"peak_mem": 258520}}
