-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_generic_fmax_float_s is
port (
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    y : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of activation_accelerator_generic_fmax_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal data_fu_54_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_fu_78_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_fu_90_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_exp_fu_66_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln25_fu_102_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_fu_98_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal x_fp_sig_1_fu_74_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln25_1_fu_114_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_1_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fp_sign_fu_58_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fp_sig_fu_168_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal t_fu_178_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ymaggreater_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln39_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_fp_sign_fu_82_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_1_fu_212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_1_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_1_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_2_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_4_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_5_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_1_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_1_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_3_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_6_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_2_fu_304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_2_fu_304_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_2_fu_304_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_2_fu_304_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp_fu_294_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_2_fu_304_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_2_fu_304_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_2_fu_304_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_2_fu_304_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_2_fu_304_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_sparsemux_9_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    sparsemux_9_3_32_1_1_U1783 : component activation_accelerator_sparsemux_9_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 32,
        CASE1 => "010",
        din1_WIDTH => 32,
        CASE2 => "001",
        din2_WIDTH => 32,
        CASE3 => "000",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => res_2_fu_304_p2,
        din1 => y,
        din2 => x,
        din3 => res_2_fu_304_p8,
        def => res_2_fu_304_p9,
        sel => res_2_fu_304_p10,
        dout => res_2_fu_304_p11);




    and_ln18_1_fu_162_p2 <= (icmp_ln18_3_fu_156_p2 and icmp_ln18_2_fu_150_p2);
    and_ln18_2_fu_240_p2 <= (xor_ln25_fu_234_p2 and and_ln18_1_fu_162_p2);
    and_ln18_3_fu_246_p2 <= (and_ln18_fu_144_p2 and and_ln18_2_fu_240_p2);
    and_ln18_4_fu_252_p2 <= (icmp_ln18_3_fu_156_p2 and icmp_ln18_2_fu_150_p2);
    and_ln18_5_fu_264_p2 <= (xor_ln18_fu_258_p2 and and_ln18_fu_144_p2);
    and_ln18_6_fu_288_p2 <= (xor_ln18_1_fu_282_p2 and and_ln18_1_fu_162_p2);
    and_ln18_fu_144_p2 <= (icmp_ln18_fu_132_p2 and icmp_ln18_1_fu_138_p2);
    and_ln25_1_fu_228_p2 <= (icmp_ln25_fu_108_p2 and icmp_ln25_1_fu_120_p2);
    and_ln25_fu_126_p2 <= (icmp_ln25_fu_108_p2 and icmp_ln25_1_fu_120_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= res_2_fu_304_p11;
    data_2_fu_78_p1 <= y;
    data_fu_54_p1 <= x;
    icmp_ln18_1_fu_138_p2 <= "0" when (x_fp_sig_1_fu_74_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_2_fu_150_p2 <= "1" when (y_fp_exp_fu_90_p3 = ap_const_lv8_FF) else "0";
    icmp_ln18_3_fu_156_p2 <= "0" when (y_fp_sig_fu_98_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_fu_132_p2 <= "1" when (x_fp_exp_fu_66_p3 = ap_const_lv8_FF) else "0";
    icmp_ln25_1_fu_120_p2 <= "1" when (or_ln25_1_fu_114_p2 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_108_p2 <= "1" when (or_ln25_fu_102_p2 = ap_const_lv8_0) else "0";
    or_ln18_1_fu_276_p2 <= (and_ln25_fu_126_p2 or and_ln18_fu_144_p2);
    or_ln18_fu_270_p2 <= (and_ln25_fu_126_p2 or and_ln18_5_fu_264_p2);
    or_ln25_1_fu_114_p2 <= (y_fp_sig_fu_98_p1 or x_fp_sig_1_fu_74_p1);
    or_ln25_fu_102_p2 <= (y_fp_exp_fu_90_p3 or x_fp_exp_fu_66_p3);
    res_2_fu_304_p10 <= ((and_ln18_3_fu_246_p2 & or_ln18_fu_270_p2) & and_ln18_6_fu_288_p2);
    res_2_fu_304_p2 <= t_fu_178_p4;
    res_2_fu_304_p8 <= 
        y when (ymaggreater_1_fu_212_p3(0) = '1') else 
        x;
    res_2_fu_304_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    sel_tmp_fu_294_p4 <= ((and_ln18_3_fu_246_p2 & or_ln18_fu_270_p2) & and_ln18_6_fu_288_p2);
    select_ln39_fu_204_p3 <= 
        xor_ln39_fu_198_p2 when (x_fp_sign_fu_58_p3(0) = '1') else 
        ymaggreater_fu_192_p2;
    t_fu_178_p4 <= ((x_fp_sign_fu_58_p3 & ap_const_lv8_FF) & x_fp_sig_fu_168_p4);
    x_fp_exp_fu_66_p3 <= data_fu_54_p1(30 downto 23);
    x_fp_sig_1_fu_74_p1 <= data_fu_54_p1(23 - 1 downto 0);
    
    x_fp_sig_fu_168_p4_proc : process(x_fp_sig_1_fu_74_p1)
    begin
        x_fp_sig_fu_168_p4 <= x_fp_sig_1_fu_74_p1;
        x_fp_sig_fu_168_p4(22) <= ap_const_lv1_1(0);
    end process;

    x_fp_sign_fu_58_p3 <= data_fu_54_p1(31 downto 31);
    xor_ln18_1_fu_282_p2 <= (or_ln18_1_fu_276_p2 xor ap_const_lv1_1);
    xor_ln18_fu_258_p2 <= (ap_const_lv1_1 xor and_ln18_4_fu_252_p2);
    xor_ln25_fu_234_p2 <= (ap_const_lv1_1 xor and_ln25_1_fu_228_p2);
    xor_ln39_fu_198_p2 <= (ymaggreater_fu_192_p2 xor ap_const_lv1_1);
    y_fp_exp_fu_90_p3 <= data_2_fu_78_p1(30 downto 23);
    y_fp_sig_fu_98_p1 <= data_2_fu_78_p1(23 - 1 downto 0);
    y_fp_sign_fu_82_p3 <= data_2_fu_78_p1(31 downto 31);
    ymaggreater_1_fu_212_p3 <= 
        select_ln39_fu_204_p3 when (y_fp_sign_fu_82_p3(0) = '1') else 
        ymaggreater_fu_192_p2;
    ymaggreater_fu_192_p2 <= "1" when (signed(data_fu_54_p1) < signed(data_2_fu_78_p1)) else "0";
end behav;
