// Seed: 1142828665
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    input tri id_5,
    input wand id_6,
    input tri1 id_7,
    output supply0 id_8
);
  assign id_8 = 1;
  assign module_1.type_3 = 0;
  logic [7:0] id_10;
  assign id_8 = 1'b0;
  assign id_10[1] = id_1;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input tri0 id_2,
    output logic id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    input logic id_7,
    input wire id_8,
    input tri id_9,
    output tri0 id_10,
    input tri id_11,
    input wor id_12
);
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      if (1 - id_4)
        if (id_4) begin : LABEL_0
          #1;
          if (id_4) id_3 <= id_7;
        end
    end
  end
  wire id_14;
  wire id_15 = id_15;
  assign id_5 = 1 - id_4;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_1,
      id_1,
      id_1,
      id_11,
      id_4,
      id_0
  );
  wire id_17 = id_14;
endmodule
