// Seed: 4292732008
module module_0 (
    input wire id_0,
    input tri0 id_1
);
  wire id_3;
  assign id_4 = 1;
  id_5(
      1
  );
endmodule
module module_1 (
    input supply1 id_0,
    input uwire   id_1
);
  id_3(
      .id_0(-1'h0),
      .id_1(id_1),
      .id_2({id_0}),
      .id_3(1 | id_1 && (id_0)),
      .id_4(-1 - 1'b0),
      .id_5(id_1),
      .id_6(""),
      .id_7(1),
      .id_8(-1),
      .id_9(-1'h0)
  ); id_4 :
  assert property (@(id_1) id_4);
  module_0 modCall_1 (
      id_4,
      id_0
  );
endmodule
