<dec f='tvm/src/te/schedule/message_passing.h' l='93' type='void tvm::te::PassUpBitMaskOr(const tvm::te::Stage &amp; stage, std::unordered_map&lt;IterVar, int&gt; * p_state, bool allow_missing = false)'/>
<doc f='tvm/src/te/schedule/message_passing.h' l='87'>/*!
 * \brief Upward message passing of bitmask with or relation.
 * \param stage The stage to operate on.
 * \param p_state The index state of each IterVar.
 * \param allow_missing Whether allow missing value.
 */</doc>
<def f='tvm/src/te/schedule/message_passing.cc' l='498' ll='554' type='void tvm::te::PassUpBitMaskOr(const tvm::te::Stage &amp; stage, std::unordered_map&lt;IterVar, int&gt; * p_state, bool allow_missing = false)'/>
<doc f='tvm/src/te/schedule/message_passing.cc' l='497'>// Pass up bit mask with or relation.</doc>
<use f='tvm/src/te/schedule/schedule_dataflow_rewrite.cc' l='775' u='c' c='_ZN3tvm2te8Schedule7rfactorERKNS0_6TensorERKNS_3tir7IterVarEi'/>
