// Seed: 2102998379
macromodule module_0 ();
  assign id_1[1'd0] = id_1;
  wire id_2;
  wire id_3;
  module_2(
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input supply0 id_3
);
  assign id_1 = 1;
  assign id_1 = 1;
  supply0 id_5;
  id_6(
      .id_0(id_5 - id_1)
  );
  wire id_7;
  assign id_5 = id_3;
  module_0();
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9  = 1'b0;
  assign id_11 = 1;
  id_23(
      .id_0(1), .id_1(id_16[1]), .id_2(1), .id_3(1), .id_4(id_5), .id_5(1 == 1), .id_6(1)
  );
endmodule
