Module-level comment: The hps_sdram_p0_reset_sync module synchronizes an asynchronous active-low reset signal with a clock, using a shift register (`reset_reg`). With parameters `RESET_SYNC_STAGES` and `NUM_RESET_OUTPUT`, it controls the depth and width of synchronization. The register captures reset states on clock edges, outputting a stable, synchronized reset signal (`reset_n_sync`).