unsigned long F_1 ( void )\r\n{\r\nunsigned long V_1 = V_2 ;\r\nif ( F_2 ( V_3 ) & 0x40 )\r\nreturn V_1 >> 1 ;\r\nreturn V_1 ;\r\n}\r\nunsigned long F_3 ( void )\r\n{\r\nswitch ( F_2 ( V_3 ) & 0xc ) {\r\ncase 0 :\r\nreturn V_4 ;\r\ncase 4 :\r\nreturn V_2 ;\r\ncase 8 :\r\nreturn V_2 << 1 ;\r\ndefault:\r\nreturn V_2 >> 1 ;\r\n}\r\n}\r\nunsigned long F_4 ( void )\r\n{\r\nunsigned int V_5 = ( F_2 ( V_3 ) >> 7 ) & 3 ;\r\nunsigned long V_6 ;\r\nswitch ( V_5 ) {\r\ncase 1 :\r\nV_6 = V_7 ;\r\nbreak;\r\ncase 2 :\r\nV_6 = V_8 ;\r\nbreak;\r\ncase 3 :\r\nV_6 = V_9 ;\r\nbreak;\r\ndefault:\r\nV_6 = V_10 ;\r\nbreak;\r\n}\r\nreturn V_6 ;\r\n}\r\nunsigned long F_5 ( void )\r\n{\r\nif ( ( ( F_2 ( V_3 ) >> 3 ) & 0x3 ) == 0x2 )\r\nreturn V_11 ;\r\nreturn V_4 ;\r\n}\r\nunsigned long F_6 ( void )\r\n{\r\nunsigned long V_12 = F_5 () ;\r\nif ( F_2 ( V_3 ) & F_7 ( 0 ) )\r\nreturn V_12 / 3 ;\r\nelse\r\nreturn V_12 / 2 ;\r\n}\r\nunsigned long F_8 ( void )\r\n{\r\nif ( F_2 ( V_3 ) & F_7 ( 2 ) )\r\nreturn F_6 () ;\r\nelse\r\nreturn F_5 () ;\r\n}\r\nunsigned long F_9 ( void )\r\n{\r\nunsigned int V_13 ;\r\nunsigned long V_6 ;\r\nV_13 = ( F_2 ( V_14 ) >> 4 ) & 0xf ;\r\nswitch ( V_13 ) {\r\ncase 0 :\r\nV_6 = V_15 ;\r\nbreak;\r\ncase 1 :\r\nV_6 = V_16 ;\r\nbreak;\r\ncase 2 :\r\nV_6 = V_11 ;\r\nbreak;\r\ncase 3 :\r\nV_6 = V_4 ;\r\nbreak;\r\ncase 5 :\r\ncase 6 :\r\nV_6 = V_17 ;\r\nbreak;\r\ncase 7 :\r\nV_6 = V_18 ;\r\nbreak;\r\ncase 4 :\r\ncase 8 :\r\ncase 9 :\r\nV_6 = V_19 ;\r\nbreak;\r\ndefault:\r\nV_6 = 0 ;\r\nbreak;\r\n}\r\nreturn V_6 ;\r\n}\r\nunsigned long F_10 ( void )\r\n{\r\nunsigned int V_20 , V_21 ;\r\nunsigned long V_6 ;\r\nV_21 = F_9 () ;\r\nV_20 = F_2 ( V_14 ) & 0x3 ;\r\nswitch ( V_20 ) {\r\ncase 0 :\r\nV_6 = V_21 ;\r\nbreak;\r\ncase 2 :\r\nV_6 = V_21 / 2 ;\r\nbreak;\r\ncase 3 :\r\nV_6 = ( V_21 * 2 ) / 5 ;\r\nbreak;\r\ncase 4 :\r\nV_6 = V_21 / 3 ;\r\nbreak;\r\ndefault:\r\nV_6 = 0 ;\r\nbreak;\r\n}\r\nreturn V_6 ;\r\n}\r\nunsigned long F_11 ( void )\r\n{\r\nunsigned int V_5 = ( F_2 ( V_3 ) >> 16 ) & 0x7 ;\r\nunsigned long V_6 ;\r\nswitch ( V_5 ) {\r\ncase 0 :\r\nV_6 = V_16 ;\r\nbreak;\r\ncase 1 :\r\nV_6 = V_22 ;\r\nbreak;\r\ncase 2 :\r\nV_6 = V_23 ;\r\nbreak;\r\ndefault:\r\nV_6 = V_16 ;\r\nbreak;\r\n}\r\nreturn V_6 ;\r\n}\r\nunsigned long F_12 ( void )\r\n{\r\nunsigned int V_5 ;\r\nint V_24 = ( F_2 ( V_14 ) >> 8 ) & 0x1 ;\r\nint V_25 = ( F_2 ( V_14 ) >> 4 ) & 0x7 ;\r\nswitch ( V_24 ) {\r\ncase 0 :\r\nV_5 = V_16 ;\r\nbreak;\r\ncase 1 :\r\nV_5 = V_15 ;\r\nbreak;\r\ndefault:\r\nV_5 = V_16 ;\r\nbreak;\r\n}\r\nswitch ( V_25 ) {\r\ncase 0 :\r\nreturn V_5 ;\r\ncase 1 :\r\nreturn V_5 >> 1 ;\r\ncase 2 :\r\nreturn V_5 >> 2 ;\r\ndefault:\r\nreturn V_5 ;\r\n}\r\n}\r\nunsigned long F_13 ( void )\r\n{\r\nint V_26 = ( F_2 ( V_27 ) >> 25 ) & 0xf ;\r\nswitch ( V_26 ) {\r\ncase 1 :\r\nreturn V_28 ;\r\ncase 5 :\r\nreturn V_29 ;\r\ncase 2 :\r\nreturn V_30 ;\r\ncase 6 :\r\nreturn V_19 ;\r\ndefault:\r\nreturn V_19 ;\r\n}\r\n}\r\nunsigned long F_14 ( void )\r\n{\r\nunsigned int V_5 = ( F_2 ( V_3 ) >> 16 ) & 0x7 ;\r\nunsigned long V_6 ;\r\nswitch ( V_5 ) {\r\ncase 1 :\r\nV_6 = V_29 ;\r\nbreak;\r\ncase 4 :\r\nV_6 = V_31 ;\r\nbreak;\r\ndefault:\r\nV_6 = V_29 ;\r\nbreak;\r\n}\r\nreturn V_6 ;\r\n}\r\nunsigned long F_15 ( void )\r\n{\r\nunsigned int V_5 ;\r\nint V_24 = ( ( F_2 ( V_14 ) >> 9 ) & 0x3 ) ;\r\nint V_25 = ( ( F_2 ( V_14 ) >> 4 ) & 0x7 ) ;\r\nswitch ( V_24 ) {\r\ncase 0 :\r\nV_5 = V_15 ;\r\nbreak;\r\ncase 1 :\r\nV_5 = V_32 ;\r\nbreak;\r\ncase 2 :\r\nV_5 = V_33 ;\r\nbreak;\r\ndefault:\r\nV_5 = V_15 ;\r\nbreak;\r\n}\r\nswitch ( V_25 ) {\r\ncase 0 :\r\nreturn V_5 ;\r\ncase 1 :\r\nreturn V_5 >> 1 ;\r\ncase 2 :\r\nreturn V_5 >> 2 ;\r\ndefault:\r\nreturn V_5 ;\r\n}\r\n}\r\nunsigned long F_16 ( void )\r\n{\r\nunsigned int V_5 ;\r\nint V_24 = ( ( F_2 ( V_14 ) >> 9 ) & 0x3 ) ;\r\nint V_25 = ( ( F_2 ( V_14 ) ) & 0x7 ) ;\r\nswitch ( V_24 ) {\r\ncase 0 :\r\nV_5 = V_15 ;\r\nbreak;\r\ncase 1 :\r\nV_5 = V_32 ;\r\nbreak;\r\ncase 2 :\r\nV_5 = V_33 ;\r\nbreak;\r\ndefault:\r\nV_5 = V_15 ;\r\nbreak;\r\n}\r\nswitch ( V_25 ) {\r\ncase 1 :\r\nreturn V_5 >> 1 ;\r\ncase 2 :\r\nreturn V_5 >> 2 ;\r\ndefault:\r\nreturn V_5 >> 1 ;\r\n}\r\n}\r\nunsigned long F_17 ( void )\r\n{\r\nunsigned int V_5 = ( F_2 ( V_3 ) >> 16 ) & 0x7 ;\r\nunsigned long V_6 ;\r\nswitch ( V_5 ) {\r\ncase 1 :\r\nV_6 = V_29 ;\r\nbreak;\r\ncase 2 :\r\nV_6 = V_22 ;\r\nbreak;\r\ncase 4 :\r\nV_6 = V_31 ;\r\nbreak;\r\ndefault:\r\nV_6 = V_29 ;\r\nbreak;\r\n}\r\nreturn V_6 ;\r\n}
