// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.287500,HLS_SYN_LAT=41678,HLS_SYN_TPT=none,HLS_SYN_MEM=22,HLS_SYN_DSP=0,HLS_SYN_FF=230291,HLS_SYN_LUT=189086,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        C_address0,
        C_ce0,
        C_we0,
        C_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [13:0] A_address1;
output   A_ce1;
input  [23:0] A_q1;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [13:0] tmp_address0;
reg    tmp_ce0;
reg    tmp_we0;
wire   [23:0] tmp_q0;
reg    tmp_ce1;
reg    tmp_we1;
wire   [5:0] trunc_ln29_fu_143_p1;
reg   [5:0] trunc_ln29_reg_342;
wire    ap_CS_fsm_state3;
wire  signed [17:0] scale_fu_231_p3;
reg  signed [17:0] scale_reg_348;
wire    ap_CS_fsm_state5;
reg   [0:0] tmp_390_reg_354;
wire   [23:0] scale_1_fu_317_p3;
reg   [23:0] scale_1_reg_360;
wire    ap_CS_fsm_state6;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce0;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce1;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d0;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out_ap_vld;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_d0;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_ce0;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg;
wire   [0:0] icmp_ln29_fu_131_p2;
wire    ap_CS_fsm_state4;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [6:0] j_fu_84;
wire   [6:0] add_ln29_fu_137_p2;
wire   [41:0] mul_ln38_fu_118_p1;
wire  signed [39:0] shl_ln1_fu_156_p3;
wire   [80:0] mul_ln38_fu_118_p2;
wire   [80:0] sub_ln38_fu_169_p2;
wire   [0:0] tmp_1_fu_175_p3;
wire   [16:0] tmp_397_cast_fu_183_p4;
wire   [16:0] tmp_398_cast_fu_203_p4;
wire   [16:0] select_ln38_1_fu_213_p3;
wire   [17:0] zext_ln38_fu_221_p1;
wire   [17:0] sub_ln38_1_fu_225_p2;
wire   [17:0] tmp_398_cast4_fu_193_p4;
wire  signed [39:0] sext_ln38_1_fu_247_p1;
wire   [0:0] tmp_389_fu_261_p3;
wire   [0:0] tmp_388_fu_250_p3;
wire   [0:0] or_ln38_fu_269_p2;
wire   [0:0] xor_ln38_fu_274_p2;
wire   [0:0] and_ln38_2_fu_286_p2;
wire   [0:0] xor_ln38_1_fu_291_p2;
wire   [0:0] and_ln38_fu_280_p2;
wire   [0:0] and_ln38_1_fu_297_p2;
wire   [0:0] or_ln38_1_fu_311_p2;
wire   [23:0] select_ln38_fu_303_p3;
wire  signed [23:0] sext_ln38_2_fu_258_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg = 1'b0;
#0 j_fu_84 = 7'd0;
end

top_kernel_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_address0),
    .ce0(tmp_ce0),
    .we0(tmp_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d0),
    .q0(tmp_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address1),
    .ce1(tmp_ce1),
    .we1(tmp_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d1)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1 grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_ready),
    .A_address0(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address0),
    .A_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address1),
    .A_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce1),
    .A_q1(A_q1),
    .tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address0),
    .tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce0),
    .tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we0),
    .tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d0),
    .tmp_address1(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address1),
    .tmp_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce1),
    .tmp_we1(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we1),
    .tmp_d1(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d1)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5 grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_ready),
    .zext_ln29(trunc_ln29_reg_342),
    .p_out(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out),
    .p_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out_ap_vld),
    .tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_address0),
    .tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_ce0),
    .tmp_q0(tmp_q0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6 grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_ready),
    .zext_ln29(trunc_ln29_reg_342),
    .C_address0(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_address0),
    .C_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_ce0),
    .C_we0(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_we0),
    .C_d0(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_d0),
    .conv7_i(scale_1_reg_360),
    .tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_address0),
    .tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_ce0),
    .tmp_q0(tmp_q0)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U77(
    .din0(shl_ln1_fu_156_p3),
    .din1(mul_ln38_fu_118_p1),
    .dout(mul_ln38_fu_118_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln29_fu_131_p2 == 1'd0))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_84 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln29_fu_131_p2 == 1'd0))) begin
        j_fu_84 <= add_ln29_fu_137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        scale_1_reg_360 <= scale_1_fu_317_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        scale_reg_348 <= scale_fu_231_p3;
        tmp_390_reg_354 <= scale_fu_231_p3[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln29_reg_342 <= trunc_ln29_fu_143_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln29_fu_131_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln29_fu_131_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address0;
    end else begin
        tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce0;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce1;
    end else begin
        tmp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we0;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we1;
    end else begin
        tmp_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln29_fu_131_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address0;

assign A_address1 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address1;

assign A_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce0;

assign A_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce1;

assign C_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_address0;

assign C_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_ce0;

assign C_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_d0;

assign C_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_we0;

assign add_ln29_fu_137_p2 = (j_fu_84 + 7'd1);

assign and_ln38_1_fu_297_p2 = (xor_ln38_1_fu_291_p2 & tmp_388_fu_250_p3);

assign and_ln38_2_fu_286_p2 = (tmp_390_reg_354 & tmp_389_fu_261_p3);

assign and_ln38_fu_280_p2 = (xor_ln38_fu_274_p2 & or_ln38_fu_269_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg;

assign icmp_ln29_fu_131_p2 = ((j_fu_84 == 7'd64) ? 1'b1 : 1'b0);

assign mul_ln38_fu_118_p1 = 81'd1099511758849;

assign or_ln38_1_fu_311_p2 = (and_ln38_fu_280_p2 | and_ln38_1_fu_297_p2);

assign or_ln38_fu_269_p2 = (tmp_390_reg_354 | tmp_389_fu_261_p3);

assign scale_1_fu_317_p3 = ((or_ln38_1_fu_311_p2[0:0] == 1'b1) ? select_ln38_fu_303_p3 : sext_ln38_2_fu_258_p1);

assign scale_fu_231_p3 = ((tmp_1_fu_175_p3[0:0] == 1'b1) ? sub_ln38_1_fu_225_p2 : tmp_398_cast4_fu_193_p4);

assign select_ln38_1_fu_213_p3 = ((tmp_1_fu_175_p3[0:0] == 1'b1) ? tmp_397_cast_fu_183_p4 : tmp_398_cast_fu_203_p4);

assign select_ln38_fu_303_p3 = ((and_ln38_fu_280_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln38_1_fu_247_p1 = scale_reg_348;

assign sext_ln38_2_fu_258_p1 = scale_reg_348;

assign shl_ln1_fu_156_p3 = {{grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out}, {16'd0}};

assign sub_ln38_1_fu_225_p2 = (18'd0 - zext_ln38_fu_221_p1);

assign sub_ln38_fu_169_p2 = (81'd0 - mul_ln38_fu_118_p2);

assign tmp_1_fu_175_p3 = grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out[32'd23];

assign tmp_388_fu_250_p3 = sext_ln38_1_fu_247_p1[32'd39];

assign tmp_389_fu_261_p3 = sext_ln38_1_fu_247_p1[32'd23];

assign tmp_397_cast_fu_183_p4 = {{sub_ln38_fu_169_p2[79:63]}};

assign tmp_398_cast4_fu_193_p4 = {{mul_ln38_fu_118_p2[80:63]}};

assign tmp_398_cast_fu_203_p4 = {{mul_ln38_fu_118_p2[79:63]}};

assign trunc_ln29_fu_143_p1 = j_fu_84[5:0];

assign xor_ln38_1_fu_291_p2 = (1'd1 ^ and_ln38_2_fu_286_p2);

assign xor_ln38_fu_274_p2 = (tmp_388_fu_250_p3 ^ 1'd1);

assign zext_ln38_fu_221_p1 = select_ln38_1_fu_213_p3;

endmodule //top_kernel
