

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Mon May 17 18:11:55 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _LATDbits	set	3980
    49  0000                     _PORTBbits	set	3969
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FD8                     __pcinit:
    55                           	callstack 0
    56  007FD8                     start_initialization:
    57                           	callstack 0
    58  007FD8                     __initialization:
    59                           	callstack 0
    60  007FD8                     end_of_initialization:
    61                           	callstack 0
    62  007FD8                     __end_of__initialization:
    63                           	callstack 0
    64  007FD8  0100               	movlb	0
    65  007FDA  EFEF  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000000                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000000                     
    71                           ; 1 bytes @ 0x0
    72 ;;
    73 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    74 ;;
    75 ;; *************** function _main *****************
    76 ;; Defined at:
    77 ;;		line 25 in file "maincode.c"
    78 ;; Parameters:    Size  Location     Type
    79 ;;		None
    80 ;; Auto vars:     Size  Location     Type
    81 ;;		None
    82 ;; Return value:  Size  Location     Type
    83 ;;                  1    wreg      void 
    84 ;; Registers used:
    85 ;;		cstack
    86 ;; Tracked objects:
    87 ;;		On entry : 0/0
    88 ;;		On exit  : 0/0
    89 ;;		Unchanged: 0/0
    90 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    91 ;;      Params:         0       0       0       0       0       0       0       0       0
    92 ;;      Locals:         0       0       0       0       0       0       0       0       0
    93 ;;      Temps:          0       0       0       0       0       0       0       0       0
    94 ;;      Totals:         0       0       0       0       0       0       0       0       0
    95 ;;Total ram usage:        0 bytes
    96 ;; Hardware stack levels required when called:    1
    97 ;; This function calls:
    98 ;;		_init_conf
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105  007FDE                     __ptext0:
   106                           	callstack 0
   107  007FDE                     _main:
   108                           	callstack 30
   109  007FDE                     
   110                           ;maincode.c: 26:     init_conf();
   111  007FDE  ECEA  F03F         	call	_init_conf	;wreg free
   112  007FE2                     l697:
   113                           
   114                           ;maincode.c: 28:         if (PORTBbits.RB0 == 1) {
   115  007FE2  A081               	btfss	129,0,c	;volatile
   116  007FE4  EFF6  F03F         	goto	u11
   117  007FE8  EFF8  F03F         	goto	u10
   118  007FEC                     u11:
   119  007FEC  EFFB  F03F         	goto	l13
   120  007FF0                     u10:
   121  007FF0                     
   122                           ;maincode.c: 29:             LATDbits.LD0 = 0;
   123  007FF0  908C               	bcf	140,0,c	;volatile
   124                           
   125                           ;maincode.c: 30:         }
   126  007FF2  EFF1  F03F         	goto	l697
   127  007FF6                     l13:
   128                           
   129                           ;maincode.c: 32:             LATDbits.LD0 = 1;
   130  007FF6  808C               	bsf	140,0,c	;volatile
   131  007FF8  EFF1  F03F         	goto	l697
   132  007FFC  EF00  F000         	goto	start
   133  008000                     __end_of_main:
   134                           	callstack 0
   135                           
   136 ;; *************** function _init_conf *****************
   137 ;; Defined at:
   138 ;;		line 19 in file "maincode.c"
   139 ;; Parameters:    Size  Location     Type
   140 ;;		None
   141 ;; Auto vars:     Size  Location     Type
   142 ;;		None
   143 ;; Return value:  Size  Location     Type
   144 ;;                  1    wreg      void 
   145 ;; Registers used:
   146 ;;		None
   147 ;; Tracked objects:
   148 ;;		On entry : 0/0
   149 ;;		On exit  : 0/0
   150 ;;		Unchanged: 0/0
   151 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   152 ;;      Params:         0       0       0       0       0       0       0       0       0
   153 ;;      Locals:         0       0       0       0       0       0       0       0       0
   154 ;;      Temps:          0       0       0       0       0       0       0       0       0
   155 ;;      Totals:         0       0       0       0       0       0       0       0       0
   156 ;;Total ram usage:        0 bytes
   157 ;; Hardware stack levels used:    1
   158 ;; This function calls:
   159 ;;		Nothing
   160 ;; This function is called by:
   161 ;;		_main
   162 ;; This function uses a non-reentrant model
   163 ;;
   164                           
   165                           	psect	text1
   166  007FD4                     __ptext1:
   167                           	callstack 0
   168  007FD4                     _init_conf:
   169                           	callstack 30
   170  007FD4  9095               	bcf	3989,0,c	;# 
   171  007FD6  0012               	return		;funcret
   172  007FD8                     __end_of_init_conf:
   173                           	callstack 0
   174  0000                     
   175                           	psect	rparam
   176  0000                     
   177                           	psect	idloc
   178                           
   179                           ;Config register IDLOC0 @ 0x200000
   180                           ;	unspecified, using default values
   181  200000                     	org	2097152
   182  200000  FF                 	db	255
   183                           
   184                           ;Config register IDLOC1 @ 0x200001
   185                           ;	unspecified, using default values
   186  200001                     	org	2097153
   187  200001  FF                 	db	255
   188                           
   189                           ;Config register IDLOC2 @ 0x200002
   190                           ;	unspecified, using default values
   191  200002                     	org	2097154
   192  200002  FF                 	db	255
   193                           
   194                           ;Config register IDLOC3 @ 0x200003
   195                           ;	unspecified, using default values
   196  200003                     	org	2097155
   197  200003  FF                 	db	255
   198                           
   199                           ;Config register IDLOC4 @ 0x200004
   200                           ;	unspecified, using default values
   201  200004                     	org	2097156
   202  200004  FF                 	db	255
   203                           
   204                           ;Config register IDLOC5 @ 0x200005
   205                           ;	unspecified, using default values
   206  200005                     	org	2097157
   207  200005  FF                 	db	255
   208                           
   209                           ;Config register IDLOC6 @ 0x200006
   210                           ;	unspecified, using default values
   211  200006                     	org	2097158
   212  200006  FF                 	db	255
   213                           
   214                           ;Config register IDLOC7 @ 0x200007
   215                           ;	unspecified, using default values
   216  200007                     	org	2097159
   217  200007  FF                 	db	255
   218                           
   219                           	psect	config
   220                           
   221                           ;Config register CONFIG1L @ 0x300000
   222                           ;	PLL Prescaler Selection bits
   223                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   224                           ;	System Clock Postscaler Selection bits
   225                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   226                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   227                           ;	USBDIV = 0x0, unprogrammed default
   228  300000                     	org	3145728
   229  300000  00                 	db	0
   230                           
   231                           ;Config register CONFIG1H @ 0x300001
   232                           ;	Oscillator Selection bits
   233                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   234                           ;	Fail-Safe Clock Monitor Enable bit
   235                           ;	FCMEN = 0x0, unprogrammed default
   236                           ;	Internal/External Oscillator Switchover bit
   237                           ;	IESO = 0x0, unprogrammed default
   238  300001                     	org	3145729
   239  300001  02                 	db	2
   240                           
   241                           ;Config register CONFIG2L @ 0x300002
   242                           ;	Power-up Timer Enable bit
   243                           ;	PWRT = ON, PWRT enabled
   244                           ;	Brown-out Reset Enable bits
   245                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   246                           ;	Brown-out Reset Voltage bits
   247                           ;	BORV = 3, Minimum setting 2.05V
   248                           ;	USB Voltage Regulator Enable bit
   249                           ;	VREGEN = 0x0, unprogrammed default
   250  300002                     	org	3145730
   251  300002  18                 	db	24
   252                           
   253                           ;Config register CONFIG2H @ 0x300003
   254                           ;	Watchdog Timer Enable bit
   255                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   256                           ;	Watchdog Timer Postscale Select bits
   257                           ;	WDTPS = 32768, 1:32768
   258  300003                     	org	3145731
   259  300003  1E                 	db	30
   260                           
   261                           ; Padding undefined space
   262  300004                     	org	3145732
   263  300004  FF                 	db	255
   264                           
   265                           ;Config register CONFIG3H @ 0x300005
   266                           ;	CCP2 MUX bit
   267                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   268                           ;	PORTB A/D Enable bit
   269                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   270                           ;	Low-Power Timer 1 Oscillator Enable bit
   271                           ;	LPT1OSC = 0x0, unprogrammed default
   272                           ;	MCLR Pin Enable bit
   273                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   274  300005                     	org	3145733
   275  300005  81                 	db	129
   276                           
   277                           ;Config register CONFIG4L @ 0x300006
   278                           ;	Stack Full/Underflow Reset Enable bit
   279                           ;	STVREN = 0x1, unprogrammed default
   280                           ;	Single-Supply ICSP Enable bit
   281                           ;	LVP = OFF, Single-Supply ICSP disabled
   282                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   283                           ;	ICPRT = 0x0, unprogrammed default
   284                           ;	Extended Instruction Set Enable bit
   285                           ;	XINST = 0x0, unprogrammed default
   286                           ;	Background Debugger Enable bit
   287                           ;	DEBUG = 0x1, unprogrammed default
   288  300006                     	org	3145734
   289  300006  81                 	db	129
   290                           
   291                           ; Padding undefined space
   292  300007                     	org	3145735
   293  300007  FF                 	db	255
   294                           
   295                           ;Config register CONFIG5L @ 0x300008
   296                           ;	unspecified, using default values
   297                           ;	Code Protection bit
   298                           ;	CP0 = 0x1, unprogrammed default
   299                           ;	Code Protection bit
   300                           ;	CP1 = 0x1, unprogrammed default
   301                           ;	Code Protection bit
   302                           ;	CP2 = 0x1, unprogrammed default
   303                           ;	Code Protection bit
   304                           ;	CP3 = 0x1, unprogrammed default
   305  300008                     	org	3145736
   306  300008  0F                 	db	15
   307                           
   308                           ;Config register CONFIG5H @ 0x300009
   309                           ;	unspecified, using default values
   310                           ;	Boot Block Code Protection bit
   311                           ;	CPB = 0x1, unprogrammed default
   312                           ;	Data EEPROM Code Protection bit
   313                           ;	CPD = 0x1, unprogrammed default
   314  300009                     	org	3145737
   315  300009  C0                 	db	192
   316                           
   317                           ;Config register CONFIG6L @ 0x30000A
   318                           ;	unspecified, using default values
   319                           ;	Write Protection bit
   320                           ;	WRT0 = 0x1, unprogrammed default
   321                           ;	Write Protection bit
   322                           ;	WRT1 = 0x1, unprogrammed default
   323                           ;	Write Protection bit
   324                           ;	WRT2 = 0x1, unprogrammed default
   325                           ;	Write Protection bit
   326                           ;	WRT3 = 0x1, unprogrammed default
   327  30000A                     	org	3145738
   328  30000A  0F                 	db	15
   329                           
   330                           ;Config register CONFIG6H @ 0x30000B
   331                           ;	unspecified, using default values
   332                           ;	Configuration Register Write Protection bit
   333                           ;	WRTC = 0x1, unprogrammed default
   334                           ;	Boot Block Write Protection bit
   335                           ;	WRTB = 0x1, unprogrammed default
   336                           ;	Data EEPROM Write Protection bit
   337                           ;	WRTD = 0x1, unprogrammed default
   338  30000B                     	org	3145739
   339  30000B  E0                 	db	224
   340                           
   341                           ;Config register CONFIG7L @ 0x30000C
   342                           ;	unspecified, using default values
   343                           ;	Table Read Protection bit
   344                           ;	EBTR0 = 0x1, unprogrammed default
   345                           ;	Table Read Protection bit
   346                           ;	EBTR1 = 0x1, unprogrammed default
   347                           ;	Table Read Protection bit
   348                           ;	EBTR2 = 0x1, unprogrammed default
   349                           ;	Table Read Protection bit
   350                           ;	EBTR3 = 0x1, unprogrammed default
   351  30000C                     	org	3145740
   352  30000C  0F                 	db	15
   353                           
   354                           ;Config register CONFIG7H @ 0x30000D
   355                           ;	unspecified, using default values
   356                           ;	Boot Block Table Read Protection bit
   357                           ;	EBTRB = 0x1, unprogrammed default
   358  30000D                     	org	3145741
   359  30000D  40                 	db	64
   360                           tosu	equ	0xFFF
   361                           tosh	equ	0xFFE
   362                           tosl	equ	0xFFD
   363                           stkptr	equ	0xFFC
   364                           pclatu	equ	0xFFB
   365                           pclath	equ	0xFFA
   366                           pcl	equ	0xFF9
   367                           tblptru	equ	0xFF8
   368                           tblptrh	equ	0xFF7
   369                           tblptrl	equ	0xFF6
   370                           tablat	equ	0xFF5
   371                           prodh	equ	0xFF4
   372                           prodl	equ	0xFF3
   373                           indf0	equ	0xFEF
   374                           postinc0	equ	0xFEE
   375                           postdec0	equ	0xFED
   376                           preinc0	equ	0xFEC
   377                           plusw0	equ	0xFEB
   378                           fsr0h	equ	0xFEA
   379                           fsr0l	equ	0xFE9
   380                           wreg	equ	0xFE8
   381                           indf1	equ	0xFE7
   382                           postinc1	equ	0xFE6
   383                           postdec1	equ	0xFE5
   384                           preinc1	equ	0xFE4
   385                           plusw1	equ	0xFE3
   386                           fsr1h	equ	0xFE2
   387                           fsr1l	equ	0xFE1
   388                           bsr	equ	0xFE0
   389                           indf2	equ	0xFDF
   390                           postinc2	equ	0xFDE
   391                           postdec2	equ	0xFDD
   392                           preinc2	equ	0xFDC
   393                           plusw2	equ	0xFDB
   394                           fsr2h	equ	0xFDA
   395                           fsr2l	equ	0xFD9
   396                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                          _init_conf
 ---------------------------------------------------------------------------------
 (1) _init_conf                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_conf

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Mon May 17 18:11:55 2021

                      l7 7FD6                       l13 7FF6                       u10 7FF0  
                     u11 7FEC                      l693 7FD4                      l695 7FDE  
                    l697 7FE2                      l699 7FF0                     TRISD 000F95  
                   _main 7FDE                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 7FD8             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000               __accesstop 0060  
__end_of__initialization 7FD8            ___rparam_used 000001           __pcstackCOMRAM 0000  
     __size_of_init_conf 0004                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FD8                  __ramtop 0800                  __ptext0 7FDE  
                __ptext1 7FD4        __end_of_init_conf 7FD8     end_of_initialization 7FD8  
              _PORTBbits 000F81      start_initialization 7FD8                _init_conf 7FD4  
               _LATDbits 000F8C               ?_init_conf 0000                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0022              ??_init_conf 0000  
