// Seed: 1080775136
`timescale 1ps / 1ps
module module_0 ();
  always @(posedge id_0[1'b0]) begin
    id_1 <= 1;
  end
  logic id_2;
  assign id_2 = 1 - 1'b0;
  logic id_3;
endmodule
