<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRGenAsmWriter.inc source code [llvm/build/lib/Target/AVR/AVRGenAsmWriter.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AVR/AVRGenAsmWriter.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AVR</a>/<a href='AVRGenAsmWriter.inc.html'>AVRGenAsmWriter.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Writer Source Fragment                                            *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>/// getMnemonic - This method is automatically generated by tablegen</i></td></tr>
<tr><th id="10">10</th><td><i>/// from the instruction set description.</i></td></tr>
<tr><th id="11">11</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>const</em> <em>char</em> *, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <a class="type" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.h.html#llvm::AVRInstPrinter" title='llvm::AVRInstPrinter' data-ref="llvm::AVRInstPrinter" data-ref-filename="llvm..AVRInstPrinter">AVRInstPrinter</a>::<dfn class="virtual decl def fn" id="_ZN4llvm14AVRInstPrinter11getMnemonicEPKNS_6MCInstE" title='llvm::AVRInstPrinter::getMnemonic' data-ref="_ZN4llvm14AVRInstPrinter11getMnemonicEPKNS_6MCInstE" data-ref-filename="_ZN4llvm14AVRInstPrinter11getMnemonicEPKNS_6MCInstE">getMnemonic</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col1 decl" id="1MI" title='MI' data-type='const llvm::MCInst *' data-ref="1MI" data-ref-filename="1MI">MI</dfn>) {</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="14">14</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="15">15</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="17">17</th><td>  <em>static</em> <em>const</em> <em>char</em> <dfn class="local col2 decl" id="2AsmStrs" title='AsmStrs' data-type='const char [1185]' data-ref="2AsmStrs" data-ref-filename="2AsmStrs">AsmStrs</dfn>[] = {</td></tr>
<tr><th id="18">18</th><td>  <i>/* 0 */</i> <q>"lslb7\t\0"</q></td></tr>
<tr><th id="19">19</th><td>  <i>/* 7 */</i> <q>"asrb7\t\0"</q></td></tr>
<tr><th id="20">20</th><td>  <i>/* 14 */</i> <q>"lsrb7\t\0"</q></td></tr>
<tr><th id="21">21</th><td>  <i>/* 21 */</i> <q>"rolb\t\0"</q></td></tr>
<tr><th id="22">22</th><td>  <i>/* 27 */</i> <q>"rorb\t\0"</q></td></tr>
<tr><th id="23">23</th><td>  <i>/* 33 */</i> <q>"sub\t\0"</q></td></tr>
<tr><th id="24">24</th><td>  <i>/* 38 */</i> <q>"lac\t\0"</q></td></tr>
<tr><th id="25">25</th><td>  <i>/* 43 */</i> <q>"brbc\t\0"</q></td></tr>
<tr><th id="26">26</th><td>  <i>/* 49 */</i> <q>"sbc\t\0"</q></td></tr>
<tr><th id="27">27</th><td>  <i>/* 54 */</i> <q>"adc\t\0"</q></td></tr>
<tr><th id="28">28</th><td>  <i>/* 59 */</i> <q>"dec\t\0"</q></td></tr>
<tr><th id="29">29</th><td>  <i>/* 64 */</i> <q>"sbic\t\0"</q></td></tr>
<tr><th id="30">30</th><td>  <i>/* 70 */</i> <q>"inc\t\0"</q></td></tr>
<tr><th id="31">31</th><td>  <i>/* 75 */</i> <q>"cpc\t\0"</q></td></tr>
<tr><th id="32">32</th><td>  <i>/* 80 */</i> <q>"sbrc\t\0"</q></td></tr>
<tr><th id="33">33</th><td>  <i>/* 86 */</i> <q>"spread\t\0"</q></td></tr>
<tr><th id="34">34</th><td>  <i>/* 94 */</i> <q>"add\t\0"</q></td></tr>
<tr><th id="35">35</th><td>  <i>/* 99 */</i> <q>"ldd\t\0"</q></td></tr>
<tr><th id="36">36</th><td>  <i>/* 104 */</i> <q>"bld\t\0"</q></td></tr>
<tr><th id="37">37</th><td>  <i>/* 109 */</i> <q>"and\t\0"</q></td></tr>
<tr><th id="38">38</th><td>  <i>/* 114 */</i> <q>"std\t\0"</q></td></tr>
<tr><th id="39">39</th><td>  <i>/* 119 */</i> <q>"brge\t\0"</q></td></tr>
<tr><th id="40">40</th><td>  <i>/* 125 */</i> <q>"brne\t\0"</q></td></tr>
<tr><th id="41">41</th><td>  <i>/* 131 */</i> <q>"cpse\t\0"</q></td></tr>
<tr><th id="42">42</th><td>  <i>/* 137 */</i> <q>"spwrite\t\0"</q></td></tr>
<tr><th id="43">43</th><td>  <i>/* 146 */</i> <q>"neg\t\0"</q></td></tr>
<tr><th id="44">44</th><td>  <i>/* 151 */</i> <q>"xch\t\0"</q></td></tr>
<tr><th id="45">45</th><td>  <i>/* 156 */</i> <q>"brsh\t\0"</q></td></tr>
<tr><th id="46">46</th><td>  <i>/* 162 */</i> <q>"push\t\0"</q></td></tr>
<tr><th id="47">47</th><td>  <i>/* 168 */</i> <q>"cbi\t\0"</q></td></tr>
<tr><th id="48">48</th><td>  <i>/* 173 */</i> <q>"sbi\t\0"</q></td></tr>
<tr><th id="49">49</th><td>  <i>/* 178 */</i> <q>"subi\t\0"</q></td></tr>
<tr><th id="50">50</th><td>  <i>/* 184 */</i> <q>"sbci\t\0"</q></td></tr>
<tr><th id="51">51</th><td>  <i>/* 190 */</i> <q>"ldi\t\0"</q></td></tr>
<tr><th id="52">52</th><td>  <i>/* 195 */</i> <q>"andi\t\0"</q></td></tr>
<tr><th id="53">53</th><td>  <i>/* 201 */</i> <q>"brmi\t\0"</q></td></tr>
<tr><th id="54">54</th><td>  <i>/* 207 */</i> <q>"cpi\t\0"</q></td></tr>
<tr><th id="55">55</th><td>  <i>/* 212 */</i> <q>"ori\t\0"</q></td></tr>
<tr><th id="56">56</th><td>  <i>/* 217 */</i> <q>"stdstk\t\0"</q></td></tr>
<tr><th id="57">57</th><td>  <i>/* 225 */</i> <q>"stdwstk\t\0"</q></td></tr>
<tr><th id="58">58</th><td>  <i>/* 234 */</i> <q>"rcall\t\0"</q></td></tr>
<tr><th id="59">59</th><td>  <i>/* 241 */</i> <q>"brpl\t\0"</q></td></tr>
<tr><th id="60">60</th><td>  <i>/* 247 */</i> <q>"fmul\t\0"</q></td></tr>
<tr><th id="61">61</th><td>  <i>/* 253 */</i> <q>"com\t\0"</q></td></tr>
<tr><th id="62">62</th><td>  <i>/* 258 */</i> <q>"elpm\t\0"</q></td></tr>
<tr><th id="63">63</th><td>  <i>/* 264 */</i> <q>"in\t\0"</q></td></tr>
<tr><th id="64">64</th><td>  <i>/* 268 */</i> <q>"brlo\t\0"</q></td></tr>
<tr><th id="65">65</th><td>  <i>/* 274 */</i> <q>"swap\t\0"</q></td></tr>
<tr><th id="66">66</th><td>  <i>/* 280 */</i> <q>"cp\t\0"</q></td></tr>
<tr><th id="67">67</th><td>  <i>/* 284 */</i> <q>"rjmp\t\0"</q></td></tr>
<tr><th id="68">68</th><td>  <i>/* 290 */</i> <q>"pop\t\0"</q></td></tr>
<tr><th id="69">69</th><td>  <i>/* 295 */</i> <q>"breq\t\0"</q></td></tr>
<tr><th id="70">70</th><td>  <i>/* 301 */</i> <q>"bclr\t\0"</q></td></tr>
<tr><th id="71">71</th><td>  <i>/* 307 */</i> <q>"eor\t\0"</q></td></tr>
<tr><th id="72">72</th><td>  <i>/* 312 */</i> <q>"ror\t\0"</q></td></tr>
<tr><th id="73">73</th><td>  <i>/* 317 */</i> <q>"asr\t\0"</q></td></tr>
<tr><th id="74">74</th><td>  <i>/* 322 */</i> <q>"lsr\t\0"</q></td></tr>
<tr><th id="75">75</th><td>  <i>/* 327 */</i> <q>"las\t\0"</q></td></tr>
<tr><th id="76">76</th><td>  <i>/* 332 */</i> <q>"brbs\t\0"</q></td></tr>
<tr><th id="77">77</th><td>  <i>/* 338 */</i> <q>"lds\t\0"</q></td></tr>
<tr><th id="78">78</th><td>  <i>/* 343 */</i> <q>"des\t\0"</q></td></tr>
<tr><th id="79">79</th><td>  <i>/* 348 */</i> <q>"sbis\t\0"</q></td></tr>
<tr><th id="80">80</th><td>  <i>/* 354 */</i> <q>"fmuls\t\0"</q></td></tr>
<tr><th id="81">81</th><td>  <i>/* 361 */</i> <q>"sbrs\t\0"</q></td></tr>
<tr><th id="82">82</th><td>  <i>/* 367 */</i> <q>"sts\t\0"</q></td></tr>
<tr><th id="83">83</th><td>  <i>/* 372 */</i> <q>"lat\t\0"</q></td></tr>
<tr><th id="84">84</th><td>  <i>/* 377 */</i> <q>"bset\t\0"</q></td></tr>
<tr><th id="85">85</th><td>  <i>/* 383 */</i> <q>"brlt\t\0"</q></td></tr>
<tr><th id="86">86</th><td>  <i>/* 389 */</i> <q>"bst\t\0"</q></td></tr>
<tr><th id="87">87</th><td>  <i>/* 394 */</i> <q>"out\t\0"</q></td></tr>
<tr><th id="88">88</th><td>  <i>/* 399 */</i> <q>"sext\t\0"</q></td></tr>
<tr><th id="89">89</th><td>  <i>/* 405 */</i> <q>"zext\t\0"</q></td></tr>
<tr><th id="90">90</th><td>  <i>/* 411 */</i> <q>"fmulsu\t\0"</q></td></tr>
<tr><th id="91">91</th><td>  <i>/* 419 */</i> <q>"mov\t\0"</q></td></tr>
<tr><th id="92">92</th><td>  <i>/* 424 */</i> <q>"subw\t\0"</q></td></tr>
<tr><th id="93">93</th><td>  <i>/* 430 */</i> <q>"sbcw\t\0"</q></td></tr>
<tr><th id="94">94</th><td>  <i>/* 436 */</i> <q>"adcw\t\0"</q></td></tr>
<tr><th id="95">95</th><td>  <i>/* 442 */</i> <q>"cpcw\t\0"</q></td></tr>
<tr><th id="96">96</th><td>  <i>/* 448 */</i> <q>"addw\t\0"</q></td></tr>
<tr><th id="97">97</th><td>  <i>/* 454 */</i> <q>"lddw\t\0"</q></td></tr>
<tr><th id="98">98</th><td>  <i>/* 460 */</i> <q>"ldw\t\0"</q></td></tr>
<tr><th id="99">99</th><td>  <i>/* 465 */</i> <q>"andw\t\0"</q></td></tr>
<tr><th id="100">100</th><td>  <i>/* 471 */</i> <q>"stdw\t\0"</q></td></tr>
<tr><th id="101">101</th><td>  <i>/* 477 */</i> <q>"negw\t\0"</q></td></tr>
<tr><th id="102">102</th><td>  <i>/* 483 */</i> <q>"pushw\t\0"</q></td></tr>
<tr><th id="103">103</th><td>  <i>/* 490 */</i> <q>"sbiw\t\0"</q></td></tr>
<tr><th id="104">104</th><td>  <i>/* 496 */</i> <q>"subiw\t\0"</q></td></tr>
<tr><th id="105">105</th><td>  <i>/* 503 */</i> <q>"sbciw\t\0"</q></td></tr>
<tr><th id="106">106</th><td>  <i>/* 510 */</i> <q>"adiw\t\0"</q></td></tr>
<tr><th id="107">107</th><td>  <i>/* 516 */</i> <q>"ldiw\t\0"</q></td></tr>
<tr><th id="108">108</th><td>  <i>/* 522 */</i> <q>"andiw\t\0"</q></td></tr>
<tr><th id="109">109</th><td>  <i>/* 529 */</i> <q>"oriw\t\0"</q></td></tr>
<tr><th id="110">110</th><td>  <i>/* 535 */</i> <q>"rolw\t\0"</q></td></tr>
<tr><th id="111">111</th><td>  <i>/* 541 */</i> <q>"lslw\t\0"</q></td></tr>
<tr><th id="112">112</th><td>  <i>/* 547 */</i> <q>"comw\t\0"</q></td></tr>
<tr><th id="113">113</th><td>  <i>/* 553 */</i> <q>"lpmw\t\0"</q></td></tr>
<tr><th id="114">114</th><td>  <i>/* 559 */</i> <q>"inw\t\0"</q></td></tr>
<tr><th id="115">115</th><td>  <i>/* 564 */</i> <q>"cpw\t\0"</q></td></tr>
<tr><th id="116">116</th><td>  <i>/* 569 */</i> <q>"popw\t\0"</q></td></tr>
<tr><th id="117">117</th><td>  <i>/* 575 */</i> <q>"eorw\t\0"</q></td></tr>
<tr><th id="118">118</th><td>  <i>/* 581 */</i> <q>"rorw\t\0"</q></td></tr>
<tr><th id="119">119</th><td>  <i>/* 587 */</i> <q>"asrw\t\0"</q></td></tr>
<tr><th id="120">120</th><td>  <i>/* 593 */</i> <q>"lsrw\t\0"</q></td></tr>
<tr><th id="121">121</th><td>  <i>/* 599 */</i> <q>"ldsw\t\0"</q></td></tr>
<tr><th id="122">122</th><td>  <i>/* 605 */</i> <q>"stsw\t\0"</q></td></tr>
<tr><th id="123">123</th><td>  <i>/* 611 */</i> <q>"stw\t\0"</q></td></tr>
<tr><th id="124">124</th><td>  <i>/* 616 */</i> <q>"outw\t\0"</q></td></tr>
<tr><th id="125">125</th><td>  <i>/* 622 */</i> <q>"movw\t\0"</q></td></tr>
<tr><th id="126">126</th><td>  <i>/* 628 */</i> <q>"frmidx\t\0"</q></td></tr>
<tr><th id="127">127</th><td>  <i>/* 636 */</i> <q>"spm \0"</q></td></tr>
<tr><th id="128">128</th><td>  <i>/* 641 */</i> <q>"st\t-\0"</q></td></tr>
<tr><th id="129">129</th><td>  <i>/* 646 */</i> <q>"stw\t-\0"</q></td></tr>
<tr><th id="130">130</th><td>  <i>/* 652 */</i> <q>"# XRay Function Patchable RET.\0"</q></td></tr>
<tr><th id="131">131</th><td>  <i>/* 683 */</i> <q>"# XRay Typed Event Log.\0"</q></td></tr>
<tr><th id="132">132</th><td>  <i>/* 707 */</i> <q>"# XRay Custom Event Log.\0"</q></td></tr>
<tr><th id="133">133</th><td>  <i>/* 732 */</i> <q>"# XRay Function Enter.\0"</q></td></tr>
<tr><th id="134">134</th><td>  <i>/* 755 */</i> <q>"# XRay Tail Call Exit.\0"</q></td></tr>
<tr><th id="135">135</th><td>  <i>/* 778 */</i> <q>"# XRay Function Exit.\0"</q></td></tr>
<tr><th id="136">136</th><td>  <i>/* 800 */</i> <q>"LIFETIME_END\0"</q></td></tr>
<tr><th id="137">137</th><td>  <i>/* 813 */</i> <q>"PSEUDO_PROBE\0"</q></td></tr>
<tr><th id="138">138</th><td>  <i>/* 826 */</i> <q>"BUNDLE\0"</q></td></tr>
<tr><th id="139">139</th><td>  <i>/* 833 */</i> <q>"DBG_VALUE\0"</q></td></tr>
<tr><th id="140">140</th><td>  <i>/* 843 */</i> <q>"DBG_INSTR_REF\0"</q></td></tr>
<tr><th id="141">141</th><td>  <i>/* 857 */</i> <q>"DBG_LABEL\0"</q></td></tr>
<tr><th id="142">142</th><td>  <i>/* 867 */</i> <q>"#ADJCALLSTACKDOWN\0"</q></td></tr>
<tr><th id="143">143</th><td>  <i>/* 885 */</i> <q>"# Rol16 PSEUDO\0"</q></td></tr>
<tr><th id="144">144</th><td>  <i>/* 900 */</i> <q>"# Lsl16 PSEUDO\0"</q></td></tr>
<tr><th id="145">145</th><td>  <i>/* 915 */</i> <q>"# Ror16 PSEUDO\0"</q></td></tr>
<tr><th id="146">146</th><td>  <i>/* 930 */</i> <q>"# Asr16 PSEUDO\0"</q></td></tr>
<tr><th id="147">147</th><td>  <i>/* 945 */</i> <q>"# Lsr16 PSEUDO\0"</q></td></tr>
<tr><th id="148">148</th><td>  <i>/* 960 */</i> <q>"# Select16 PSEUDO\0"</q></td></tr>
<tr><th id="149">149</th><td>  <i>/* 978 */</i> <q>"# Rol8 PSEUDO\0"</q></td></tr>
<tr><th id="150">150</th><td>  <i>/* 992 */</i> <q>"# Lsl8 PSEUDO\0"</q></td></tr>
<tr><th id="151">151</th><td>  <i>/* 1006 */</i> <q>"# Ror8 PSEUDO\0"</q></td></tr>
<tr><th id="152">152</th><td>  <i>/* 1020 */</i> <q>"# Asr8 PSEUDO\0"</q></td></tr>
<tr><th id="153">153</th><td>  <i>/* 1034 */</i> <q>"# Lsr8 PSEUDO\0"</q></td></tr>
<tr><th id="154">154</th><td>  <i>/* 1048 */</i> <q>"# Select8 PSEUDO\0"</q></td></tr>
<tr><th id="155">155</th><td>  <i>/* 1065 */</i> <q>"#ADJCALLSTACKUP\0"</q></td></tr>
<tr><th id="156">156</th><td>  <i>/* 1081 */</i> <q>"LIFETIME_START\0"</q></td></tr>
<tr><th id="157">157</th><td>  <i>/* 1096 */</i> <q>"atomic_fence\0"</q></td></tr>
<tr><th id="158">158</th><td>  <i>/* 1109 */</i> <q>"reti\0"</q></td></tr>
<tr><th id="159">159</th><td>  <i>/* 1114 */</i> <q>"break\0"</q></td></tr>
<tr><th id="160">160</th><td>  <i>/* 1120 */</i> <q>"# FEntry call\0"</q></td></tr>
<tr><th id="161">161</th><td>  <i>/* 1134 */</i> <q>"eicall\0"</q></td></tr>
<tr><th id="162">162</th><td>  <i>/* 1141 */</i> <q>"elpm\0"</q></td></tr>
<tr><th id="163">163</th><td>  <i>/* 1146 */</i> <q>"spm\0"</q></td></tr>
<tr><th id="164">164</th><td>  <i>/* 1150 */</i> <q>"sleep\0"</q></td></tr>
<tr><th id="165">165</th><td>  <i>/* 1156 */</i> <q>"eijmp\0"</q></td></tr>
<tr><th id="166">166</th><td>  <i>/* 1162 */</i> <q>"atomic_op\0"</q></td></tr>
<tr><th id="167">167</th><td>  <i>/* 1172 */</i> <q>"nop\0"</q></td></tr>
<tr><th id="168">168</th><td>  <i>/* 1176 */</i> <q>"wdr\0"</q></td></tr>
<tr><th id="169">169</th><td>  <i>/* 1180 */</i> <q>"ret\0"</q></td></tr>
<tr><th id="170">170</th><td>};</td></tr>
<tr><th id="171">171</th><td><u>#<span data-ppcond="171">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="172">172</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="173">173</th><td><u>#<span data-ppcond="171">endif</span></u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="3OpInfo0" title='OpInfo0' data-type='const uint16_t [401]' data-ref="3OpInfo0" data-ref-filename="3OpInfo0">OpInfo0</dfn>[] = {</td></tr>
<tr><th id="176">176</th><td>    <var>0U</var>,	<i>// PHI</i></td></tr>
<tr><th id="177">177</th><td>    <var>0U</var>,	<i>// INLINEASM</i></td></tr>
<tr><th id="178">178</th><td>    <var>0U</var>,	<i>// INLINEASM_BR</i></td></tr>
<tr><th id="179">179</th><td>    <var>0U</var>,	<i>// CFI_INSTRUCTION</i></td></tr>
<tr><th id="180">180</th><td>    <var>0U</var>,	<i>// EH_LABEL</i></td></tr>
<tr><th id="181">181</th><td>    <var>0U</var>,	<i>// GC_LABEL</i></td></tr>
<tr><th id="182">182</th><td>    <var>0U</var>,	<i>// ANNOTATION_LABEL</i></td></tr>
<tr><th id="183">183</th><td>    <var>0U</var>,	<i>// KILL</i></td></tr>
<tr><th id="184">184</th><td>    <var>0U</var>,	<i>// EXTRACT_SUBREG</i></td></tr>
<tr><th id="185">185</th><td>    <var>0U</var>,	<i>// INSERT_SUBREG</i></td></tr>
<tr><th id="186">186</th><td>    <var>0U</var>,	<i>// IMPLICIT_DEF</i></td></tr>
<tr><th id="187">187</th><td>    <var>0U</var>,	<i>// SUBREG_TO_REG</i></td></tr>
<tr><th id="188">188</th><td>    <var>0U</var>,	<i>// COPY_TO_REGCLASS</i></td></tr>
<tr><th id="189">189</th><td>    <var>834U</var>,	<i>// DBG_VALUE</i></td></tr>
<tr><th id="190">190</th><td>    <var>844U</var>,	<i>// DBG_INSTR_REF</i></td></tr>
<tr><th id="191">191</th><td>    <var>858U</var>,	<i>// DBG_LABEL</i></td></tr>
<tr><th id="192">192</th><td>    <var>0U</var>,	<i>// REG_SEQUENCE</i></td></tr>
<tr><th id="193">193</th><td>    <var>0U</var>,	<i>// COPY</i></td></tr>
<tr><th id="194">194</th><td>    <var>827U</var>,	<i>// BUNDLE</i></td></tr>
<tr><th id="195">195</th><td>    <var>1082U</var>,	<i>// LIFETIME_START</i></td></tr>
<tr><th id="196">196</th><td>    <var>801U</var>,	<i>// LIFETIME_END</i></td></tr>
<tr><th id="197">197</th><td>    <var>814U</var>,	<i>// PSEUDO_PROBE</i></td></tr>
<tr><th id="198">198</th><td>    <var>0U</var>,	<i>// STACKMAP</i></td></tr>
<tr><th id="199">199</th><td>    <var>1121U</var>,	<i>// FENTRY_CALL</i></td></tr>
<tr><th id="200">200</th><td>    <var>0U</var>,	<i>// PATCHPOINT</i></td></tr>
<tr><th id="201">201</th><td>    <var>0U</var>,	<i>// LOAD_STACK_GUARD</i></td></tr>
<tr><th id="202">202</th><td>    <var>0U</var>,	<i>// PREALLOCATED_SETUP</i></td></tr>
<tr><th id="203">203</th><td>    <var>0U</var>,	<i>// PREALLOCATED_ARG</i></td></tr>
<tr><th id="204">204</th><td>    <var>0U</var>,	<i>// STATEPOINT</i></td></tr>
<tr><th id="205">205</th><td>    <var>0U</var>,	<i>// LOCAL_ESCAPE</i></td></tr>
<tr><th id="206">206</th><td>    <var>0U</var>,	<i>// FAULTING_OP</i></td></tr>
<tr><th id="207">207</th><td>    <var>0U</var>,	<i>// PATCHABLE_OP</i></td></tr>
<tr><th id="208">208</th><td>    <var>733U</var>,	<i>// PATCHABLE_FUNCTION_ENTER</i></td></tr>
<tr><th id="209">209</th><td>    <var>653U</var>,	<i>// PATCHABLE_RET</i></td></tr>
<tr><th id="210">210</th><td>    <var>779U</var>,	<i>// PATCHABLE_FUNCTION_EXIT</i></td></tr>
<tr><th id="211">211</th><td>    <var>756U</var>,	<i>// PATCHABLE_TAIL_CALL</i></td></tr>
<tr><th id="212">212</th><td>    <var>708U</var>,	<i>// PATCHABLE_EVENT_CALL</i></td></tr>
<tr><th id="213">213</th><td>    <var>684U</var>,	<i>// PATCHABLE_TYPED_EVENT_CALL</i></td></tr>
<tr><th id="214">214</th><td>    <var>0U</var>,	<i>// ICALL_BRANCH_FUNNEL</i></td></tr>
<tr><th id="215">215</th><td>    <var>0U</var>,	<i>// G_ADD</i></td></tr>
<tr><th id="216">216</th><td>    <var>0U</var>,	<i>// G_SUB</i></td></tr>
<tr><th id="217">217</th><td>    <var>0U</var>,	<i>// G_MUL</i></td></tr>
<tr><th id="218">218</th><td>    <var>0U</var>,	<i>// G_SDIV</i></td></tr>
<tr><th id="219">219</th><td>    <var>0U</var>,	<i>// G_UDIV</i></td></tr>
<tr><th id="220">220</th><td>    <var>0U</var>,	<i>// G_SREM</i></td></tr>
<tr><th id="221">221</th><td>    <var>0U</var>,	<i>// G_UREM</i></td></tr>
<tr><th id="222">222</th><td>    <var>0U</var>,	<i>// G_AND</i></td></tr>
<tr><th id="223">223</th><td>    <var>0U</var>,	<i>// G_OR</i></td></tr>
<tr><th id="224">224</th><td>    <var>0U</var>,	<i>// G_XOR</i></td></tr>
<tr><th id="225">225</th><td>    <var>0U</var>,	<i>// G_IMPLICIT_DEF</i></td></tr>
<tr><th id="226">226</th><td>    <var>0U</var>,	<i>// G_PHI</i></td></tr>
<tr><th id="227">227</th><td>    <var>0U</var>,	<i>// G_FRAME_INDEX</i></td></tr>
<tr><th id="228">228</th><td>    <var>0U</var>,	<i>// G_GLOBAL_VALUE</i></td></tr>
<tr><th id="229">229</th><td>    <var>0U</var>,	<i>// G_EXTRACT</i></td></tr>
<tr><th id="230">230</th><td>    <var>0U</var>,	<i>// G_UNMERGE_VALUES</i></td></tr>
<tr><th id="231">231</th><td>    <var>0U</var>,	<i>// G_INSERT</i></td></tr>
<tr><th id="232">232</th><td>    <var>0U</var>,	<i>// G_MERGE_VALUES</i></td></tr>
<tr><th id="233">233</th><td>    <var>0U</var>,	<i>// G_BUILD_VECTOR</i></td></tr>
<tr><th id="234">234</th><td>    <var>0U</var>,	<i>// G_BUILD_VECTOR_TRUNC</i></td></tr>
<tr><th id="235">235</th><td>    <var>0U</var>,	<i>// G_CONCAT_VECTORS</i></td></tr>
<tr><th id="236">236</th><td>    <var>0U</var>,	<i>// G_PTRTOINT</i></td></tr>
<tr><th id="237">237</th><td>    <var>0U</var>,	<i>// G_INTTOPTR</i></td></tr>
<tr><th id="238">238</th><td>    <var>0U</var>,	<i>// G_BITCAST</i></td></tr>
<tr><th id="239">239</th><td>    <var>0U</var>,	<i>// G_FREEZE</i></td></tr>
<tr><th id="240">240</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_TRUNC</i></td></tr>
<tr><th id="241">241</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_ROUND</i></td></tr>
<tr><th id="242">242</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_LRINT</i></td></tr>
<tr><th id="243">243</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_ROUNDEVEN</i></td></tr>
<tr><th id="244">244</th><td>    <var>0U</var>,	<i>// G_READCYCLECOUNTER</i></td></tr>
<tr><th id="245">245</th><td>    <var>0U</var>,	<i>// G_LOAD</i></td></tr>
<tr><th id="246">246</th><td>    <var>0U</var>,	<i>// G_SEXTLOAD</i></td></tr>
<tr><th id="247">247</th><td>    <var>0U</var>,	<i>// G_ZEXTLOAD</i></td></tr>
<tr><th id="248">248</th><td>    <var>0U</var>,	<i>// G_INDEXED_LOAD</i></td></tr>
<tr><th id="249">249</th><td>    <var>0U</var>,	<i>// G_INDEXED_SEXTLOAD</i></td></tr>
<tr><th id="250">250</th><td>    <var>0U</var>,	<i>// G_INDEXED_ZEXTLOAD</i></td></tr>
<tr><th id="251">251</th><td>    <var>0U</var>,	<i>// G_STORE</i></td></tr>
<tr><th id="252">252</th><td>    <var>0U</var>,	<i>// G_INDEXED_STORE</i></td></tr>
<tr><th id="253">253</th><td>    <var>0U</var>,	<i>// G_ATOMIC_CMPXCHG_WITH_SUCCESS</i></td></tr>
<tr><th id="254">254</th><td>    <var>0U</var>,	<i>// G_ATOMIC_CMPXCHG</i></td></tr>
<tr><th id="255">255</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_XCHG</i></td></tr>
<tr><th id="256">256</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_ADD</i></td></tr>
<tr><th id="257">257</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_SUB</i></td></tr>
<tr><th id="258">258</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_AND</i></td></tr>
<tr><th id="259">259</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_NAND</i></td></tr>
<tr><th id="260">260</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_OR</i></td></tr>
<tr><th id="261">261</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_XOR</i></td></tr>
<tr><th id="262">262</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_MAX</i></td></tr>
<tr><th id="263">263</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_MIN</i></td></tr>
<tr><th id="264">264</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_UMAX</i></td></tr>
<tr><th id="265">265</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_UMIN</i></td></tr>
<tr><th id="266">266</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_FADD</i></td></tr>
<tr><th id="267">267</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_FSUB</i></td></tr>
<tr><th id="268">268</th><td>    <var>0U</var>,	<i>// G_FENCE</i></td></tr>
<tr><th id="269">269</th><td>    <var>0U</var>,	<i>// G_BRCOND</i></td></tr>
<tr><th id="270">270</th><td>    <var>0U</var>,	<i>// G_BRINDIRECT</i></td></tr>
<tr><th id="271">271</th><td>    <var>0U</var>,	<i>// G_INTRINSIC</i></td></tr>
<tr><th id="272">272</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_W_SIDE_EFFECTS</i></td></tr>
<tr><th id="273">273</th><td>    <var>0U</var>,	<i>// G_ANYEXT</i></td></tr>
<tr><th id="274">274</th><td>    <var>0U</var>,	<i>// G_TRUNC</i></td></tr>
<tr><th id="275">275</th><td>    <var>0U</var>,	<i>// G_CONSTANT</i></td></tr>
<tr><th id="276">276</th><td>    <var>0U</var>,	<i>// G_FCONSTANT</i></td></tr>
<tr><th id="277">277</th><td>    <var>0U</var>,	<i>// G_VASTART</i></td></tr>
<tr><th id="278">278</th><td>    <var>0U</var>,	<i>// G_VAARG</i></td></tr>
<tr><th id="279">279</th><td>    <var>0U</var>,	<i>// G_SEXT</i></td></tr>
<tr><th id="280">280</th><td>    <var>0U</var>,	<i>// G_SEXT_INREG</i></td></tr>
<tr><th id="281">281</th><td>    <var>0U</var>,	<i>// G_ZEXT</i></td></tr>
<tr><th id="282">282</th><td>    <var>0U</var>,	<i>// G_SHL</i></td></tr>
<tr><th id="283">283</th><td>    <var>0U</var>,	<i>// G_LSHR</i></td></tr>
<tr><th id="284">284</th><td>    <var>0U</var>,	<i>// G_ASHR</i></td></tr>
<tr><th id="285">285</th><td>    <var>0U</var>,	<i>// G_FSHL</i></td></tr>
<tr><th id="286">286</th><td>    <var>0U</var>,	<i>// G_FSHR</i></td></tr>
<tr><th id="287">287</th><td>    <var>0U</var>,	<i>// G_ICMP</i></td></tr>
<tr><th id="288">288</th><td>    <var>0U</var>,	<i>// G_FCMP</i></td></tr>
<tr><th id="289">289</th><td>    <var>0U</var>,	<i>// G_SELECT</i></td></tr>
<tr><th id="290">290</th><td>    <var>0U</var>,	<i>// G_UADDO</i></td></tr>
<tr><th id="291">291</th><td>    <var>0U</var>,	<i>// G_UADDE</i></td></tr>
<tr><th id="292">292</th><td>    <var>0U</var>,	<i>// G_USUBO</i></td></tr>
<tr><th id="293">293</th><td>    <var>0U</var>,	<i>// G_USUBE</i></td></tr>
<tr><th id="294">294</th><td>    <var>0U</var>,	<i>// G_SADDO</i></td></tr>
<tr><th id="295">295</th><td>    <var>0U</var>,	<i>// G_SADDE</i></td></tr>
<tr><th id="296">296</th><td>    <var>0U</var>,	<i>// G_SSUBO</i></td></tr>
<tr><th id="297">297</th><td>    <var>0U</var>,	<i>// G_SSUBE</i></td></tr>
<tr><th id="298">298</th><td>    <var>0U</var>,	<i>// G_UMULO</i></td></tr>
<tr><th id="299">299</th><td>    <var>0U</var>,	<i>// G_SMULO</i></td></tr>
<tr><th id="300">300</th><td>    <var>0U</var>,	<i>// G_UMULH</i></td></tr>
<tr><th id="301">301</th><td>    <var>0U</var>,	<i>// G_SMULH</i></td></tr>
<tr><th id="302">302</th><td>    <var>0U</var>,	<i>// G_UADDSAT</i></td></tr>
<tr><th id="303">303</th><td>    <var>0U</var>,	<i>// G_SADDSAT</i></td></tr>
<tr><th id="304">304</th><td>    <var>0U</var>,	<i>// G_USUBSAT</i></td></tr>
<tr><th id="305">305</th><td>    <var>0U</var>,	<i>// G_SSUBSAT</i></td></tr>
<tr><th id="306">306</th><td>    <var>0U</var>,	<i>// G_USHLSAT</i></td></tr>
<tr><th id="307">307</th><td>    <var>0U</var>,	<i>// G_SSHLSAT</i></td></tr>
<tr><th id="308">308</th><td>    <var>0U</var>,	<i>// G_SMULFIX</i></td></tr>
<tr><th id="309">309</th><td>    <var>0U</var>,	<i>// G_UMULFIX</i></td></tr>
<tr><th id="310">310</th><td>    <var>0U</var>,	<i>// G_SMULFIXSAT</i></td></tr>
<tr><th id="311">311</th><td>    <var>0U</var>,	<i>// G_UMULFIXSAT</i></td></tr>
<tr><th id="312">312</th><td>    <var>0U</var>,	<i>// G_SDIVFIX</i></td></tr>
<tr><th id="313">313</th><td>    <var>0U</var>,	<i>// G_UDIVFIX</i></td></tr>
<tr><th id="314">314</th><td>    <var>0U</var>,	<i>// G_SDIVFIXSAT</i></td></tr>
<tr><th id="315">315</th><td>    <var>0U</var>,	<i>// G_UDIVFIXSAT</i></td></tr>
<tr><th id="316">316</th><td>    <var>0U</var>,	<i>// G_FADD</i></td></tr>
<tr><th id="317">317</th><td>    <var>0U</var>,	<i>// G_FSUB</i></td></tr>
<tr><th id="318">318</th><td>    <var>0U</var>,	<i>// G_FMUL</i></td></tr>
<tr><th id="319">319</th><td>    <var>0U</var>,	<i>// G_FMA</i></td></tr>
<tr><th id="320">320</th><td>    <var>0U</var>,	<i>// G_FMAD</i></td></tr>
<tr><th id="321">321</th><td>    <var>0U</var>,	<i>// G_FDIV</i></td></tr>
<tr><th id="322">322</th><td>    <var>0U</var>,	<i>// G_FREM</i></td></tr>
<tr><th id="323">323</th><td>    <var>0U</var>,	<i>// G_FPOW</i></td></tr>
<tr><th id="324">324</th><td>    <var>0U</var>,	<i>// G_FPOWI</i></td></tr>
<tr><th id="325">325</th><td>    <var>0U</var>,	<i>// G_FEXP</i></td></tr>
<tr><th id="326">326</th><td>    <var>0U</var>,	<i>// G_FEXP2</i></td></tr>
<tr><th id="327">327</th><td>    <var>0U</var>,	<i>// G_FLOG</i></td></tr>
<tr><th id="328">328</th><td>    <var>0U</var>,	<i>// G_FLOG2</i></td></tr>
<tr><th id="329">329</th><td>    <var>0U</var>,	<i>// G_FLOG10</i></td></tr>
<tr><th id="330">330</th><td>    <var>0U</var>,	<i>// G_FNEG</i></td></tr>
<tr><th id="331">331</th><td>    <var>0U</var>,	<i>// G_FPEXT</i></td></tr>
<tr><th id="332">332</th><td>    <var>0U</var>,	<i>// G_FPTRUNC</i></td></tr>
<tr><th id="333">333</th><td>    <var>0U</var>,	<i>// G_FPTOSI</i></td></tr>
<tr><th id="334">334</th><td>    <var>0U</var>,	<i>// G_FPTOUI</i></td></tr>
<tr><th id="335">335</th><td>    <var>0U</var>,	<i>// G_SITOFP</i></td></tr>
<tr><th id="336">336</th><td>    <var>0U</var>,	<i>// G_UITOFP</i></td></tr>
<tr><th id="337">337</th><td>    <var>0U</var>,	<i>// G_FABS</i></td></tr>
<tr><th id="338">338</th><td>    <var>0U</var>,	<i>// G_FCOPYSIGN</i></td></tr>
<tr><th id="339">339</th><td>    <var>0U</var>,	<i>// G_FCANONICALIZE</i></td></tr>
<tr><th id="340">340</th><td>    <var>0U</var>,	<i>// G_FMINNUM</i></td></tr>
<tr><th id="341">341</th><td>    <var>0U</var>,	<i>// G_FMAXNUM</i></td></tr>
<tr><th id="342">342</th><td>    <var>0U</var>,	<i>// G_FMINNUM_IEEE</i></td></tr>
<tr><th id="343">343</th><td>    <var>0U</var>,	<i>// G_FMAXNUM_IEEE</i></td></tr>
<tr><th id="344">344</th><td>    <var>0U</var>,	<i>// G_FMINIMUM</i></td></tr>
<tr><th id="345">345</th><td>    <var>0U</var>,	<i>// G_FMAXIMUM</i></td></tr>
<tr><th id="346">346</th><td>    <var>0U</var>,	<i>// G_PTR_ADD</i></td></tr>
<tr><th id="347">347</th><td>    <var>0U</var>,	<i>// G_PTRMASK</i></td></tr>
<tr><th id="348">348</th><td>    <var>0U</var>,	<i>// G_SMIN</i></td></tr>
<tr><th id="349">349</th><td>    <var>0U</var>,	<i>// G_SMAX</i></td></tr>
<tr><th id="350">350</th><td>    <var>0U</var>,	<i>// G_UMIN</i></td></tr>
<tr><th id="351">351</th><td>    <var>0U</var>,	<i>// G_UMAX</i></td></tr>
<tr><th id="352">352</th><td>    <var>0U</var>,	<i>// G_ABS</i></td></tr>
<tr><th id="353">353</th><td>    <var>0U</var>,	<i>// G_BR</i></td></tr>
<tr><th id="354">354</th><td>    <var>0U</var>,	<i>// G_BRJT</i></td></tr>
<tr><th id="355">355</th><td>    <var>0U</var>,	<i>// G_INSERT_VECTOR_ELT</i></td></tr>
<tr><th id="356">356</th><td>    <var>0U</var>,	<i>// G_EXTRACT_VECTOR_ELT</i></td></tr>
<tr><th id="357">357</th><td>    <var>0U</var>,	<i>// G_SHUFFLE_VECTOR</i></td></tr>
<tr><th id="358">358</th><td>    <var>0U</var>,	<i>// G_CTTZ</i></td></tr>
<tr><th id="359">359</th><td>    <var>0U</var>,	<i>// G_CTTZ_ZERO_UNDEF</i></td></tr>
<tr><th id="360">360</th><td>    <var>0U</var>,	<i>// G_CTLZ</i></td></tr>
<tr><th id="361">361</th><td>    <var>0U</var>,	<i>// G_CTLZ_ZERO_UNDEF</i></td></tr>
<tr><th id="362">362</th><td>    <var>0U</var>,	<i>// G_CTPOP</i></td></tr>
<tr><th id="363">363</th><td>    <var>0U</var>,	<i>// G_BSWAP</i></td></tr>
<tr><th id="364">364</th><td>    <var>0U</var>,	<i>// G_BITREVERSE</i></td></tr>
<tr><th id="365">365</th><td>    <var>0U</var>,	<i>// G_FCEIL</i></td></tr>
<tr><th id="366">366</th><td>    <var>0U</var>,	<i>// G_FCOS</i></td></tr>
<tr><th id="367">367</th><td>    <var>0U</var>,	<i>// G_FSIN</i></td></tr>
<tr><th id="368">368</th><td>    <var>0U</var>,	<i>// G_FSQRT</i></td></tr>
<tr><th id="369">369</th><td>    <var>0U</var>,	<i>// G_FFLOOR</i></td></tr>
<tr><th id="370">370</th><td>    <var>0U</var>,	<i>// G_FRINT</i></td></tr>
<tr><th id="371">371</th><td>    <var>0U</var>,	<i>// G_FNEARBYINT</i></td></tr>
<tr><th id="372">372</th><td>    <var>0U</var>,	<i>// G_ADDRSPACE_CAST</i></td></tr>
<tr><th id="373">373</th><td>    <var>0U</var>,	<i>// G_BLOCK_ADDR</i></td></tr>
<tr><th id="374">374</th><td>    <var>0U</var>,	<i>// G_JUMP_TABLE</i></td></tr>
<tr><th id="375">375</th><td>    <var>0U</var>,	<i>// G_DYN_STACKALLOC</i></td></tr>
<tr><th id="376">376</th><td>    <var>0U</var>,	<i>// G_STRICT_FADD</i></td></tr>
<tr><th id="377">377</th><td>    <var>0U</var>,	<i>// G_STRICT_FSUB</i></td></tr>
<tr><th id="378">378</th><td>    <var>0U</var>,	<i>// G_STRICT_FMUL</i></td></tr>
<tr><th id="379">379</th><td>    <var>0U</var>,	<i>// G_STRICT_FDIV</i></td></tr>
<tr><th id="380">380</th><td>    <var>0U</var>,	<i>// G_STRICT_FREM</i></td></tr>
<tr><th id="381">381</th><td>    <var>0U</var>,	<i>// G_STRICT_FMA</i></td></tr>
<tr><th id="382">382</th><td>    <var>0U</var>,	<i>// G_STRICT_FSQRT</i></td></tr>
<tr><th id="383">383</th><td>    <var>0U</var>,	<i>// G_READ_REGISTER</i></td></tr>
<tr><th id="384">384</th><td>    <var>0U</var>,	<i>// G_WRITE_REGISTER</i></td></tr>
<tr><th id="385">385</th><td>    <var>0U</var>,	<i>// G_MEMCPY</i></td></tr>
<tr><th id="386">386</th><td>    <var>0U</var>,	<i>// G_MEMMOVE</i></td></tr>
<tr><th id="387">387</th><td>    <var>0U</var>,	<i>// G_MEMSET</i></td></tr>
<tr><th id="388">388</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SEQ_FADD</i></td></tr>
<tr><th id="389">389</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SEQ_FMUL</i></td></tr>
<tr><th id="390">390</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FADD</i></td></tr>
<tr><th id="391">391</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMUL</i></td></tr>
<tr><th id="392">392</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMAX</i></td></tr>
<tr><th id="393">393</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMIN</i></td></tr>
<tr><th id="394">394</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_ADD</i></td></tr>
<tr><th id="395">395</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_MUL</i></td></tr>
<tr><th id="396">396</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_AND</i></td></tr>
<tr><th id="397">397</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_OR</i></td></tr>
<tr><th id="398">398</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_XOR</i></td></tr>
<tr><th id="399">399</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SMAX</i></td></tr>
<tr><th id="400">400</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SMIN</i></td></tr>
<tr><th id="401">401</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_UMAX</i></td></tr>
<tr><th id="402">402</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_UMIN</i></td></tr>
<tr><th id="403">403</th><td>    <var>2485U</var>,	<i>// ADCWRdRr</i></td></tr>
<tr><th id="404">404</th><td>    <var>2497U</var>,	<i>// ADDWRdRr</i></td></tr>
<tr><th id="405">405</th><td>    <var>868U</var>,	<i>// ADJCALLSTACKDOWN</i></td></tr>
<tr><th id="406">406</th><td>    <var>1066U</var>,	<i>// ADJCALLSTACKUP</i></td></tr>
<tr><th id="407">407</th><td>    <var>2571U</var>,	<i>// ANDIWRdK</i></td></tr>
<tr><th id="408">408</th><td>    <var>2514U</var>,	<i>// ANDWRdRr</i></td></tr>
<tr><th id="409">409</th><td>    <var>18440U</var>,	<i>// ASRB7Rd</i></td></tr>
<tr><th id="410">410</th><td>    <var>19020U</var>,	<i>// ASRWRd</i></td></tr>
<tr><th id="411">411</th><td>    <var>931U</var>,	<i>// Asr16</i></td></tr>
<tr><th id="412">412</th><td>    <var>1021U</var>,	<i>// Asr8</i></td></tr>
<tr><th id="413">413</th><td>    <var>1097U</var>,	<i>// AtomicFence</i></td></tr>
<tr><th id="414">414</th><td>    <var>1163U</var>,	<i>// AtomicLoad16</i></td></tr>
<tr><th id="415">415</th><td>    <var>1163U</var>,	<i>// AtomicLoad8</i></td></tr>
<tr><th id="416">416</th><td>    <var>1163U</var>,	<i>// AtomicLoadAdd16</i></td></tr>
<tr><th id="417">417</th><td>    <var>1163U</var>,	<i>// AtomicLoadAdd8</i></td></tr>
<tr><th id="418">418</th><td>    <var>1163U</var>,	<i>// AtomicLoadAnd16</i></td></tr>
<tr><th id="419">419</th><td>    <var>1163U</var>,	<i>// AtomicLoadAnd8</i></td></tr>
<tr><th id="420">420</th><td>    <var>1163U</var>,	<i>// AtomicLoadOr16</i></td></tr>
<tr><th id="421">421</th><td>    <var>1163U</var>,	<i>// AtomicLoadOr8</i></td></tr>
<tr><th id="422">422</th><td>    <var>1163U</var>,	<i>// AtomicLoadSub16</i></td></tr>
<tr><th id="423">423</th><td>    <var>1163U</var>,	<i>// AtomicLoadSub8</i></td></tr>
<tr><th id="424">424</th><td>    <var>1163U</var>,	<i>// AtomicLoadXor16</i></td></tr>
<tr><th id="425">425</th><td>    <var>1163U</var>,	<i>// AtomicLoadXor8</i></td></tr>
<tr><th id="426">426</th><td>    <var>1163U</var>,	<i>// AtomicStore16</i></td></tr>
<tr><th id="427">427</th><td>    <var>1163U</var>,	<i>// AtomicStore8</i></td></tr>
<tr><th id="428">428</th><td>    <var>18980U</var>,	<i>// COMWRd</i></td></tr>
<tr><th id="429">429</th><td>    <var>2491U</var>,	<i>// CPCWRdRr</i></td></tr>
<tr><th id="430">430</th><td>    <var>2613U</var>,	<i>// CPWRdRr</i></td></tr>
<tr><th id="431">431</th><td>    <var>2624U</var>,	<i>// EORWRdRr</i></td></tr>
<tr><th id="432">432</th><td>    <var>2677U</var>,	<i>// FRMIDX</i></td></tr>
<tr><th id="433">433</th><td>    <var>2608U</var>,	<i>// INWRdA</i></td></tr>
<tr><th id="434">434</th><td>    <var>2503U</var>,	<i>// LDDWRdPtrQ</i></td></tr>
<tr><th id="435">435</th><td>    <var>2503U</var>,	<i>// LDDWRdYQ</i></td></tr>
<tr><th id="436">436</th><td>    <var>2565U</var>,	<i>// LDIWRdK</i></td></tr>
<tr><th id="437">437</th><td>    <var>2648U</var>,	<i>// LDSWRdK</i></td></tr>
<tr><th id="438">438</th><td>    <var>2509U</var>,	<i>// LDWRdPtr</i></td></tr>
<tr><th id="439">439</th><td>    <var>35277U</var>,	<i>// LDWRdPtrPd</i></td></tr>
<tr><th id="440">440</th><td>    <var>2509U</var>,	<i>// LDWRdPtrPi</i></td></tr>
<tr><th id="441">441</th><td>    <var>2602U</var>,	<i>// LPMWRdZ</i></td></tr>
<tr><th id="442">442</th><td>    <var>2602U</var>,	<i>// LPMWRdZPi</i></td></tr>
<tr><th id="443">443</th><td>    <var>18433U</var>,	<i>// LSLB7Rd</i></td></tr>
<tr><th id="444">444</th><td>    <var>18974U</var>,	<i>// LSLWRd</i></td></tr>
<tr><th id="445">445</th><td>    <var>18447U</var>,	<i>// LSRB7Rd</i></td></tr>
<tr><th id="446">446</th><td>    <var>19026U</var>,	<i>// LSRWRd</i></td></tr>
<tr><th id="447">447</th><td>    <var>901U</var>,	<i>// Lsl16</i></td></tr>
<tr><th id="448">448</th><td>    <var>993U</var>,	<i>// Lsl8</i></td></tr>
<tr><th id="449">449</th><td>    <var>946U</var>,	<i>// Lsr16</i></td></tr>
<tr><th id="450">450</th><td>    <var>1035U</var>,	<i>// Lsr8</i></td></tr>
<tr><th id="451">451</th><td>    <var>18910U</var>,	<i>// NEGWRd</i></td></tr>
<tr><th id="452">452</th><td>    <var>2578U</var>,	<i>// ORIWRdK</i></td></tr>
<tr><th id="453">453</th><td>    <var>2625U</var>,	<i>// ORWRdRr</i></td></tr>
<tr><th id="454">454</th><td>    <var>2665U</var>,	<i>// OUTWARr</i></td></tr>
<tr><th id="455">455</th><td>    <var>19002U</var>,	<i>// POPWRd</i></td></tr>
<tr><th id="456">456</th><td>    <var>18916U</var>,	<i>// PUSHWRr</i></td></tr>
<tr><th id="457">457</th><td>    <var>18454U</var>,	<i>// ROLBRd</i></td></tr>
<tr><th id="458">458</th><td>    <var>18968U</var>,	<i>// ROLWRd</i></td></tr>
<tr><th id="459">459</th><td>    <var>18460U</var>,	<i>// RORBRd</i></td></tr>
<tr><th id="460">460</th><td>    <var>19014U</var>,	<i>// RORWRd</i></td></tr>
<tr><th id="461">461</th><td>    <var>886U</var>,	<i>// Rol16</i></td></tr>
<tr><th id="462">462</th><td>    <var>979U</var>,	<i>// Rol8</i></td></tr>
<tr><th id="463">463</th><td>    <var>916U</var>,	<i>// Ror16</i></td></tr>
<tr><th id="464">464</th><td>    <var>1007U</var>,	<i>// Ror8</i></td></tr>
<tr><th id="465">465</th><td>    <var>2552U</var>,	<i>// SBCIWRdK</i></td></tr>
<tr><th id="466">466</th><td>    <var>2479U</var>,	<i>// SBCWRdRr</i></td></tr>
<tr><th id="467">467</th><td>    <var>2448U</var>,	<i>// SEXT</i></td></tr>
<tr><th id="468">468</th><td>    <var>2135U</var>,	<i>// SPREAD</i></td></tr>
<tr><th id="469">469</th><td>    <var>2186U</var>,	<i>// SPWRITE</i></td></tr>
<tr><th id="470">470</th><td>    <var>2266U</var>,	<i>// STDSPQRr</i></td></tr>
<tr><th id="471">471</th><td>    <var>4568U</var>,	<i>// STDWPtrQRr</i></td></tr>
<tr><th id="472">472</th><td>    <var>2274U</var>,	<i>// STDWSPQRr</i></td></tr>
<tr><th id="473">473</th><td>    <var>2654U</var>,	<i>// STSWKRr</i></td></tr>
<tr><th id="474">474</th><td>    <var>6791U</var>,	<i>// STWPtrPdRr</i></td></tr>
<tr><th id="475">475</th><td>    <var>55908U</var>,	<i>// STWPtrPiRr</i></td></tr>
<tr><th id="476">476</th><td>    <var>2660U</var>,	<i>// STWPtrRr</i></td></tr>
<tr><th id="477">477</th><td>    <var>2545U</var>,	<i>// SUBIWRdK</i></td></tr>
<tr><th id="478">478</th><td>    <var>2473U</var>,	<i>// SUBWRdRr</i></td></tr>
<tr><th id="479">479</th><td>    <var>961U</var>,	<i>// Select16</i></td></tr>
<tr><th id="480">480</th><td>    <var>1049U</var>,	<i>// Select8</i></td></tr>
<tr><th id="481">481</th><td>    <var>2454U</var>,	<i>// ZEXT</i></td></tr>
<tr><th id="482">482</th><td>    <var>2103U</var>,	<i>// ADCRdRr</i></td></tr>
<tr><th id="483">483</th><td>    <var>2143U</var>,	<i>// ADDRdRr</i></td></tr>
<tr><th id="484">484</th><td>    <var>2559U</var>,	<i>// ADIWRdK</i></td></tr>
<tr><th id="485">485</th><td>    <var>2244U</var>,	<i>// ANDIRdK</i></td></tr>
<tr><th id="486">486</th><td>    <var>2158U</var>,	<i>// ANDRdRr</i></td></tr>
<tr><th id="487">487</th><td>    <var>18750U</var>,	<i>// ASRRd</i></td></tr>
<tr><th id="488">488</th><td>    <var>18734U</var>,	<i>// BCLRs</i></td></tr>
<tr><th id="489">489</th><td>    <var>2153U</var>,	<i>// BLD</i></td></tr>
<tr><th id="490">490</th><td>    <var>2092U</var>,	<i>// BRBCsk</i></td></tr>
<tr><th id="491">491</th><td>    <var>2381U</var>,	<i>// BRBSsk</i></td></tr>
<tr><th id="492">492</th><td>    <var>1115U</var>,	<i>// BREAK</i></td></tr>
<tr><th id="493">493</th><td>    <var>8488U</var>,	<i>// BREQk</i></td></tr>
<tr><th id="494">494</th><td>    <var>8312U</var>,	<i>// BRGEk</i></td></tr>
<tr><th id="495">495</th><td>    <var>8461U</var>,	<i>// BRLOk</i></td></tr>
<tr><th id="496">496</th><td>    <var>8576U</var>,	<i>// BRLTk</i></td></tr>
<tr><th id="497">497</th><td>    <var>8394U</var>,	<i>// BRMIk</i></td></tr>
<tr><th id="498">498</th><td>    <var>8318U</var>,	<i>// BRNEk</i></td></tr>
<tr><th id="499">499</th><td>    <var>8434U</var>,	<i>// BRPLk</i></td></tr>
<tr><th id="500">500</th><td>    <var>8349U</var>,	<i>// BRSHk</i></td></tr>
<tr><th id="501">501</th><td>    <var>18810U</var>,	<i>// BSETs</i></td></tr>
<tr><th id="502">502</th><td>    <var>2438U</var>,	<i>// BST</i></td></tr>
<tr><th id="503">503</th><td>    <var>18668U</var>,	<i>// CALLk</i></td></tr>
<tr><th id="504">504</th><td>    <var>2217U</var>,	<i>// CBIAb</i></td></tr>
<tr><th id="505">505</th><td>    <var>18686U</var>,	<i>// COMRd</i></td></tr>
<tr><th id="506">506</th><td>    <var>2124U</var>,	<i>// CPCRdRr</i></td></tr>
<tr><th id="507">507</th><td>    <var>2256U</var>,	<i>// CPIRdK</i></td></tr>
<tr><th id="508">508</th><td>    <var>2329U</var>,	<i>// CPRdRr</i></td></tr>
<tr><th id="509">509</th><td>    <var>2180U</var>,	<i>// CPSE</i></td></tr>
<tr><th id="510">510</th><td>    <var>18492U</var>,	<i>// DECRd</i></td></tr>
<tr><th id="511">511</th><td>    <var>18776U</var>,	<i>// DESK</i></td></tr>
<tr><th id="512">512</th><td>    <var>1135U</var>,	<i>// EICALL</i></td></tr>
<tr><th id="513">513</th><td>    <var>1157U</var>,	<i>// EIJMP</i></td></tr>
<tr><th id="514">514</th><td>    <var>1142U</var>,	<i>// ELPM</i></td></tr>
<tr><th id="515">515</th><td>    <var>2307U</var>,	<i>// ELPMRdZ</i></td></tr>
<tr><th id="516">516</th><td>    <var>2307U</var>,	<i>// ELPMRdZPi</i></td></tr>
<tr><th id="517">517</th><td>    <var>2356U</var>,	<i>// EORRdRr</i></td></tr>
<tr><th id="518">518</th><td>    <var>2296U</var>,	<i>// FMUL</i></td></tr>
<tr><th id="519">519</th><td>    <var>2403U</var>,	<i>// FMULS</i></td></tr>
<tr><th id="520">520</th><td>    <var>2460U</var>,	<i>// FMULSU</i></td></tr>
<tr><th id="521">521</th><td>    <var>1136U</var>,	<i>// ICALL</i></td></tr>
<tr><th id="522">522</th><td>    <var>1158U</var>,	<i>// IJMP</i></td></tr>
<tr><th id="523">523</th><td>    <var>18503U</var>,	<i>// INCRd</i></td></tr>
<tr><th id="524">524</th><td>    <var>2313U</var>,	<i>// INRdA</i></td></tr>
<tr><th id="525">525</th><td>    <var>18718U</var>,	<i>// JMPk</i></td></tr>
<tr><th id="526">526</th><td>    <var>6183U</var>,	<i>// LACZRd</i></td></tr>
<tr><th id="527">527</th><td>    <var>6472U</var>,	<i>// LASZRd</i></td></tr>
<tr><th id="528">528</th><td>    <var>6517U</var>,	<i>// LATZRd</i></td></tr>
<tr><th id="529">529</th><td>    <var>2148U</var>,	<i>// LDDRdPtrQ</i></td></tr>
<tr><th id="530">530</th><td>    <var>2239U</var>,	<i>// LDIRdK</i></td></tr>
<tr><th id="531">531</th><td>    <var>2154U</var>,	<i>// LDRdPtr</i></td></tr>
<tr><th id="532">532</th><td>    <var>34922U</var>,	<i>// LDRdPtrPd</i></td></tr>
<tr><th id="533">533</th><td>    <var>2154U</var>,	<i>// LDRdPtrPi</i></td></tr>
<tr><th id="534">534</th><td>    <var>2387U</var>,	<i>// LDSRdK</i></td></tr>
<tr><th id="535">535</th><td>    <var>1143U</var>,	<i>// LPM</i></td></tr>
<tr><th id="536">536</th><td>    <var>2308U</var>,	<i>// LPMRdZ</i></td></tr>
<tr><th id="537">537</th><td>    <var>2308U</var>,	<i>// LPMRdZPi</i></td></tr>
<tr><th id="538">538</th><td>    <var>18755U</var>,	<i>// LSRRd</i></td></tr>
<tr><th id="539">539</th><td>    <var>2468U</var>,	<i>// MOVRdRr</i></td></tr>
<tr><th id="540">540</th><td>    <var>2671U</var>,	<i>// MOVWRdRr</i></td></tr>
<tr><th id="541">541</th><td>    <var>2297U</var>,	<i>// MULRdRr</i></td></tr>
<tr><th id="542">542</th><td>    <var>2404U</var>,	<i>// MULSRdRr</i></td></tr>
<tr><th id="543">543</th><td>    <var>2461U</var>,	<i>// MULSURdRr</i></td></tr>
<tr><th id="544">544</th><td>    <var>18579U</var>,	<i>// NEGRd</i></td></tr>
<tr><th id="545">545</th><td>    <var>1173U</var>,	<i>// NOP</i></td></tr>
<tr><th id="546">546</th><td>    <var>2261U</var>,	<i>// ORIRdK</i></td></tr>
<tr><th id="547">547</th><td>    <var>2357U</var>,	<i>// ORRdRr</i></td></tr>
<tr><th id="548">548</th><td>    <var>2443U</var>,	<i>// OUTARr</i></td></tr>
<tr><th id="549">549</th><td>    <var>18723U</var>,	<i>// POPRd</i></td></tr>
<tr><th id="550">550</th><td>    <var>18595U</var>,	<i>// PUSHRr</i></td></tr>
<tr><th id="551">551</th><td>    <var>8427U</var>,	<i>// RCALLk</i></td></tr>
<tr><th id="552">552</th><td>    <var>1181U</var>,	<i>// RET</i></td></tr>
<tr><th id="553">553</th><td>    <var>1110U</var>,	<i>// RETI</i></td></tr>
<tr><th id="554">554</th><td>    <var>8477U</var>,	<i>// RJMPk</i></td></tr>
<tr><th id="555">555</th><td>    <var>18745U</var>,	<i>// RORRd</i></td></tr>
<tr><th id="556">556</th><td>    <var>2233U</var>,	<i>// SBCIRdK</i></td></tr>
<tr><th id="557">557</th><td>    <var>2098U</var>,	<i>// SBCRdRr</i></td></tr>
<tr><th id="558">558</th><td>    <var>2222U</var>,	<i>// SBIAb</i></td></tr>
<tr><th id="559">559</th><td>    <var>2113U</var>,	<i>// SBICAb</i></td></tr>
<tr><th id="560">560</th><td>    <var>2397U</var>,	<i>// SBISAb</i></td></tr>
<tr><th id="561">561</th><td>    <var>2539U</var>,	<i>// SBIWRdK</i></td></tr>
<tr><th id="562">562</th><td>    <var>2129U</var>,	<i>// SBRCRrB</i></td></tr>
<tr><th id="563">563</th><td>    <var>2410U</var>,	<i>// SBRSRrB</i></td></tr>
<tr><th id="564">564</th><td>    <var>1151U</var>,	<i>// SLEEP</i></td></tr>
<tr><th id="565">565</th><td>    <var>1147U</var>,	<i>// SPM</i></td></tr>
<tr><th id="566">566</th><td>    <var>2685U</var>,	<i>// SPMZPi</i></td></tr>
<tr><th id="567">567</th><td>    <var>4211U</var>,	<i>// STDPtrQRr</i></td></tr>
<tr><th id="568">568</th><td>    <var>6786U</var>,	<i>// STPtrPdRr</i></td></tr>
<tr><th id="569">569</th><td>    <var>55687U</var>,	<i>// STPtrPiRr</i></td></tr>
<tr><th id="570">570</th><td>    <var>2439U</var>,	<i>// STPtrRr</i></td></tr>
<tr><th id="571">571</th><td>    <var>2416U</var>,	<i>// STSKRr</i></td></tr>
<tr><th id="572">572</th><td>    <var>2227U</var>,	<i>// SUBIRdK</i></td></tr>
<tr><th id="573">573</th><td>    <var>2082U</var>,	<i>// SUBRdRr</i></td></tr>
<tr><th id="574">574</th><td>    <var>18707U</var>,	<i>// SWAPRd</i></td></tr>
<tr><th id="575">575</th><td>    <var>1177U</var>,	<i>// WDR</i></td></tr>
<tr><th id="576">576</th><td>    <var>6296U</var>,	<i>// XCHZRd</i></td></tr>
<tr><th id="577">577</th><td>  };</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="4OpInfo1" title='OpInfo1' data-type='const uint8_t [401]' data-ref="4OpInfo1" data-ref-filename="4OpInfo1">OpInfo1</dfn>[] = {</td></tr>
<tr><th id="580">580</th><td>    <var>0U</var>,	<i>// PHI</i></td></tr>
<tr><th id="581">581</th><td>    <var>0U</var>,	<i>// INLINEASM</i></td></tr>
<tr><th id="582">582</th><td>    <var>0U</var>,	<i>// INLINEASM_BR</i></td></tr>
<tr><th id="583">583</th><td>    <var>0U</var>,	<i>// CFI_INSTRUCTION</i></td></tr>
<tr><th id="584">584</th><td>    <var>0U</var>,	<i>// EH_LABEL</i></td></tr>
<tr><th id="585">585</th><td>    <var>0U</var>,	<i>// GC_LABEL</i></td></tr>
<tr><th id="586">586</th><td>    <var>0U</var>,	<i>// ANNOTATION_LABEL</i></td></tr>
<tr><th id="587">587</th><td>    <var>0U</var>,	<i>// KILL</i></td></tr>
<tr><th id="588">588</th><td>    <var>0U</var>,	<i>// EXTRACT_SUBREG</i></td></tr>
<tr><th id="589">589</th><td>    <var>0U</var>,	<i>// INSERT_SUBREG</i></td></tr>
<tr><th id="590">590</th><td>    <var>0U</var>,	<i>// IMPLICIT_DEF</i></td></tr>
<tr><th id="591">591</th><td>    <var>0U</var>,	<i>// SUBREG_TO_REG</i></td></tr>
<tr><th id="592">592</th><td>    <var>0U</var>,	<i>// COPY_TO_REGCLASS</i></td></tr>
<tr><th id="593">593</th><td>    <var>0U</var>,	<i>// DBG_VALUE</i></td></tr>
<tr><th id="594">594</th><td>    <var>0U</var>,	<i>// DBG_INSTR_REF</i></td></tr>
<tr><th id="595">595</th><td>    <var>0U</var>,	<i>// DBG_LABEL</i></td></tr>
<tr><th id="596">596</th><td>    <var>0U</var>,	<i>// REG_SEQUENCE</i></td></tr>
<tr><th id="597">597</th><td>    <var>0U</var>,	<i>// COPY</i></td></tr>
<tr><th id="598">598</th><td>    <var>0U</var>,	<i>// BUNDLE</i></td></tr>
<tr><th id="599">599</th><td>    <var>0U</var>,	<i>// LIFETIME_START</i></td></tr>
<tr><th id="600">600</th><td>    <var>0U</var>,	<i>// LIFETIME_END</i></td></tr>
<tr><th id="601">601</th><td>    <var>0U</var>,	<i>// PSEUDO_PROBE</i></td></tr>
<tr><th id="602">602</th><td>    <var>0U</var>,	<i>// STACKMAP</i></td></tr>
<tr><th id="603">603</th><td>    <var>0U</var>,	<i>// FENTRY_CALL</i></td></tr>
<tr><th id="604">604</th><td>    <var>0U</var>,	<i>// PATCHPOINT</i></td></tr>
<tr><th id="605">605</th><td>    <var>0U</var>,	<i>// LOAD_STACK_GUARD</i></td></tr>
<tr><th id="606">606</th><td>    <var>0U</var>,	<i>// PREALLOCATED_SETUP</i></td></tr>
<tr><th id="607">607</th><td>    <var>0U</var>,	<i>// PREALLOCATED_ARG</i></td></tr>
<tr><th id="608">608</th><td>    <var>0U</var>,	<i>// STATEPOINT</i></td></tr>
<tr><th id="609">609</th><td>    <var>0U</var>,	<i>// LOCAL_ESCAPE</i></td></tr>
<tr><th id="610">610</th><td>    <var>0U</var>,	<i>// FAULTING_OP</i></td></tr>
<tr><th id="611">611</th><td>    <var>0U</var>,	<i>// PATCHABLE_OP</i></td></tr>
<tr><th id="612">612</th><td>    <var>0U</var>,	<i>// PATCHABLE_FUNCTION_ENTER</i></td></tr>
<tr><th id="613">613</th><td>    <var>0U</var>,	<i>// PATCHABLE_RET</i></td></tr>
<tr><th id="614">614</th><td>    <var>0U</var>,	<i>// PATCHABLE_FUNCTION_EXIT</i></td></tr>
<tr><th id="615">615</th><td>    <var>0U</var>,	<i>// PATCHABLE_TAIL_CALL</i></td></tr>
<tr><th id="616">616</th><td>    <var>0U</var>,	<i>// PATCHABLE_EVENT_CALL</i></td></tr>
<tr><th id="617">617</th><td>    <var>0U</var>,	<i>// PATCHABLE_TYPED_EVENT_CALL</i></td></tr>
<tr><th id="618">618</th><td>    <var>0U</var>,	<i>// ICALL_BRANCH_FUNNEL</i></td></tr>
<tr><th id="619">619</th><td>    <var>0U</var>,	<i>// G_ADD</i></td></tr>
<tr><th id="620">620</th><td>    <var>0U</var>,	<i>// G_SUB</i></td></tr>
<tr><th id="621">621</th><td>    <var>0U</var>,	<i>// G_MUL</i></td></tr>
<tr><th id="622">622</th><td>    <var>0U</var>,	<i>// G_SDIV</i></td></tr>
<tr><th id="623">623</th><td>    <var>0U</var>,	<i>// G_UDIV</i></td></tr>
<tr><th id="624">624</th><td>    <var>0U</var>,	<i>// G_SREM</i></td></tr>
<tr><th id="625">625</th><td>    <var>0U</var>,	<i>// G_UREM</i></td></tr>
<tr><th id="626">626</th><td>    <var>0U</var>,	<i>// G_AND</i></td></tr>
<tr><th id="627">627</th><td>    <var>0U</var>,	<i>// G_OR</i></td></tr>
<tr><th id="628">628</th><td>    <var>0U</var>,	<i>// G_XOR</i></td></tr>
<tr><th id="629">629</th><td>    <var>0U</var>,	<i>// G_IMPLICIT_DEF</i></td></tr>
<tr><th id="630">630</th><td>    <var>0U</var>,	<i>// G_PHI</i></td></tr>
<tr><th id="631">631</th><td>    <var>0U</var>,	<i>// G_FRAME_INDEX</i></td></tr>
<tr><th id="632">632</th><td>    <var>0U</var>,	<i>// G_GLOBAL_VALUE</i></td></tr>
<tr><th id="633">633</th><td>    <var>0U</var>,	<i>// G_EXTRACT</i></td></tr>
<tr><th id="634">634</th><td>    <var>0U</var>,	<i>// G_UNMERGE_VALUES</i></td></tr>
<tr><th id="635">635</th><td>    <var>0U</var>,	<i>// G_INSERT</i></td></tr>
<tr><th id="636">636</th><td>    <var>0U</var>,	<i>// G_MERGE_VALUES</i></td></tr>
<tr><th id="637">637</th><td>    <var>0U</var>,	<i>// G_BUILD_VECTOR</i></td></tr>
<tr><th id="638">638</th><td>    <var>0U</var>,	<i>// G_BUILD_VECTOR_TRUNC</i></td></tr>
<tr><th id="639">639</th><td>    <var>0U</var>,	<i>// G_CONCAT_VECTORS</i></td></tr>
<tr><th id="640">640</th><td>    <var>0U</var>,	<i>// G_PTRTOINT</i></td></tr>
<tr><th id="641">641</th><td>    <var>0U</var>,	<i>// G_INTTOPTR</i></td></tr>
<tr><th id="642">642</th><td>    <var>0U</var>,	<i>// G_BITCAST</i></td></tr>
<tr><th id="643">643</th><td>    <var>0U</var>,	<i>// G_FREEZE</i></td></tr>
<tr><th id="644">644</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_TRUNC</i></td></tr>
<tr><th id="645">645</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_ROUND</i></td></tr>
<tr><th id="646">646</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_LRINT</i></td></tr>
<tr><th id="647">647</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_ROUNDEVEN</i></td></tr>
<tr><th id="648">648</th><td>    <var>0U</var>,	<i>// G_READCYCLECOUNTER</i></td></tr>
<tr><th id="649">649</th><td>    <var>0U</var>,	<i>// G_LOAD</i></td></tr>
<tr><th id="650">650</th><td>    <var>0U</var>,	<i>// G_SEXTLOAD</i></td></tr>
<tr><th id="651">651</th><td>    <var>0U</var>,	<i>// G_ZEXTLOAD</i></td></tr>
<tr><th id="652">652</th><td>    <var>0U</var>,	<i>// G_INDEXED_LOAD</i></td></tr>
<tr><th id="653">653</th><td>    <var>0U</var>,	<i>// G_INDEXED_SEXTLOAD</i></td></tr>
<tr><th id="654">654</th><td>    <var>0U</var>,	<i>// G_INDEXED_ZEXTLOAD</i></td></tr>
<tr><th id="655">655</th><td>    <var>0U</var>,	<i>// G_STORE</i></td></tr>
<tr><th id="656">656</th><td>    <var>0U</var>,	<i>// G_INDEXED_STORE</i></td></tr>
<tr><th id="657">657</th><td>    <var>0U</var>,	<i>// G_ATOMIC_CMPXCHG_WITH_SUCCESS</i></td></tr>
<tr><th id="658">658</th><td>    <var>0U</var>,	<i>// G_ATOMIC_CMPXCHG</i></td></tr>
<tr><th id="659">659</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_XCHG</i></td></tr>
<tr><th id="660">660</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_ADD</i></td></tr>
<tr><th id="661">661</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_SUB</i></td></tr>
<tr><th id="662">662</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_AND</i></td></tr>
<tr><th id="663">663</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_NAND</i></td></tr>
<tr><th id="664">664</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_OR</i></td></tr>
<tr><th id="665">665</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_XOR</i></td></tr>
<tr><th id="666">666</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_MAX</i></td></tr>
<tr><th id="667">667</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_MIN</i></td></tr>
<tr><th id="668">668</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_UMAX</i></td></tr>
<tr><th id="669">669</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_UMIN</i></td></tr>
<tr><th id="670">670</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_FADD</i></td></tr>
<tr><th id="671">671</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_FSUB</i></td></tr>
<tr><th id="672">672</th><td>    <var>0U</var>,	<i>// G_FENCE</i></td></tr>
<tr><th id="673">673</th><td>    <var>0U</var>,	<i>// G_BRCOND</i></td></tr>
<tr><th id="674">674</th><td>    <var>0U</var>,	<i>// G_BRINDIRECT</i></td></tr>
<tr><th id="675">675</th><td>    <var>0U</var>,	<i>// G_INTRINSIC</i></td></tr>
<tr><th id="676">676</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_W_SIDE_EFFECTS</i></td></tr>
<tr><th id="677">677</th><td>    <var>0U</var>,	<i>// G_ANYEXT</i></td></tr>
<tr><th id="678">678</th><td>    <var>0U</var>,	<i>// G_TRUNC</i></td></tr>
<tr><th id="679">679</th><td>    <var>0U</var>,	<i>// G_CONSTANT</i></td></tr>
<tr><th id="680">680</th><td>    <var>0U</var>,	<i>// G_FCONSTANT</i></td></tr>
<tr><th id="681">681</th><td>    <var>0U</var>,	<i>// G_VASTART</i></td></tr>
<tr><th id="682">682</th><td>    <var>0U</var>,	<i>// G_VAARG</i></td></tr>
<tr><th id="683">683</th><td>    <var>0U</var>,	<i>// G_SEXT</i></td></tr>
<tr><th id="684">684</th><td>    <var>0U</var>,	<i>// G_SEXT_INREG</i></td></tr>
<tr><th id="685">685</th><td>    <var>0U</var>,	<i>// G_ZEXT</i></td></tr>
<tr><th id="686">686</th><td>    <var>0U</var>,	<i>// G_SHL</i></td></tr>
<tr><th id="687">687</th><td>    <var>0U</var>,	<i>// G_LSHR</i></td></tr>
<tr><th id="688">688</th><td>    <var>0U</var>,	<i>// G_ASHR</i></td></tr>
<tr><th id="689">689</th><td>    <var>0U</var>,	<i>// G_FSHL</i></td></tr>
<tr><th id="690">690</th><td>    <var>0U</var>,	<i>// G_FSHR</i></td></tr>
<tr><th id="691">691</th><td>    <var>0U</var>,	<i>// G_ICMP</i></td></tr>
<tr><th id="692">692</th><td>    <var>0U</var>,	<i>// G_FCMP</i></td></tr>
<tr><th id="693">693</th><td>    <var>0U</var>,	<i>// G_SELECT</i></td></tr>
<tr><th id="694">694</th><td>    <var>0U</var>,	<i>// G_UADDO</i></td></tr>
<tr><th id="695">695</th><td>    <var>0U</var>,	<i>// G_UADDE</i></td></tr>
<tr><th id="696">696</th><td>    <var>0U</var>,	<i>// G_USUBO</i></td></tr>
<tr><th id="697">697</th><td>    <var>0U</var>,	<i>// G_USUBE</i></td></tr>
<tr><th id="698">698</th><td>    <var>0U</var>,	<i>// G_SADDO</i></td></tr>
<tr><th id="699">699</th><td>    <var>0U</var>,	<i>// G_SADDE</i></td></tr>
<tr><th id="700">700</th><td>    <var>0U</var>,	<i>// G_SSUBO</i></td></tr>
<tr><th id="701">701</th><td>    <var>0U</var>,	<i>// G_SSUBE</i></td></tr>
<tr><th id="702">702</th><td>    <var>0U</var>,	<i>// G_UMULO</i></td></tr>
<tr><th id="703">703</th><td>    <var>0U</var>,	<i>// G_SMULO</i></td></tr>
<tr><th id="704">704</th><td>    <var>0U</var>,	<i>// G_UMULH</i></td></tr>
<tr><th id="705">705</th><td>    <var>0U</var>,	<i>// G_SMULH</i></td></tr>
<tr><th id="706">706</th><td>    <var>0U</var>,	<i>// G_UADDSAT</i></td></tr>
<tr><th id="707">707</th><td>    <var>0U</var>,	<i>// G_SADDSAT</i></td></tr>
<tr><th id="708">708</th><td>    <var>0U</var>,	<i>// G_USUBSAT</i></td></tr>
<tr><th id="709">709</th><td>    <var>0U</var>,	<i>// G_SSUBSAT</i></td></tr>
<tr><th id="710">710</th><td>    <var>0U</var>,	<i>// G_USHLSAT</i></td></tr>
<tr><th id="711">711</th><td>    <var>0U</var>,	<i>// G_SSHLSAT</i></td></tr>
<tr><th id="712">712</th><td>    <var>0U</var>,	<i>// G_SMULFIX</i></td></tr>
<tr><th id="713">713</th><td>    <var>0U</var>,	<i>// G_UMULFIX</i></td></tr>
<tr><th id="714">714</th><td>    <var>0U</var>,	<i>// G_SMULFIXSAT</i></td></tr>
<tr><th id="715">715</th><td>    <var>0U</var>,	<i>// G_UMULFIXSAT</i></td></tr>
<tr><th id="716">716</th><td>    <var>0U</var>,	<i>// G_SDIVFIX</i></td></tr>
<tr><th id="717">717</th><td>    <var>0U</var>,	<i>// G_UDIVFIX</i></td></tr>
<tr><th id="718">718</th><td>    <var>0U</var>,	<i>// G_SDIVFIXSAT</i></td></tr>
<tr><th id="719">719</th><td>    <var>0U</var>,	<i>// G_UDIVFIXSAT</i></td></tr>
<tr><th id="720">720</th><td>    <var>0U</var>,	<i>// G_FADD</i></td></tr>
<tr><th id="721">721</th><td>    <var>0U</var>,	<i>// G_FSUB</i></td></tr>
<tr><th id="722">722</th><td>    <var>0U</var>,	<i>// G_FMUL</i></td></tr>
<tr><th id="723">723</th><td>    <var>0U</var>,	<i>// G_FMA</i></td></tr>
<tr><th id="724">724</th><td>    <var>0U</var>,	<i>// G_FMAD</i></td></tr>
<tr><th id="725">725</th><td>    <var>0U</var>,	<i>// G_FDIV</i></td></tr>
<tr><th id="726">726</th><td>    <var>0U</var>,	<i>// G_FREM</i></td></tr>
<tr><th id="727">727</th><td>    <var>0U</var>,	<i>// G_FPOW</i></td></tr>
<tr><th id="728">728</th><td>    <var>0U</var>,	<i>// G_FPOWI</i></td></tr>
<tr><th id="729">729</th><td>    <var>0U</var>,	<i>// G_FEXP</i></td></tr>
<tr><th id="730">730</th><td>    <var>0U</var>,	<i>// G_FEXP2</i></td></tr>
<tr><th id="731">731</th><td>    <var>0U</var>,	<i>// G_FLOG</i></td></tr>
<tr><th id="732">732</th><td>    <var>0U</var>,	<i>// G_FLOG2</i></td></tr>
<tr><th id="733">733</th><td>    <var>0U</var>,	<i>// G_FLOG10</i></td></tr>
<tr><th id="734">734</th><td>    <var>0U</var>,	<i>// G_FNEG</i></td></tr>
<tr><th id="735">735</th><td>    <var>0U</var>,	<i>// G_FPEXT</i></td></tr>
<tr><th id="736">736</th><td>    <var>0U</var>,	<i>// G_FPTRUNC</i></td></tr>
<tr><th id="737">737</th><td>    <var>0U</var>,	<i>// G_FPTOSI</i></td></tr>
<tr><th id="738">738</th><td>    <var>0U</var>,	<i>// G_FPTOUI</i></td></tr>
<tr><th id="739">739</th><td>    <var>0U</var>,	<i>// G_SITOFP</i></td></tr>
<tr><th id="740">740</th><td>    <var>0U</var>,	<i>// G_UITOFP</i></td></tr>
<tr><th id="741">741</th><td>    <var>0U</var>,	<i>// G_FABS</i></td></tr>
<tr><th id="742">742</th><td>    <var>0U</var>,	<i>// G_FCOPYSIGN</i></td></tr>
<tr><th id="743">743</th><td>    <var>0U</var>,	<i>// G_FCANONICALIZE</i></td></tr>
<tr><th id="744">744</th><td>    <var>0U</var>,	<i>// G_FMINNUM</i></td></tr>
<tr><th id="745">745</th><td>    <var>0U</var>,	<i>// G_FMAXNUM</i></td></tr>
<tr><th id="746">746</th><td>    <var>0U</var>,	<i>// G_FMINNUM_IEEE</i></td></tr>
<tr><th id="747">747</th><td>    <var>0U</var>,	<i>// G_FMAXNUM_IEEE</i></td></tr>
<tr><th id="748">748</th><td>    <var>0U</var>,	<i>// G_FMINIMUM</i></td></tr>
<tr><th id="749">749</th><td>    <var>0U</var>,	<i>// G_FMAXIMUM</i></td></tr>
<tr><th id="750">750</th><td>    <var>0U</var>,	<i>// G_PTR_ADD</i></td></tr>
<tr><th id="751">751</th><td>    <var>0U</var>,	<i>// G_PTRMASK</i></td></tr>
<tr><th id="752">752</th><td>    <var>0U</var>,	<i>// G_SMIN</i></td></tr>
<tr><th id="753">753</th><td>    <var>0U</var>,	<i>// G_SMAX</i></td></tr>
<tr><th id="754">754</th><td>    <var>0U</var>,	<i>// G_UMIN</i></td></tr>
<tr><th id="755">755</th><td>    <var>0U</var>,	<i>// G_UMAX</i></td></tr>
<tr><th id="756">756</th><td>    <var>0U</var>,	<i>// G_ABS</i></td></tr>
<tr><th id="757">757</th><td>    <var>0U</var>,	<i>// G_BR</i></td></tr>
<tr><th id="758">758</th><td>    <var>0U</var>,	<i>// G_BRJT</i></td></tr>
<tr><th id="759">759</th><td>    <var>0U</var>,	<i>// G_INSERT_VECTOR_ELT</i></td></tr>
<tr><th id="760">760</th><td>    <var>0U</var>,	<i>// G_EXTRACT_VECTOR_ELT</i></td></tr>
<tr><th id="761">761</th><td>    <var>0U</var>,	<i>// G_SHUFFLE_VECTOR</i></td></tr>
<tr><th id="762">762</th><td>    <var>0U</var>,	<i>// G_CTTZ</i></td></tr>
<tr><th id="763">763</th><td>    <var>0U</var>,	<i>// G_CTTZ_ZERO_UNDEF</i></td></tr>
<tr><th id="764">764</th><td>    <var>0U</var>,	<i>// G_CTLZ</i></td></tr>
<tr><th id="765">765</th><td>    <var>0U</var>,	<i>// G_CTLZ_ZERO_UNDEF</i></td></tr>
<tr><th id="766">766</th><td>    <var>0U</var>,	<i>// G_CTPOP</i></td></tr>
<tr><th id="767">767</th><td>    <var>0U</var>,	<i>// G_BSWAP</i></td></tr>
<tr><th id="768">768</th><td>    <var>0U</var>,	<i>// G_BITREVERSE</i></td></tr>
<tr><th id="769">769</th><td>    <var>0U</var>,	<i>// G_FCEIL</i></td></tr>
<tr><th id="770">770</th><td>    <var>0U</var>,	<i>// G_FCOS</i></td></tr>
<tr><th id="771">771</th><td>    <var>0U</var>,	<i>// G_FSIN</i></td></tr>
<tr><th id="772">772</th><td>    <var>0U</var>,	<i>// G_FSQRT</i></td></tr>
<tr><th id="773">773</th><td>    <var>0U</var>,	<i>// G_FFLOOR</i></td></tr>
<tr><th id="774">774</th><td>    <var>0U</var>,	<i>// G_FRINT</i></td></tr>
<tr><th id="775">775</th><td>    <var>0U</var>,	<i>// G_FNEARBYINT</i></td></tr>
<tr><th id="776">776</th><td>    <var>0U</var>,	<i>// G_ADDRSPACE_CAST</i></td></tr>
<tr><th id="777">777</th><td>    <var>0U</var>,	<i>// G_BLOCK_ADDR</i></td></tr>
<tr><th id="778">778</th><td>    <var>0U</var>,	<i>// G_JUMP_TABLE</i></td></tr>
<tr><th id="779">779</th><td>    <var>0U</var>,	<i>// G_DYN_STACKALLOC</i></td></tr>
<tr><th id="780">780</th><td>    <var>0U</var>,	<i>// G_STRICT_FADD</i></td></tr>
<tr><th id="781">781</th><td>    <var>0U</var>,	<i>// G_STRICT_FSUB</i></td></tr>
<tr><th id="782">782</th><td>    <var>0U</var>,	<i>// G_STRICT_FMUL</i></td></tr>
<tr><th id="783">783</th><td>    <var>0U</var>,	<i>// G_STRICT_FDIV</i></td></tr>
<tr><th id="784">784</th><td>    <var>0U</var>,	<i>// G_STRICT_FREM</i></td></tr>
<tr><th id="785">785</th><td>    <var>0U</var>,	<i>// G_STRICT_FMA</i></td></tr>
<tr><th id="786">786</th><td>    <var>0U</var>,	<i>// G_STRICT_FSQRT</i></td></tr>
<tr><th id="787">787</th><td>    <var>0U</var>,	<i>// G_READ_REGISTER</i></td></tr>
<tr><th id="788">788</th><td>    <var>0U</var>,	<i>// G_WRITE_REGISTER</i></td></tr>
<tr><th id="789">789</th><td>    <var>0U</var>,	<i>// G_MEMCPY</i></td></tr>
<tr><th id="790">790</th><td>    <var>0U</var>,	<i>// G_MEMMOVE</i></td></tr>
<tr><th id="791">791</th><td>    <var>0U</var>,	<i>// G_MEMSET</i></td></tr>
<tr><th id="792">792</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SEQ_FADD</i></td></tr>
<tr><th id="793">793</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SEQ_FMUL</i></td></tr>
<tr><th id="794">794</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FADD</i></td></tr>
<tr><th id="795">795</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMUL</i></td></tr>
<tr><th id="796">796</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMAX</i></td></tr>
<tr><th id="797">797</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMIN</i></td></tr>
<tr><th id="798">798</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_ADD</i></td></tr>
<tr><th id="799">799</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_MUL</i></td></tr>
<tr><th id="800">800</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_AND</i></td></tr>
<tr><th id="801">801</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_OR</i></td></tr>
<tr><th id="802">802</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_XOR</i></td></tr>
<tr><th id="803">803</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SMAX</i></td></tr>
<tr><th id="804">804</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SMIN</i></td></tr>
<tr><th id="805">805</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_UMAX</i></td></tr>
<tr><th id="806">806</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_UMIN</i></td></tr>
<tr><th id="807">807</th><td>    <var>0U</var>,	<i>// ADCWRdRr</i></td></tr>
<tr><th id="808">808</th><td>    <var>0U</var>,	<i>// ADDWRdRr</i></td></tr>
<tr><th id="809">809</th><td>    <var>0U</var>,	<i>// ADJCALLSTACKDOWN</i></td></tr>
<tr><th id="810">810</th><td>    <var>0U</var>,	<i>// ADJCALLSTACKUP</i></td></tr>
<tr><th id="811">811</th><td>    <var>0U</var>,	<i>// ANDIWRdK</i></td></tr>
<tr><th id="812">812</th><td>    <var>0U</var>,	<i>// ANDWRdRr</i></td></tr>
<tr><th id="813">813</th><td>    <var>0U</var>,	<i>// ASRB7Rd</i></td></tr>
<tr><th id="814">814</th><td>    <var>0U</var>,	<i>// ASRWRd</i></td></tr>
<tr><th id="815">815</th><td>    <var>0U</var>,	<i>// Asr16</i></td></tr>
<tr><th id="816">816</th><td>    <var>0U</var>,	<i>// Asr8</i></td></tr>
<tr><th id="817">817</th><td>    <var>0U</var>,	<i>// AtomicFence</i></td></tr>
<tr><th id="818">818</th><td>    <var>0U</var>,	<i>// AtomicLoad16</i></td></tr>
<tr><th id="819">819</th><td>    <var>0U</var>,	<i>// AtomicLoad8</i></td></tr>
<tr><th id="820">820</th><td>    <var>0U</var>,	<i>// AtomicLoadAdd16</i></td></tr>
<tr><th id="821">821</th><td>    <var>0U</var>,	<i>// AtomicLoadAdd8</i></td></tr>
<tr><th id="822">822</th><td>    <var>0U</var>,	<i>// AtomicLoadAnd16</i></td></tr>
<tr><th id="823">823</th><td>    <var>0U</var>,	<i>// AtomicLoadAnd8</i></td></tr>
<tr><th id="824">824</th><td>    <var>0U</var>,	<i>// AtomicLoadOr16</i></td></tr>
<tr><th id="825">825</th><td>    <var>0U</var>,	<i>// AtomicLoadOr8</i></td></tr>
<tr><th id="826">826</th><td>    <var>0U</var>,	<i>// AtomicLoadSub16</i></td></tr>
<tr><th id="827">827</th><td>    <var>0U</var>,	<i>// AtomicLoadSub8</i></td></tr>
<tr><th id="828">828</th><td>    <var>0U</var>,	<i>// AtomicLoadXor16</i></td></tr>
<tr><th id="829">829</th><td>    <var>0U</var>,	<i>// AtomicLoadXor8</i></td></tr>
<tr><th id="830">830</th><td>    <var>0U</var>,	<i>// AtomicStore16</i></td></tr>
<tr><th id="831">831</th><td>    <var>0U</var>,	<i>// AtomicStore8</i></td></tr>
<tr><th id="832">832</th><td>    <var>0U</var>,	<i>// COMWRd</i></td></tr>
<tr><th id="833">833</th><td>    <var>2U</var>,	<i>// CPCWRdRr</i></td></tr>
<tr><th id="834">834</th><td>    <var>2U</var>,	<i>// CPWRdRr</i></td></tr>
<tr><th id="835">835</th><td>    <var>0U</var>,	<i>// EORWRdRr</i></td></tr>
<tr><th id="836">836</th><td>    <var>18U</var>,	<i>// FRMIDX</i></td></tr>
<tr><th id="837">837</th><td>    <var>2U</var>,	<i>// INWRdA</i></td></tr>
<tr><th id="838">838</th><td>    <var>4U</var>,	<i>// LDDWRdPtrQ</i></td></tr>
<tr><th id="839">839</th><td>    <var>4U</var>,	<i>// LDDWRdYQ</i></td></tr>
<tr><th id="840">840</th><td>    <var>2U</var>,	<i>// LDIWRdK</i></td></tr>
<tr><th id="841">841</th><td>    <var>2U</var>,	<i>// LDSWRdK</i></td></tr>
<tr><th id="842">842</th><td>    <var>2U</var>,	<i>// LDWRdPtr</i></td></tr>
<tr><th id="843">843</th><td>    <var>0U</var>,	<i>// LDWRdPtrPd</i></td></tr>
<tr><th id="844">844</th><td>    <var>32U</var>,	<i>// LDWRdPtrPi</i></td></tr>
<tr><th id="845">845</th><td>    <var>2U</var>,	<i>// LPMWRdZ</i></td></tr>
<tr><th id="846">846</th><td>    <var>34U</var>,	<i>// LPMWRdZPi</i></td></tr>
<tr><th id="847">847</th><td>    <var>0U</var>,	<i>// LSLB7Rd</i></td></tr>
<tr><th id="848">848</th><td>    <var>0U</var>,	<i>// LSLWRd</i></td></tr>
<tr><th id="849">849</th><td>    <var>0U</var>,	<i>// LSRB7Rd</i></td></tr>
<tr><th id="850">850</th><td>    <var>0U</var>,	<i>// LSRWRd</i></td></tr>
<tr><th id="851">851</th><td>    <var>0U</var>,	<i>// Lsl16</i></td></tr>
<tr><th id="852">852</th><td>    <var>0U</var>,	<i>// Lsl8</i></td></tr>
<tr><th id="853">853</th><td>    <var>0U</var>,	<i>// Lsr16</i></td></tr>
<tr><th id="854">854</th><td>    <var>0U</var>,	<i>// Lsr8</i></td></tr>
<tr><th id="855">855</th><td>    <var>0U</var>,	<i>// NEGWRd</i></td></tr>
<tr><th id="856">856</th><td>    <var>0U</var>,	<i>// ORIWRdK</i></td></tr>
<tr><th id="857">857</th><td>    <var>0U</var>,	<i>// ORWRdRr</i></td></tr>
<tr><th id="858">858</th><td>    <var>2U</var>,	<i>// OUTWARr</i></td></tr>
<tr><th id="859">859</th><td>    <var>0U</var>,	<i>// POPWRd</i></td></tr>
<tr><th id="860">860</th><td>    <var>0U</var>,	<i>// PUSHWRr</i></td></tr>
<tr><th id="861">861</th><td>    <var>0U</var>,	<i>// ROLBRd</i></td></tr>
<tr><th id="862">862</th><td>    <var>0U</var>,	<i>// ROLWRd</i></td></tr>
<tr><th id="863">863</th><td>    <var>0U</var>,	<i>// RORBRd</i></td></tr>
<tr><th id="864">864</th><td>    <var>0U</var>,	<i>// RORWRd</i></td></tr>
<tr><th id="865">865</th><td>    <var>0U</var>,	<i>// Rol16</i></td></tr>
<tr><th id="866">866</th><td>    <var>0U</var>,	<i>// Rol8</i></td></tr>
<tr><th id="867">867</th><td>    <var>0U</var>,	<i>// Ror16</i></td></tr>
<tr><th id="868">868</th><td>    <var>0U</var>,	<i>// Ror8</i></td></tr>
<tr><th id="869">869</th><td>    <var>0U</var>,	<i>// SBCIWRdK</i></td></tr>
<tr><th id="870">870</th><td>    <var>0U</var>,	<i>// SBCWRdRr</i></td></tr>
<tr><th id="871">871</th><td>    <var>2U</var>,	<i>// SEXT</i></td></tr>
<tr><th id="872">872</th><td>    <var>2U</var>,	<i>// SPREAD</i></td></tr>
<tr><th id="873">873</th><td>    <var>2U</var>,	<i>// SPWRITE</i></td></tr>
<tr><th id="874">874</th><td>    <var>0U</var>,	<i>// STDSPQRr</i></td></tr>
<tr><th id="875">875</th><td>    <var>0U</var>,	<i>// STDWPtrQRr</i></td></tr>
<tr><th id="876">876</th><td>    <var>0U</var>,	<i>// STDWSPQRr</i></td></tr>
<tr><th id="877">877</th><td>    <var>2U</var>,	<i>// STSWKRr</i></td></tr>
<tr><th id="878">878</th><td>    <var>0U</var>,	<i>// STWPtrPdRr</i></td></tr>
<tr><th id="879">879</th><td>    <var>0U</var>,	<i>// STWPtrPiRr</i></td></tr>
<tr><th id="880">880</th><td>    <var>2U</var>,	<i>// STWPtrRr</i></td></tr>
<tr><th id="881">881</th><td>    <var>0U</var>,	<i>// SUBIWRdK</i></td></tr>
<tr><th id="882">882</th><td>    <var>0U</var>,	<i>// SUBWRdRr</i></td></tr>
<tr><th id="883">883</th><td>    <var>0U</var>,	<i>// Select16</i></td></tr>
<tr><th id="884">884</th><td>    <var>0U</var>,	<i>// Select8</i></td></tr>
<tr><th id="885">885</th><td>    <var>2U</var>,	<i>// ZEXT</i></td></tr>
<tr><th id="886">886</th><td>    <var>0U</var>,	<i>// ADCRdRr</i></td></tr>
<tr><th id="887">887</th><td>    <var>0U</var>,	<i>// ADDRdRr</i></td></tr>
<tr><th id="888">888</th><td>    <var>0U</var>,	<i>// ADIWRdK</i></td></tr>
<tr><th id="889">889</th><td>    <var>0U</var>,	<i>// ANDIRdK</i></td></tr>
<tr><th id="890">890</th><td>    <var>0U</var>,	<i>// ANDRdRr</i></td></tr>
<tr><th id="891">891</th><td>    <var>0U</var>,	<i>// ASRRd</i></td></tr>
<tr><th id="892">892</th><td>    <var>0U</var>,	<i>// BCLRs</i></td></tr>
<tr><th id="893">893</th><td>    <var>2U</var>,	<i>// BLD</i></td></tr>
<tr><th id="894">894</th><td>    <var>6U</var>,	<i>// BRBCsk</i></td></tr>
<tr><th id="895">895</th><td>    <var>6U</var>,	<i>// BRBSsk</i></td></tr>
<tr><th id="896">896</th><td>    <var>0U</var>,	<i>// BREAK</i></td></tr>
<tr><th id="897">897</th><td>    <var>0U</var>,	<i>// BREQk</i></td></tr>
<tr><th id="898">898</th><td>    <var>0U</var>,	<i>// BRGEk</i></td></tr>
<tr><th id="899">899</th><td>    <var>0U</var>,	<i>// BRLOk</i></td></tr>
<tr><th id="900">900</th><td>    <var>0U</var>,	<i>// BRLTk</i></td></tr>
<tr><th id="901">901</th><td>    <var>0U</var>,	<i>// BRMIk</i></td></tr>
<tr><th id="902">902</th><td>    <var>0U</var>,	<i>// BRNEk</i></td></tr>
<tr><th id="903">903</th><td>    <var>0U</var>,	<i>// BRPLk</i></td></tr>
<tr><th id="904">904</th><td>    <var>0U</var>,	<i>// BRSHk</i></td></tr>
<tr><th id="905">905</th><td>    <var>0U</var>,	<i>// BSETs</i></td></tr>
<tr><th id="906">906</th><td>    <var>2U</var>,	<i>// BST</i></td></tr>
<tr><th id="907">907</th><td>    <var>0U</var>,	<i>// CALLk</i></td></tr>
<tr><th id="908">908</th><td>    <var>2U</var>,	<i>// CBIAb</i></td></tr>
<tr><th id="909">909</th><td>    <var>0U</var>,	<i>// COMRd</i></td></tr>
<tr><th id="910">910</th><td>    <var>2U</var>,	<i>// CPCRdRr</i></td></tr>
<tr><th id="911">911</th><td>    <var>2U</var>,	<i>// CPIRdK</i></td></tr>
<tr><th id="912">912</th><td>    <var>2U</var>,	<i>// CPRdRr</i></td></tr>
<tr><th id="913">913</th><td>    <var>2U</var>,	<i>// CPSE</i></td></tr>
<tr><th id="914">914</th><td>    <var>0U</var>,	<i>// DECRd</i></td></tr>
<tr><th id="915">915</th><td>    <var>0U</var>,	<i>// DESK</i></td></tr>
<tr><th id="916">916</th><td>    <var>0U</var>,	<i>// EICALL</i></td></tr>
<tr><th id="917">917</th><td>    <var>0U</var>,	<i>// EIJMP</i></td></tr>
<tr><th id="918">918</th><td>    <var>0U</var>,	<i>// ELPM</i></td></tr>
<tr><th id="919">919</th><td>    <var>2U</var>,	<i>// ELPMRdZ</i></td></tr>
<tr><th id="920">920</th><td>    <var>34U</var>,	<i>// ELPMRdZPi</i></td></tr>
<tr><th id="921">921</th><td>    <var>0U</var>,	<i>// EORRdRr</i></td></tr>
<tr><th id="922">922</th><td>    <var>2U</var>,	<i>// FMUL</i></td></tr>
<tr><th id="923">923</th><td>    <var>2U</var>,	<i>// FMULS</i></td></tr>
<tr><th id="924">924</th><td>    <var>2U</var>,	<i>// FMULSU</i></td></tr>
<tr><th id="925">925</th><td>    <var>0U</var>,	<i>// ICALL</i></td></tr>
<tr><th id="926">926</th><td>    <var>0U</var>,	<i>// IJMP</i></td></tr>
<tr><th id="927">927</th><td>    <var>0U</var>,	<i>// INCRd</i></td></tr>
<tr><th id="928">928</th><td>    <var>2U</var>,	<i>// INRdA</i></td></tr>
<tr><th id="929">929</th><td>    <var>0U</var>,	<i>// JMPk</i></td></tr>
<tr><th id="930">930</th><td>    <var>8U</var>,	<i>// LACZRd</i></td></tr>
<tr><th id="931">931</th><td>    <var>8U</var>,	<i>// LASZRd</i></td></tr>
<tr><th id="932">932</th><td>    <var>8U</var>,	<i>// LATZRd</i></td></tr>
<tr><th id="933">933</th><td>    <var>4U</var>,	<i>// LDDRdPtrQ</i></td></tr>
<tr><th id="934">934</th><td>    <var>2U</var>,	<i>// LDIRdK</i></td></tr>
<tr><th id="935">935</th><td>    <var>2U</var>,	<i>// LDRdPtr</i></td></tr>
<tr><th id="936">936</th><td>    <var>0U</var>,	<i>// LDRdPtrPd</i></td></tr>
<tr><th id="937">937</th><td>    <var>32U</var>,	<i>// LDRdPtrPi</i></td></tr>
<tr><th id="938">938</th><td>    <var>2U</var>,	<i>// LDSRdK</i></td></tr>
<tr><th id="939">939</th><td>    <var>0U</var>,	<i>// LPM</i></td></tr>
<tr><th id="940">940</th><td>    <var>2U</var>,	<i>// LPMRdZ</i></td></tr>
<tr><th id="941">941</th><td>    <var>34U</var>,	<i>// LPMRdZPi</i></td></tr>
<tr><th id="942">942</th><td>    <var>0U</var>,	<i>// LSRRd</i></td></tr>
<tr><th id="943">943</th><td>    <var>2U</var>,	<i>// MOVRdRr</i></td></tr>
<tr><th id="944">944</th><td>    <var>2U</var>,	<i>// MOVWRdRr</i></td></tr>
<tr><th id="945">945</th><td>    <var>2U</var>,	<i>// MULRdRr</i></td></tr>
<tr><th id="946">946</th><td>    <var>2U</var>,	<i>// MULSRdRr</i></td></tr>
<tr><th id="947">947</th><td>    <var>2U</var>,	<i>// MULSURdRr</i></td></tr>
<tr><th id="948">948</th><td>    <var>0U</var>,	<i>// NEGRd</i></td></tr>
<tr><th id="949">949</th><td>    <var>0U</var>,	<i>// NOP</i></td></tr>
<tr><th id="950">950</th><td>    <var>0U</var>,	<i>// ORIRdK</i></td></tr>
<tr><th id="951">951</th><td>    <var>0U</var>,	<i>// ORRdRr</i></td></tr>
<tr><th id="952">952</th><td>    <var>2U</var>,	<i>// OUTARr</i></td></tr>
<tr><th id="953">953</th><td>    <var>0U</var>,	<i>// POPRd</i></td></tr>
<tr><th id="954">954</th><td>    <var>0U</var>,	<i>// PUSHRr</i></td></tr>
<tr><th id="955">955</th><td>    <var>0U</var>,	<i>// RCALLk</i></td></tr>
<tr><th id="956">956</th><td>    <var>0U</var>,	<i>// RET</i></td></tr>
<tr><th id="957">957</th><td>    <var>0U</var>,	<i>// RETI</i></td></tr>
<tr><th id="958">958</th><td>    <var>0U</var>,	<i>// RJMPk</i></td></tr>
<tr><th id="959">959</th><td>    <var>0U</var>,	<i>// RORRd</i></td></tr>
<tr><th id="960">960</th><td>    <var>0U</var>,	<i>// SBCIRdK</i></td></tr>
<tr><th id="961">961</th><td>    <var>0U</var>,	<i>// SBCRdRr</i></td></tr>
<tr><th id="962">962</th><td>    <var>2U</var>,	<i>// SBIAb</i></td></tr>
<tr><th id="963">963</th><td>    <var>2U</var>,	<i>// SBICAb</i></td></tr>
<tr><th id="964">964</th><td>    <var>2U</var>,	<i>// SBISAb</i></td></tr>
<tr><th id="965">965</th><td>    <var>0U</var>,	<i>// SBIWRdK</i></td></tr>
<tr><th id="966">966</th><td>    <var>2U</var>,	<i>// SBRCRrB</i></td></tr>
<tr><th id="967">967</th><td>    <var>2U</var>,	<i>// SBRSRrB</i></td></tr>
<tr><th id="968">968</th><td>    <var>0U</var>,	<i>// SLEEP</i></td></tr>
<tr><th id="969">969</th><td>    <var>0U</var>,	<i>// SPM</i></td></tr>
<tr><th id="970">970</th><td>    <var>1U</var>,	<i>// SPMZPi</i></td></tr>
<tr><th id="971">971</th><td>    <var>0U</var>,	<i>// STDPtrQRr</i></td></tr>
<tr><th id="972">972</th><td>    <var>0U</var>,	<i>// STPtrPdRr</i></td></tr>
<tr><th id="973">973</th><td>    <var>0U</var>,	<i>// STPtrPiRr</i></td></tr>
<tr><th id="974">974</th><td>    <var>2U</var>,	<i>// STPtrRr</i></td></tr>
<tr><th id="975">975</th><td>    <var>2U</var>,	<i>// STSKRr</i></td></tr>
<tr><th id="976">976</th><td>    <var>0U</var>,	<i>// SUBIRdK</i></td></tr>
<tr><th id="977">977</th><td>    <var>0U</var>,	<i>// SUBRdRr</i></td></tr>
<tr><th id="978">978</th><td>    <var>0U</var>,	<i>// SWAPRd</i></td></tr>
<tr><th id="979">979</th><td>    <var>0U</var>,	<i>// WDR</i></td></tr>
<tr><th id="980">980</th><td>    <var>8U</var>,	<i>// XCHZRd</i></td></tr>
<tr><th id="981">981</th><td>  };</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <i>// Emit the opcode for the instruction.</i></td></tr>
<tr><th id="984">984</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="5Bits" title='Bits' data-type='uint32_t' data-ref="5Bits" data-ref-filename="5Bits">Bits</dfn> = <var>0</var>;</td></tr>
<tr><th id="985">985</th><td>  <a class="local col5 ref" href="#5Bits" title='Bits' data-ref="5Bits" data-ref-filename="5Bits">Bits</a> |= <a class="local col3 ref" href="#3OpInfo0" title='OpInfo0' data-ref="3OpInfo0" data-ref-filename="3OpInfo0">OpInfo0</a>[<a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI" data-ref-filename="1MI">MI</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()] &lt;&lt; <var>0</var>;</td></tr>
<tr><th id="986">986</th><td>  <a class="local col5 ref" href="#5Bits" title='Bits' data-ref="5Bits" data-ref-filename="5Bits">Bits</a> |= <a class="local col4 ref" href="#4OpInfo1" title='OpInfo1' data-ref="4OpInfo1" data-ref-filename="4OpInfo1">OpInfo1</a>[<a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI" data-ref-filename="1MI">MI</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()] &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="987">987</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col2 ref" href="#2AsmStrs" title='AsmStrs' data-ref="2AsmStrs" data-ref-filename="2AsmStrs">AsmStrs</a>+(<a class="local col5 ref" href="#5Bits" title='Bits' data-ref="5Bits" data-ref-filename="5Bits">Bits</a> &amp; <var>2047</var>)-<var>1</var>, <a class="local col5 ref" href="#5Bits" title='Bits' data-ref="5Bits" data-ref-filename="5Bits">Bits</a>};</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>}</td></tr>
<tr><th id="990">990</th><td><i class="doc">/// printInstruction - This method is automatically generated by tablegen</i></td></tr>
<tr><th id="991">991</th><td><i class="doc">/// from the instruction set description.</i></td></tr>
<tr><th id="992">992</th><td><em>void</em> <a class="type" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.h.html#llvm::AVRInstPrinter" title='llvm::AVRInstPrinter' data-ref="llvm::AVRInstPrinter" data-ref-filename="llvm..AVRInstPrinter">AVRInstPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm14AVRInstPrinter16printInstructionEPKNS_6MCInstEmRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printInstruction' data-ref="_ZN4llvm14AVRInstPrinter16printInstructionEPKNS_6MCInstEmRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter16printInstructionEPKNS_6MCInstEmRNS_11raw_ostreamE">printInstruction</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MCInst *' data-ref="6MI" data-ref-filename="6MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="7Address" title='Address' data-type='uint64_t' data-ref="7Address" data-ref-filename="7Address">Address</dfn>, <a class="type" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="8O" data-ref-filename="8O">O</dfn>) {</td></tr>
<tr><th id="993">993</th><td>  <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t"</q>;</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <em>auto</em> <dfn class="local col9 decl" id="9MnemonicInfo" title='MnemonicInfo' data-type='std::pair&lt;const char *, unsigned long&gt;' data-ref="9MnemonicInfo" data-ref-filename="9MnemonicInfo">MnemonicInfo</dfn> = <a class="virtual member fn" href="#_ZN4llvm14AVRInstPrinter11getMnemonicEPKNS_6MCInstE" title='llvm::AVRInstPrinter::getMnemonic' data-ref="_ZN4llvm14AVRInstPrinter11getMnemonicEPKNS_6MCInstE" data-ref-filename="_ZN4llvm14AVRInstPrinter11getMnemonicEPKNS_6MCInstE">getMnemonic</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>);</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col9 ref" href="#9MnemonicInfo" title='MnemonicInfo' data-ref="9MnemonicInfo" data-ref-filename="9MnemonicInfo">MnemonicInfo</a>.<span class='ref field' title='std::pair&lt;const char *, unsigned long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="10Bits" title='Bits' data-type='uint32_t' data-ref="10Bits" data-ref-filename="10Bits">Bits</dfn> = <a class="local col9 ref" href="#9MnemonicInfo" title='MnemonicInfo' data-ref="9MnemonicInfo" data-ref-filename="9MnemonicInfo">MnemonicInfo</a>.<span class='ref field' title='std::pair&lt;const char *, unsigned long&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1000">1000</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Bits != <var>0</var> &amp;&amp; <q>"Cannot print this instruction."</q>);</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <i>// Fragment 0 encoded into 3 bits for 5 unique commands.</i></td></tr>
<tr><th id="1003">1003</th><td>  <b>switch</b> ((<a class="local col0 ref" href="#10Bits" title='Bits' data-ref="10Bits" data-ref-filename="10Bits">Bits</a> &gt;&gt; <var>11</var>) &amp; <var>7</var>) {</td></tr>
<tr><th id="1004">1004</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="1005">1005</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1006">1006</th><td>    <i>// DBG_VALUE, DBG_INSTR_REF, DBG_LABEL, BUNDLE, LIFETIME_START, LIFETIME_...</i></td></tr>
<tr><th id="1007">1007</th><td>    <b>return</b>;</td></tr>
<tr><th id="1008">1008</th><td>    <b>break</b>;</td></tr>
<tr><th id="1009">1009</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1010">1010</th><td>    <i>// ADCWRdRr, ADDWRdRr, ANDIWRdK, ANDWRdRr, ASRB7Rd, ASRWRd, COMWRd, CPCWR...</i></td></tr>
<tr><th id="1011">1011</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1012">1012</th><td>    <b>break</b>;</td></tr>
<tr><th id="1013">1013</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1014">1014</th><td>    <i>// STDWPtrQRr, STDPtrQRr</i></td></tr>
<tr><th id="1015">1015</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter10printMemriEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printMemri' data-ref="_ZN4llvm14AVRInstPrinter10printMemriEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter10printMemriEPKNS_6MCInstEjRNS_11raw_ostreamE">printMemri</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1016">1016</th><td>    <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="1017">1017</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1018">1018</th><td>    <b>return</b>;</td></tr>
<tr><th id="1019">1019</th><td>    <b>break</b>;</td></tr>
<tr><th id="1020">1020</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1021">1021</th><td>    <i>// STWPtrPdRr, STWPtrPiRr, LACZRd, LASZRd, LATZRd, STPtrPdRr, STPtrPiRr, ...</i></td></tr>
<tr><th id="1022">1022</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1023">1023</th><td>    <b>break</b>;</td></tr>
<tr><th id="1024">1024</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1025">1025</th><td>    <i>// BREQk, BRGEk, BRLOk, BRLTk, BRMIk, BRNEk, BRPLk, BRSHk, RCALLk, RJMPk</i></td></tr>
<tr><th id="1026">1026</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printPCRelImm' data-ref="_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE">printPCRelImm</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1027">1027</th><td>    <b>return</b>;</td></tr>
<tr><th id="1028">1028</th><td>    <b>break</b>;</td></tr>
<tr><th id="1029">1029</th><td>  }</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <i>// Fragment 1 encoded into 3 bits for 5 unique commands.</i></td></tr>
<tr><th id="1033">1033</th><td>  <b>switch</b> ((<a class="local col0 ref" href="#10Bits" title='Bits' data-ref="10Bits" data-ref-filename="10Bits">Bits</a> &gt;&gt; <var>14</var>) &amp; <var>7</var>) {</td></tr>
<tr><th id="1034">1034</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="1035">1035</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1036">1036</th><td>    <i>// ADCWRdRr, ADDWRdRr, ANDIWRdK, ANDWRdRr, CPCWRdRr, CPWRdRr, EORWRdRr, F...</i></td></tr>
<tr><th id="1037">1037</th><td>    <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="1038">1038</th><td>    <b>break</b>;</td></tr>
<tr><th id="1039">1039</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1040">1040</th><td>    <i>// ASRB7Rd, ASRWRd, COMWRd, LSLB7Rd, LSLWRd, LSRB7Rd, LSRWRd, NEGWRd, POP...</i></td></tr>
<tr><th id="1041">1041</th><td>    <b>return</b>;</td></tr>
<tr><th id="1042">1042</th><td>    <b>break</b>;</td></tr>
<tr><th id="1043">1043</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1044">1044</th><td>    <i>// LDWRdPtrPd, LDRdPtrPd</i></td></tr>
<tr><th id="1045">1045</th><td>    <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", -"</q>;</td></tr>
<tr><th id="1046">1046</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1047">1047</th><td>    <b>return</b>;</td></tr>
<tr><th id="1048">1048</th><td>    <b>break</b>;</td></tr>
<tr><th id="1049">1049</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1050">1050</th><td>    <i>// STWPtrPiRr, STPtrPiRr</i></td></tr>
<tr><th id="1051">1051</th><td>    <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"+, "</q>;</td></tr>
<tr><th id="1052">1052</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1053">1053</th><td>    <b>return</b>;</td></tr>
<tr><th id="1054">1054</th><td>    <b>break</b>;</td></tr>
<tr><th id="1055">1055</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1056">1056</th><td>    <i>// SPMZPi</i></td></tr>
<tr><th id="1057">1057</th><td>    <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'+'</kbd>;</td></tr>
<tr><th id="1058">1058</th><td>    <b>return</b>;</td></tr>
<tr><th id="1059">1059</th><td>    <b>break</b>;</td></tr>
<tr><th id="1060">1060</th><td>  }</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <i>// Fragment 2 encoded into 3 bits for 5 unique commands.</i></td></tr>
<tr><th id="1064">1064</th><td>  <b>switch</b> ((<a class="local col0 ref" href="#10Bits" title='Bits' data-ref="10Bits" data-ref-filename="10Bits">Bits</a> &gt;&gt; <var>17</var>) &amp; <var>7</var>) {</td></tr>
<tr><th id="1065">1065</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="1066">1066</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1067">1067</th><td>    <i>// ADCWRdRr, ADDWRdRr, ANDIWRdK, ANDWRdRr, EORWRdRr, LDWRdPtrPi, ORIWRdK,...</i></td></tr>
<tr><th id="1068">1068</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1069">1069</th><td>    <b>break</b>;</td></tr>
<tr><th id="1070">1070</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1071">1071</th><td>    <i>// CPCWRdRr, CPWRdRr, FRMIDX, INWRdA, LDIWRdK, LDSWRdK, LDWRdPtr, LPMWRdZ...</i></td></tr>
<tr><th id="1072">1072</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1073">1073</th><td>    <b>break</b>;</td></tr>
<tr><th id="1074">1074</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1075">1075</th><td>    <i>// LDDWRdPtrQ, LDDWRdYQ, LDDRdPtrQ</i></td></tr>
<tr><th id="1076">1076</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter10printMemriEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printMemri' data-ref="_ZN4llvm14AVRInstPrinter10printMemriEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter10printMemriEPKNS_6MCInstEjRNS_11raw_ostreamE">printMemri</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1077">1077</th><td>    <b>return</b>;</td></tr>
<tr><th id="1078">1078</th><td>    <b>break</b>;</td></tr>
<tr><th id="1079">1079</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1080">1080</th><td>    <i>// BRBCsk, BRBSsk</i></td></tr>
<tr><th id="1081">1081</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printPCRelImm' data-ref="_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE">printPCRelImm</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1082">1082</th><td>    <b>return</b>;</td></tr>
<tr><th id="1083">1083</th><td>    <b>break</b>;</td></tr>
<tr><th id="1084">1084</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1085">1085</th><td>    <i>// LACZRd, LASZRd, LATZRd, XCHZRd</i></td></tr>
<tr><th id="1086">1086</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1087">1087</th><td>    <b>return</b>;</td></tr>
<tr><th id="1088">1088</th><td>    <b>break</b>;</td></tr>
<tr><th id="1089">1089</th><td>  }</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>  <i>// Fragment 3 encoded into 2 bits for 3 unique commands.</i></td></tr>
<tr><th id="1093">1093</th><td>  <b>switch</b> ((<a class="local col0 ref" href="#10Bits" title='Bits' data-ref="10Bits" data-ref-filename="10Bits">Bits</a> &gt;&gt; <var>20</var>) &amp; <var>3</var>) {</td></tr>
<tr><th id="1094">1094</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="1095">1095</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1096">1096</th><td>    <i>// ADCWRdRr, ADDWRdRr, ANDIWRdK, ANDWRdRr, CPCWRdRr, CPWRdRr, EORWRdRr, I...</i></td></tr>
<tr><th id="1097">1097</th><td>    <b>return</b>;</td></tr>
<tr><th id="1098">1098</th><td>    <b>break</b>;</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1100">1100</th><td>    <i>// FRMIDX</i></td></tr>
<tr><th id="1101">1101</th><td>    <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="1102">1102</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a></span>);</td></tr>
<tr><th id="1103">1103</th><td>    <b>return</b>;</td></tr>
<tr><th id="1104">1104</th><td>    <b>break</b>;</td></tr>
<tr><th id="1105">1105</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1106">1106</th><td>    <i>// LDWRdPtrPi, LPMWRdZPi, ELPMRdZPi, LDRdPtrPi, LPMRdZPi</i></td></tr>
<tr><th id="1107">1107</th><td>    <a class="local col8 ref" href="#8O" title='O' data-ref="8O" data-ref-filename="8O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'+'</kbd>;</td></tr>
<tr><th id="1108">1108</th><td>    <b>return</b>;</td></tr>
<tr><th id="1109">1109</th><td>    <b>break</b>;</td></tr>
<tr><th id="1110">1110</th><td>  }</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>}</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><i class="doc">/// getRegisterName - This method is automatically generated by tblgen</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc">/// from the register set description.  This returns the assembler name</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc">/// for the specified register.</i></td></tr>
<tr><th id="1118">1118</th><td><em>const</em> <em>char</em> *<a class="type" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.h.html#llvm::AVRInstPrinter" title='llvm::AVRInstPrinter' data-ref="llvm::AVRInstPrinter" data-ref-filename="llvm..AVRInstPrinter">AVRInstPrinter</a>::</td></tr>
<tr><th id="1119">1119</th><td><dfn class="decl def fn" id="_ZN4llvm14AVRInstPrinter15getRegisterNameEjj" title='llvm::AVRInstPrinter::getRegisterName' data-ref="_ZN4llvm14AVRInstPrinter15getRegisterNameEjj" data-ref-filename="_ZN4llvm14AVRInstPrinter15getRegisterNameEjj">getRegisterName</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11RegNo" title='RegNo' data-type='unsigned int' data-ref="11RegNo" data-ref-filename="11RegNo">RegNo</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12AltIdx" title='AltIdx' data-type='unsigned int' data-ref="12AltIdx" data-ref-filename="12AltIdx">AltIdx</dfn>) {</td></tr>
<tr><th id="1120">1120</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegNo &amp;&amp; RegNo &lt; <var>62</var> &amp;&amp; <q>"Invalid register number!"</q>);</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td><u>#<span data-ppcond="1123">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="1124">1124</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="1125">1125</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="1126">1126</th><td><u>#<span data-ppcond="1123">endif</span></u></td></tr>
<tr><th id="1127">1127</th><td>  <em>static</em> <em>const</em> <em>char</em> <dfn class="local col3 decl" id="13AsmStrsNoRegAltName" title='AsmStrsNoRegAltName' data-type='const char [231]' data-ref="13AsmStrsNoRegAltName" data-ref-filename="13AsmStrsNoRegAltName">AsmStrsNoRegAltName</dfn>[] = {</td></tr>
<tr><th id="1128">1128</th><td>  <i>/* 0 */</i> <q>"r11:r10\0"</q></td></tr>
<tr><th id="1129">1129</th><td>  <i>/* 8 */</i> <q>"r21:r20\0"</q></td></tr>
<tr><th id="1130">1130</th><td>  <i>/* 16 */</i> <q>"r31:r30\0"</q></td></tr>
<tr><th id="1131">1131</th><td>  <i>/* 24 */</i> <q>"r1:r0\0"</q></td></tr>
<tr><th id="1132">1132</th><td>  <i>/* 30 */</i> <q>"r12:r11\0"</q></td></tr>
<tr><th id="1133">1133</th><td>  <i>/* 38 */</i> <q>"r22:r21\0"</q></td></tr>
<tr><th id="1134">1134</th><td>  <i>/* 46 */</i> <q>"r31\0"</q></td></tr>
<tr><th id="1135">1135</th><td>  <i>/* 50 */</i> <q>"r1\0"</q></td></tr>
<tr><th id="1136">1136</th><td>  <i>/* 53 */</i> <q>"r13:r12\0"</q></td></tr>
<tr><th id="1137">1137</th><td>  <i>/* 61 */</i> <q>"r23:r22\0"</q></td></tr>
<tr><th id="1138">1138</th><td>  <i>/* 69 */</i> <q>"r3:r2\0"</q></td></tr>
<tr><th id="1139">1139</th><td>  <i>/* 75 */</i> <q>"r14:r13\0"</q></td></tr>
<tr><th id="1140">1140</th><td>  <i>/* 83 */</i> <q>"r24:r23\0"</q></td></tr>
<tr><th id="1141">1141</th><td>  <i>/* 91 */</i> <q>"r3\0"</q></td></tr>
<tr><th id="1142">1142</th><td>  <i>/* 94 */</i> <q>"r15:r14\0"</q></td></tr>
<tr><th id="1143">1143</th><td>  <i>/* 102 */</i> <q>"r25:r24\0"</q></td></tr>
<tr><th id="1144">1144</th><td>  <i>/* 110 */</i> <q>"r5:r4\0"</q></td></tr>
<tr><th id="1145">1145</th><td>  <i>/* 116 */</i> <q>"r16:r15\0"</q></td></tr>
<tr><th id="1146">1146</th><td>  <i>/* 124 */</i> <q>"r26:r25\0"</q></td></tr>
<tr><th id="1147">1147</th><td>  <i>/* 132 */</i> <q>"r5\0"</q></td></tr>
<tr><th id="1148">1148</th><td>  <i>/* 135 */</i> <q>"r17:r16\0"</q></td></tr>
<tr><th id="1149">1149</th><td>  <i>/* 143 */</i> <q>"r27:r26\0"</q></td></tr>
<tr><th id="1150">1150</th><td>  <i>/* 151 */</i> <q>"r7:r6\0"</q></td></tr>
<tr><th id="1151">1151</th><td>  <i>/* 157 */</i> <q>"r18:r17\0"</q></td></tr>
<tr><th id="1152">1152</th><td>  <i>/* 165 */</i> <q>"r27\0"</q></td></tr>
<tr><th id="1153">1153</th><td>  <i>/* 169 */</i> <q>"r7\0"</q></td></tr>
<tr><th id="1154">1154</th><td>  <i>/* 172 */</i> <q>"r19:r18\0"</q></td></tr>
<tr><th id="1155">1155</th><td>  <i>/* 180 */</i> <q>"r29:r28\0"</q></td></tr>
<tr><th id="1156">1156</th><td>  <i>/* 188 */</i> <q>"r9:r8\0"</q></td></tr>
<tr><th id="1157">1157</th><td>  <i>/* 194 */</i> <q>"r20:r19\0"</q></td></tr>
<tr><th id="1158">1158</th><td>  <i>/* 202 */</i> <q>"r29\0"</q></td></tr>
<tr><th id="1159">1159</th><td>  <i>/* 206 */</i> <q>"r10:r9\0"</q></td></tr>
<tr><th id="1160">1160</th><td>  <i>/* 213 */</i> <q>"SPH\0"</q></td></tr>
<tr><th id="1161">1161</th><td>  <i>/* 217 */</i> <q>"SPL\0"</q></td></tr>
<tr><th id="1162">1162</th><td>  <i>/* 221 */</i> <q>"SP\0"</q></td></tr>
<tr><th id="1163">1163</th><td>  <i>/* 224 */</i> <q>"FLAGS\0"</q></td></tr>
<tr><th id="1164">1164</th><td>};</td></tr>
<tr><th id="1165">1165</th><td><u>#<span data-ppcond="1165">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="1166">1166</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1167">1167</th><td><u>#<span data-ppcond="1165">endif</span></u></td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="14RegAsmOffsetNoRegAltName" title='RegAsmOffsetNoRegAltName' data-type='const uint8_t [61]' data-ref="14RegAsmOffsetNoRegAltName" data-ref-filename="14RegAsmOffsetNoRegAltName">RegAsmOffsetNoRegAltName</dfn>[] = {</td></tr>
<tr><th id="1170">1170</th><td>    <var>221</var>, <var>213</var>, <var>217</var>, <var>224</var>, <var>27</var>, <var>50</var>, <var>72</var>, <var>91</var>, <var>113</var>, <var>132</var>, <var>154</var>, <var>169</var>, <var>191</var>, <var>210</var>, </td></tr>
<tr><th id="1171">1171</th><td>    <var>4</var>, <var>34</var>, <var>57</var>, <var>79</var>, <var>98</var>, <var>120</var>, <var>139</var>, <var>161</var>, <var>176</var>, <var>198</var>, <var>12</var>, <var>42</var>, <var>65</var>, <var>87</var>, </td></tr>
<tr><th id="1172">1172</th><td>    <var>106</var>, <var>128</var>, <var>147</var>, <var>165</var>, <var>184</var>, <var>202</var>, <var>20</var>, <var>46</var>, <var>24</var>, <var>69</var>, <var>110</var>, <var>151</var>, <var>188</var>, <var>206</var>, </td></tr>
<tr><th id="1173">1173</th><td>    <var>0</var>, <var>30</var>, <var>53</var>, <var>75</var>, <var>94</var>, <var>116</var>, <var>135</var>, <var>157</var>, <var>172</var>, <var>194</var>, <var>8</var>, <var>38</var>, <var>61</var>, <var>83</var>, </td></tr>
<tr><th id="1174">1174</th><td>    <var>102</var>, <var>124</var>, <var>143</var>, <var>180</var>, <var>16</var>, </td></tr>
<tr><th id="1175">1175</th><td>  };</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td><u>#<span data-ppcond="1178">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="1179">1179</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="1180">1180</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="1181">1181</th><td><u>#<span data-ppcond="1178">endif</span></u></td></tr>
<tr><th id="1182">1182</th><td>  <em>static</em> <em>const</em> <em>char</em> <dfn class="local col5 decl" id="15AsmStrsptr" title='AsmStrsptr' data-type='const char [7]' data-ref="15AsmStrsptr" data-ref-filename="15AsmStrsptr">AsmStrsptr</dfn>[] = {</td></tr>
<tr><th id="1183">1183</th><td>  <i>/* 0 */</i> <q>"X\0"</q></td></tr>
<tr><th id="1184">1184</th><td>  <i>/* 2 */</i> <q>"Y\0"</q></td></tr>
<tr><th id="1185">1185</th><td>  <i>/* 4 */</i> <q>"Z\0"</q></td></tr>
<tr><th id="1186">1186</th><td>};</td></tr>
<tr><th id="1187">1187</th><td><u>#<span data-ppcond="1187">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="1188">1188</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1189">1189</th><td><u>#<span data-ppcond="1187">endif</span></u></td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="16RegAsmOffsetptr" title='RegAsmOffsetptr' data-type='const uint8_t [61]' data-ref="16RegAsmOffsetptr" data-ref-filename="16RegAsmOffsetptr">RegAsmOffsetptr</dfn>[] = {</td></tr>
<tr><th id="1192">1192</th><td>    <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, </td></tr>
<tr><th id="1193">1193</th><td>    <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, </td></tr>
<tr><th id="1194">1194</th><td>    <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, </td></tr>
<tr><th id="1195">1195</th><td>    <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, </td></tr>
<tr><th id="1196">1196</th><td>    <var>1</var>, <var>1</var>, <var>0</var>, <var>2</var>, <var>4</var>, </td></tr>
<tr><th id="1197">1197</th><td>  };</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <b>switch</b>(<a class="local col2 ref" href="#12AltIdx" title='AltIdx' data-ref="12AltIdx" data-ref-filename="12AltIdx">AltIdx</a>) {</td></tr>
<tr><th id="1200">1200</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register alt name index!"</q>);</td></tr>
<tr><th id="1201">1201</th><td>  <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::NoRegAltName" title='llvm::AVR::NoRegAltName' data-ref="llvm::AVR::NoRegAltName" data-ref-filename="llvm..AVR..NoRegAltName">NoRegAltName</a>:</td></tr>
<tr><th id="1202">1202</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(*(AsmStrsNoRegAltName+RegAsmOffsetNoRegAltName[RegNo-<var>1</var>]) &amp;&amp;</td></tr>
<tr><th id="1203">1203</th><td>           <q>"Invalid alt name index for register!"</q>);</td></tr>
<tr><th id="1204">1204</th><td>    <b>return</b> <a class="local col3 ref" href="#13AsmStrsNoRegAltName" title='AsmStrsNoRegAltName' data-ref="13AsmStrsNoRegAltName" data-ref-filename="13AsmStrsNoRegAltName">AsmStrsNoRegAltName</a>+<a class="local col4 ref" href="#14RegAsmOffsetNoRegAltName" title='RegAsmOffsetNoRegAltName' data-ref="14RegAsmOffsetNoRegAltName" data-ref-filename="14RegAsmOffsetNoRegAltName">RegAsmOffsetNoRegAltName</a>[<a class="local col1 ref" href="#11RegNo" title='RegNo' data-ref="11RegNo" data-ref-filename="11RegNo">RegNo</a>-<var>1</var>];</td></tr>
<tr><th id="1205">1205</th><td>  <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::ptr" title='llvm::AVR::ptr' data-ref="llvm::AVR::ptr" data-ref-filename="llvm..AVR..ptr">ptr</a>:</td></tr>
<tr><th id="1206">1206</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(*(AsmStrsptr+RegAsmOffsetptr[RegNo-<var>1</var>]) &amp;&amp;</td></tr>
<tr><th id="1207">1207</th><td>           <q>"Invalid alt name index for register!"</q>);</td></tr>
<tr><th id="1208">1208</th><td>    <b>return</b> <a class="local col5 ref" href="#15AsmStrsptr" title='AsmStrsptr' data-ref="15AsmStrsptr" data-ref-filename="15AsmStrsptr">AsmStrsptr</a>+<a class="local col6 ref" href="#16RegAsmOffsetptr" title='RegAsmOffsetptr' data-ref="16RegAsmOffsetptr" data-ref-filename="16RegAsmOffsetptr">RegAsmOffsetptr</a>[<a class="local col1 ref" href="#11RegNo" title='RegNo' data-ref="11RegNo" data-ref-filename="11RegNo">RegNo</a>-<var>1</var>];</td></tr>
<tr><th id="1209">1209</th><td>  }</td></tr>
<tr><th id="1210">1210</th><td>}</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td><u>#<span data-ppcond="1212">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#32" data-ref="_M/PRINT_ALIAS_INSTR">PRINT_ALIAS_INSTR</a></u></td></tr>
<tr><th id="1213">1213</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#32" data-ref="_M/PRINT_ALIAS_INSTR">PRINT_ALIAS_INSTR</a></u></td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><em>bool</em> <a class="type" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.h.html#llvm::AVRInstPrinter" title='llvm::AVRInstPrinter' data-ref="llvm::AVRInstPrinter" data-ref-filename="llvm..AVRInstPrinter">AVRInstPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm14AVRInstPrinter15printAliasInstrEPKNS_6MCInstEmRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printAliasInstr' data-ref="_ZN4llvm14AVRInstPrinter15printAliasInstrEPKNS_6MCInstEmRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter15printAliasInstrEPKNS_6MCInstEmRNS_11raw_ostreamE">printAliasInstr</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MCInst *' data-ref="17MI" data-ref-filename="17MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="18Address" title='Address' data-type='uint64_t' data-ref="18Address" data-ref-filename="18Address">Address</dfn>, <a class="type" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="19OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="19OS" data-ref-filename="19OS">OS</dfn>) {</td></tr>
<tr><th id="1216">1216</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::PatternsForOpcode" title='llvm::PatternsForOpcode' data-ref="llvm::PatternsForOpcode" data-ref-filename="llvm..PatternsForOpcode">PatternsForOpcode</a> <dfn class="local col0 decl" id="20OpToPatterns" title='OpToPatterns' data-type='const llvm::PatternsForOpcode [8]' data-ref="20OpToPatterns" data-ref-filename="20OpToPatterns">OpToPatterns</dfn>[] = {</td></tr>
<tr><th id="1217">1217</th><td>    {<span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADCRdRr" title='llvm::AVR::ADCRdRr' data-ref="llvm::AVR::ADCRdRr" data-ref-filename="llvm..AVR..ADCRdRr">ADCRdRr</a>, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="1218">1218</th><td>    {<span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADDRdRr" title='llvm::AVR::ADDRdRr' data-ref="llvm::AVR::ADDRdRr" data-ref-filename="llvm..AVR..ADDRdRr">ADDRdRr</a>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1219">1219</th><td>    {<span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ANDRdRr" title='llvm::AVR::ANDRdRr' data-ref="llvm::AVR::ANDRdRr" data-ref-filename="llvm..AVR..ANDRdRr">ANDRdRr</a>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1220">1220</th><td>    {<span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BCLRs" title='llvm::AVR::BCLRs' data-ref="llvm::AVR::BCLRs" data-ref-filename="llvm..AVR..BCLRs">BCLRs</a>, <var>3</var>, <var>8</var> },</td></tr>
<tr><th id="1221">1221</th><td>    {<span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRBCsk" title='llvm::AVR::BRBCsk' data-ref="llvm::AVR::BRBCsk" data-ref-filename="llvm..AVR..BRBCsk">BRBCsk</a>, <var>11</var>, <var>5</var> },</td></tr>
<tr><th id="1222">1222</th><td>    {<span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRBSsk" title='llvm::AVR::BRBSsk' data-ref="llvm::AVR::BRBSsk" data-ref-filename="llvm..AVR..BRBSsk">BRBSsk</a>, <var>16</var>, <var>5</var> },</td></tr>
<tr><th id="1223">1223</th><td>    {<span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BSETs" title='llvm::AVR::BSETs' data-ref="llvm::AVR::BSETs" data-ref-filename="llvm..AVR..BSETs">BSETs</a>, <var>21</var>, <var>8</var> },</td></tr>
<tr><th id="1224">1224</th><td>    {<span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::EORRdRr" title='llvm::AVR::EORRdRr' data-ref="llvm::AVR::EORRdRr" data-ref-filename="llvm..AVR..EORRdRr">EORRdRr</a>, <var>29</var>, <var>1</var> },</td></tr>
<tr><th id="1225">1225</th><td>  };</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPattern" title='llvm::AliasPattern' data-ref="llvm::AliasPattern" data-ref-filename="llvm..AliasPattern">AliasPattern</a> <dfn class="local col1 decl" id="21Patterns" title='Patterns' data-type='const llvm::AliasPattern [30]' data-ref="21Patterns" data-ref-filename="21Patterns">Patterns</dfn>[] = {</td></tr>
<tr><th id="1228">1228</th><td>    <i>// AVR::ADCRdRr - 0</i></td></tr>
<tr><th id="1229">1229</th><td>    {<var>0</var>, <var>0</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="1230">1230</th><td>    <i>// AVR::ADDRdRr - 1</i></td></tr>
<tr><th id="1231">1231</th><td>    {<var>7</var>, <var>3</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="1232">1232</th><td>    <i>// AVR::ANDRdRr - 2</i></td></tr>
<tr><th id="1233">1233</th><td>    {<var>14</var>, <var>6</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="1234">1234</th><td>    <i>// AVR::BCLRs - 3</i></td></tr>
<tr><th id="1235">1235</th><td>    {<var>21</var>, <var>9</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1236">1236</th><td>    {<var>25</var>, <var>10</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1237">1237</th><td>    {<var>29</var>, <var>11</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1238">1238</th><td>    {<var>33</var>, <var>12</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1239">1239</th><td>    {<var>37</var>, <var>13</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1240">1240</th><td>    {<var>41</var>, <var>14</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1241">1241</th><td>    {<var>45</var>, <var>15</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1242">1242</th><td>    {<var>49</var>, <var>16</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1243">1243</th><td>    <i>// AVR::BRBCsk - 11</i></td></tr>
<tr><th id="1244">1244</th><td>    {<var>53</var>, <var>17</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1245">1245</th><td>    {<var>63</var>, <var>18</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1246">1246</th><td>    {<var>73</var>, <var>19</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1247">1247</th><td>    {<var>83</var>, <var>20</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1248">1248</th><td>    {<var>93</var>, <var>21</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1249">1249</th><td>    <i>// AVR::BRBSsk - 16</i></td></tr>
<tr><th id="1250">1250</th><td>    {<var>103</var>, <var>22</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1251">1251</th><td>    {<var>113</var>, <var>23</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1252">1252</th><td>    {<var>123</var>, <var>24</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1253">1253</th><td>    {<var>133</var>, <var>25</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1254">1254</th><td>    {<var>143</var>, <var>26</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="1255">1255</th><td>    <i>// AVR::BSETs - 21</i></td></tr>
<tr><th id="1256">1256</th><td>    {<var>153</var>, <var>27</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1257">1257</th><td>    {<var>157</var>, <var>28</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1258">1258</th><td>    {<var>161</var>, <var>29</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1259">1259</th><td>    {<var>165</var>, <var>30</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1260">1260</th><td>    {<var>169</var>, <var>31</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1261">1261</th><td>    {<var>173</var>, <var>32</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1262">1262</th><td>    {<var>177</var>, <var>33</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1263">1263</th><td>    {<var>181</var>, <var>34</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="1264">1264</th><td>    <i>// AVR::EORRdRr - 29</i></td></tr>
<tr><th id="1265">1265</th><td>    {<var>185</var>, <var>35</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="1266">1266</th><td>  };</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a> <dfn class="local col2 decl" id="22Conds" title='Conds' data-type='const llvm::AliasPatternCond [38]' data-ref="22Conds" data-ref-filename="22Conds">Conds</dfn>[] = {</td></tr>
<tr><th id="1269">1269</th><td>    <i>// (ADCRdRr GPR8:$rd, GPR8:$rd) - 0</i></td></tr>
<tr><th id="1270">1270</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::GPR8RegClassID" title='llvm::AVR::GPR8RegClassID' data-ref="llvm::AVR::GPR8RegClassID" data-ref-filename="llvm..AVR..GPR8RegClassID">GPR8RegClassID</a>},</td></tr>
<tr><th id="1271">1271</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Ignore" title='llvm::AliasPatternCond::K_Ignore' data-ref="llvm::AliasPatternCond::K_Ignore" data-ref-filename="llvm..AliasPatternCond..K_Ignore">K_Ignore</a>, <var>0</var>},</td></tr>
<tr><th id="1272">1272</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="1273">1273</th><td>    <i>// (ADDRdRr GPR8:$rd, GPR8:$rd) - 3</i></td></tr>
<tr><th id="1274">1274</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::GPR8RegClassID" title='llvm::AVR::GPR8RegClassID' data-ref="llvm::AVR::GPR8RegClassID" data-ref-filename="llvm..AVR..GPR8RegClassID">GPR8RegClassID</a>},</td></tr>
<tr><th id="1275">1275</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Ignore" title='llvm::AliasPatternCond::K_Ignore' data-ref="llvm::AliasPatternCond::K_Ignore" data-ref-filename="llvm..AliasPatternCond..K_Ignore">K_Ignore</a>, <var>0</var>},</td></tr>
<tr><th id="1276">1276</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="1277">1277</th><td>    <i>// (ANDRdRr GPR8:$rd, GPR8:$rd) - 6</i></td></tr>
<tr><th id="1278">1278</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::GPR8RegClassID" title='llvm::AVR::GPR8RegClassID' data-ref="llvm::AVR::GPR8RegClassID" data-ref-filename="llvm..AVR..GPR8RegClassID">GPR8RegClassID</a>},</td></tr>
<tr><th id="1279">1279</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Ignore" title='llvm::AliasPatternCond::K_Ignore' data-ref="llvm::AliasPatternCond::K_Ignore" data-ref-filename="llvm..AliasPatternCond..K_Ignore">K_Ignore</a>, <var>0</var>},</td></tr>
<tr><th id="1280">1280</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="1281">1281</th><td>    <i>// (BCLRs 0) - 9</i></td></tr>
<tr><th id="1282">1282</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="1283">1283</th><td>    <i>// (BCLRs 1) - 10</i></td></tr>
<tr><th id="1284">1284</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>1</var>)},</td></tr>
<tr><th id="1285">1285</th><td>    <i>// (BCLRs 2) - 11</i></td></tr>
<tr><th id="1286">1286</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>2</var>)},</td></tr>
<tr><th id="1287">1287</th><td>    <i>// (BCLRs 3) - 12</i></td></tr>
<tr><th id="1288">1288</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>3</var>)},</td></tr>
<tr><th id="1289">1289</th><td>    <i>// (BCLRs 4) - 13</i></td></tr>
<tr><th id="1290">1290</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>4</var>)},</td></tr>
<tr><th id="1291">1291</th><td>    <i>// (BCLRs 5) - 14</i></td></tr>
<tr><th id="1292">1292</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>5</var>)},</td></tr>
<tr><th id="1293">1293</th><td>    <i>// (BCLRs 6) - 15</i></td></tr>
<tr><th id="1294">1294</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>6</var>)},</td></tr>
<tr><th id="1295">1295</th><td>    <i>// (BCLRs 7) - 16</i></td></tr>
<tr><th id="1296">1296</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>7</var>)},</td></tr>
<tr><th id="1297">1297</th><td>    <i>// (BRBCsk 0, relbrtarget_7:$k) - 17</i></td></tr>
<tr><th id="1298">1298</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="1299">1299</th><td>    <i>// (BRBCsk 5, relbrtarget_7:$k) - 18</i></td></tr>
<tr><th id="1300">1300</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>5</var>)},</td></tr>
<tr><th id="1301">1301</th><td>    <i>// (BRBCsk 6, relbrtarget_7:$k) - 19</i></td></tr>
<tr><th id="1302">1302</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>6</var>)},</td></tr>
<tr><th id="1303">1303</th><td>    <i>// (BRBCsk 3, relbrtarget_7:$k) - 20</i></td></tr>
<tr><th id="1304">1304</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>3</var>)},</td></tr>
<tr><th id="1305">1305</th><td>    <i>// (BRBCsk 7, relbrtarget_7:$k) - 21</i></td></tr>
<tr><th id="1306">1306</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>7</var>)},</td></tr>
<tr><th id="1307">1307</th><td>    <i>// (BRBSsk 0, relbrtarget_7:$k) - 22</i></td></tr>
<tr><th id="1308">1308</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="1309">1309</th><td>    <i>// (BRBSsk 5, relbrtarget_7:$k) - 23</i></td></tr>
<tr><th id="1310">1310</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>5</var>)},</td></tr>
<tr><th id="1311">1311</th><td>    <i>// (BRBSsk 6, relbrtarget_7:$k) - 24</i></td></tr>
<tr><th id="1312">1312</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>6</var>)},</td></tr>
<tr><th id="1313">1313</th><td>    <i>// (BRBSsk 3, relbrtarget_7:$k) - 25</i></td></tr>
<tr><th id="1314">1314</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>3</var>)},</td></tr>
<tr><th id="1315">1315</th><td>    <i>// (BRBSsk 7, relbrtarget_7:$k) - 26</i></td></tr>
<tr><th id="1316">1316</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>7</var>)},</td></tr>
<tr><th id="1317">1317</th><td>    <i>// (BSETs 0) - 27</i></td></tr>
<tr><th id="1318">1318</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="1319">1319</th><td>    <i>// (BSETs 1) - 28</i></td></tr>
<tr><th id="1320">1320</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>1</var>)},</td></tr>
<tr><th id="1321">1321</th><td>    <i>// (BSETs 2) - 29</i></td></tr>
<tr><th id="1322">1322</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>2</var>)},</td></tr>
<tr><th id="1323">1323</th><td>    <i>// (BSETs 3) - 30</i></td></tr>
<tr><th id="1324">1324</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>3</var>)},</td></tr>
<tr><th id="1325">1325</th><td>    <i>// (BSETs 4) - 31</i></td></tr>
<tr><th id="1326">1326</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>4</var>)},</td></tr>
<tr><th id="1327">1327</th><td>    <i>// (BSETs 5) - 32</i></td></tr>
<tr><th id="1328">1328</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>5</var>)},</td></tr>
<tr><th id="1329">1329</th><td>    <i>// (BSETs 6) - 33</i></td></tr>
<tr><th id="1330">1330</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>6</var>)},</td></tr>
<tr><th id="1331">1331</th><td>    <i>// (BSETs 7) - 34</i></td></tr>
<tr><th id="1332">1332</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>7</var>)},</td></tr>
<tr><th id="1333">1333</th><td>    <i>// (EORRdRr GPR8:$rd, GPR8:$rd) - 35</i></td></tr>
<tr><th id="1334">1334</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::GPR8RegClassID" title='llvm::AVR::GPR8RegClassID' data-ref="llvm::AVR::GPR8RegClassID" data-ref-filename="llvm..AVR..GPR8RegClassID">GPR8RegClassID</a>},</td></tr>
<tr><th id="1335">1335</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Ignore" title='llvm::AliasPatternCond::K_Ignore' data-ref="llvm::AliasPatternCond::K_Ignore" data-ref-filename="llvm..AliasPatternCond..K_Ignore">K_Ignore</a>, <var>0</var>},</td></tr>
<tr><th id="1336">1336</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="1337">1337</th><td>  };</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>  <em>static</em> <em>const</em> <em>char</em> <dfn class="local col3 decl" id="23AsmStrings" title='AsmStrings' data-type='const char [193]' data-ref="23AsmStrings" data-ref-filename="23AsmStrings">AsmStrings</dfn>[] =</td></tr>
<tr><th id="1340">1340</th><td>    <i>/* 0 */</i> <q>"rol	$\x01\0"</q></td></tr>
<tr><th id="1341">1341</th><td>    <i>/* 7 */</i> <q>"lsl	$\x01\0"</q></td></tr>
<tr><th id="1342">1342</th><td>    <i>/* 14 */</i> <q>"tst	$\x01\0"</q></td></tr>
<tr><th id="1343">1343</th><td>    <i>/* 21 */</i> <q>"clc\0"</q></td></tr>
<tr><th id="1344">1344</th><td>    <i>/* 25 */</i> <q>"clz\0"</q></td></tr>
<tr><th id="1345">1345</th><td>    <i>/* 29 */</i> <q>"cln\0"</q></td></tr>
<tr><th id="1346">1346</th><td>    <i>/* 33 */</i> <q>"clv\0"</q></td></tr>
<tr><th id="1347">1347</th><td>    <i>/* 37 */</i> <q>"cls\0"</q></td></tr>
<tr><th id="1348">1348</th><td>    <i>/* 41 */</i> <q>"clh\0"</q></td></tr>
<tr><th id="1349">1349</th><td>    <i>/* 45 */</i> <q>"clt\0"</q></td></tr>
<tr><th id="1350">1350</th><td>    <i>/* 49 */</i> <q>"cli\0"</q></td></tr>
<tr><th id="1351">1351</th><td>    <i>/* 53 */</i> <q>"brcc	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1352">1352</th><td>    <i>/* 63 */</i> <q>"brhc	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1353">1353</th><td>    <i>/* 73 */</i> <q>"brtc	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1354">1354</th><td>    <i>/* 83 */</i> <q>"brvc	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1355">1355</th><td>    <i>/* 93 */</i> <q>"brid	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1356">1356</th><td>    <i>/* 103 */</i> <q>"brcs	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1357">1357</th><td>    <i>/* 113 */</i> <q>"brhs	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1358">1358</th><td>    <i>/* 123 */</i> <q>"brts	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1359">1359</th><td>    <i>/* 133 */</i> <q>"brvs	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1360">1360</th><td>    <i>/* 143 */</i> <q>"brie	$\xFF\x02\x01\0"</q></td></tr>
<tr><th id="1361">1361</th><td>    <i>/* 153 */</i> <q>"sec\0"</q></td></tr>
<tr><th id="1362">1362</th><td>    <i>/* 157 */</i> <q>"sez\0"</q></td></tr>
<tr><th id="1363">1363</th><td>    <i>/* 161 */</i> <q>"sen\0"</q></td></tr>
<tr><th id="1364">1364</th><td>    <i>/* 165 */</i> <q>"sev\0"</q></td></tr>
<tr><th id="1365">1365</th><td>    <i>/* 169 */</i> <q>"ses\0"</q></td></tr>
<tr><th id="1366">1366</th><td>    <i>/* 173 */</i> <q>"seh\0"</q></td></tr>
<tr><th id="1367">1367</th><td>    <i>/* 177 */</i> <q>"set\0"</q></td></tr>
<tr><th id="1368">1368</th><td>    <i>/* 181 */</i> <q>"sei\0"</q></td></tr>
<tr><th id="1369">1369</th><td>    <i>/* 185 */</i> <q>"clr	$\x01\0"</q></td></tr>
<tr><th id="1370">1370</th><td>  ;</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td><u>#<span data-ppcond="1372">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1373">1373</th><td>  <em>static</em> <b>struct</b> SortCheck {</td></tr>
<tr><th id="1374">1374</th><td>    SortCheck(ArrayRef&lt;PatternsForOpcode&gt; OpToPatterns) {</td></tr>
<tr><th id="1375">1375</th><td>      assert(std::is_sorted(</td></tr>
<tr><th id="1376">1376</th><td>                 OpToPatterns.begin(), OpToPatterns.end(),</td></tr>
<tr><th id="1377">1377</th><td>                 [](<em>const</em> PatternsForOpcode &amp;L, <em>const</em> PatternsForOpcode &amp;R) {</td></tr>
<tr><th id="1378">1378</th><td>                   <b>return</b> L.Opcode &lt; R.Opcode;</td></tr>
<tr><th id="1379">1379</th><td>                 }) &amp;&amp;</td></tr>
<tr><th id="1380">1380</th><td>             <q>"tablegen failed to sort opcode patterns"</q>);</td></tr>
<tr><th id="1381">1381</th><td>    }</td></tr>
<tr><th id="1382">1382</th><td>  } sortCheckVar(OpToPatterns);</td></tr>
<tr><th id="1383">1383</th><td><u>#<span data-ppcond="1372">endif</span></u></td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasMatchingData" title='llvm::AliasMatchingData' data-ref="llvm::AliasMatchingData" data-ref-filename="llvm..AliasMatchingData">AliasMatchingData</a> <dfn class="local col4 decl" id="24M" title='M' data-type='llvm::AliasMatchingData' data-ref="24M" data-ref-filename="24M">M</dfn> {</td></tr>
<tr><th id="1386">1386</th><td>    <a class="ref fn" href="../../../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col0 ref" href="#20OpToPatterns" title='OpToPatterns' data-ref="20OpToPatterns" data-ref-filename="20OpToPatterns">OpToPatterns</a>),</td></tr>
<tr><th id="1387">1387</th><td>    <a class="ref fn" href="../../../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col1 ref" href="#21Patterns" title='Patterns' data-ref="21Patterns" data-ref-filename="21Patterns">Patterns</a>),</td></tr>
<tr><th id="1388">1388</th><td>    <a class="ref fn" href="../../../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col2 ref" href="#22Conds" title='Conds' data-ref="22Conds" data-ref-filename="22Conds">Conds</a>),</td></tr>
<tr><th id="1389">1389</th><td>    <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKcm" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKcm" data-ref-filename="_ZN4llvm9StringRefC1EPKcm">(</a><a class="local col3 ref" href="#23AsmStrings" title='AsmStrings' data-ref="23AsmStrings" data-ref-filename="23AsmStrings">AsmStrings</a>, <a class="ref fn" href="../../../../llvm/include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_lengthofERAT0__T_" title='llvm::array_lengthof' data-ref="_ZN4llvm14array_lengthofERAT0__T_" data-ref-filename="_ZN4llvm14array_lengthofERAT0__T_">array_lengthof</a>(<a class="local col3 ref" href="#23AsmStrings" title='AsmStrings' data-ref="23AsmStrings" data-ref-filename="23AsmStrings">AsmStrings</a>)),</td></tr>
<tr><th id="1390">1390</th><td>    <b>nullptr</b>,</td></tr>
<tr><th id="1391">1391</th><td>  };</td></tr>
<tr><th id="1392">1392</th><td>  <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="25AsmString" title='AsmString' data-type='const char *' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</dfn> = <a class="member fn" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#_ZN4llvm13MCInstPrinter18matchAliasPatternsEPKNS_6MCInstEPKNS_15MCSubtargetInfoERKNS_17AliasMatchingDataE" title='llvm::MCInstPrinter::matchAliasPatterns' data-ref="_ZN4llvm13MCInstPrinter18matchAliasPatternsEPKNS_6MCInstEPKNS_15MCSubtargetInfoERKNS_17AliasMatchingDataE" data-ref-filename="_ZN4llvm13MCInstPrinter18matchAliasPatternsEPKNS_6MCInstEPKNS_15MCSubtargetInfoERKNS_17AliasMatchingDataE">matchAliasPatterns</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI" data-ref-filename="17MI">MI</a>, <b>nullptr</b>, <a class="local col4 ref" href="#24M" title='M' data-ref="24M" data-ref-filename="24M">M</a>);</td></tr>
<tr><th id="1393">1393</th><td>  <b>if</b> (!<a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26I" title='I' data-type='unsigned int' data-ref="26I" data-ref-filename="26I">I</dfn> = <var>0</var>;</td></tr>
<tr><th id="1396">1396</th><td>  <b>while</b> (<a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] != <kbd>' '</kbd> &amp;&amp; <a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] != <kbd>'\t'</kbd> &amp;&amp;</td></tr>
<tr><th id="1397">1397</th><td>         <a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] != <kbd>'$'</kbd> &amp;&amp; <a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] != <kbd>'\0'</kbd>)</td></tr>
<tr><th id="1398">1398</th><td>    ++<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="1399">1399</th><td>  <a class="local col9 ref" href="#19OS" title='OS' data-ref="19OS" data-ref-filename="19OS">OS</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKcm" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKcm" data-ref-filename="_ZN4llvm9StringRefC1EPKcm">(</a><a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>, <a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>);</td></tr>
<tr><th id="1400">1400</th><td>  <b>if</b> (<a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] != <kbd>'\0'</kbd>) {</td></tr>
<tr><th id="1401">1401</th><td>    <b>if</b> (<a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] == <kbd>' '</kbd> || <a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] == <kbd>'\t'</kbd>) {</td></tr>
<tr><th id="1402">1402</th><td>      <a class="local col9 ref" href="#19OS" title='OS' data-ref="19OS" data-ref-filename="19OS">OS</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd>;</td></tr>
<tr><th id="1403">1403</th><td>      ++<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="1404">1404</th><td>    }</td></tr>
<tr><th id="1405">1405</th><td>    <b>do</b> {</td></tr>
<tr><th id="1406">1406</th><td>      <b>if</b> (<a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] == <kbd>'$'</kbd>) {</td></tr>
<tr><th id="1407">1407</th><td>        ++<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="1408">1408</th><td>        <b>if</b> (<a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] == (<em>char</em>)<var>0xff</var>) {</td></tr>
<tr><th id="1409">1409</th><td>          ++<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="1410">1410</th><td>          <em>int</em> <dfn class="local col7 decl" id="27OpIdx" title='OpIdx' data-type='int' data-ref="27OpIdx" data-ref-filename="27OpIdx">OpIdx</dfn> = <a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>++] - <var>1</var>;</td></tr>
<tr><th id="1411">1411</th><td>          <em>int</em> <dfn class="local col8 decl" id="28PrintMethodIdx" title='PrintMethodIdx' data-type='int' data-ref="28PrintMethodIdx" data-ref-filename="28PrintMethodIdx">PrintMethodIdx</dfn> = <a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>++] - <var>1</var>;</td></tr>
<tr><th id="1412">1412</th><td>          <a class="member fn" href="#_ZN4llvm14AVRInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printCustomAliasOperand' data-ref="_ZN4llvm14AVRInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE">printCustomAliasOperand</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI" data-ref-filename="17MI">MI</a>, <a class="local col8 ref" href="#18Address" title='Address' data-ref="18Address" data-ref-filename="18Address">Address</a>, <a class="local col7 ref" href="#27OpIdx" title='OpIdx' data-ref="27OpIdx" data-ref-filename="27OpIdx">OpIdx</a>, <a class="local col8 ref" href="#28PrintMethodIdx" title='PrintMethodIdx' data-ref="28PrintMethodIdx" data-ref-filename="28PrintMethodIdx">PrintMethodIdx</a>, <span class='refarg'><a class="local col9 ref" href="#19OS" title='OS' data-ref="19OS" data-ref-filename="19OS">OS</a></span>);</td></tr>
<tr><th id="1413">1413</th><td>        } <b>else</b></td></tr>
<tr><th id="1414">1414</th><td>          <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printOperand' data-ref="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI" data-ref-filename="17MI">MI</a>, <em>unsigned</em>(<a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>++]) - <var>1</var>, <span class='refarg'><a class="local col9 ref" href="#19OS" title='OS' data-ref="19OS" data-ref-filename="19OS">OS</a></span>);</td></tr>
<tr><th id="1415">1415</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1416">1416</th><td>        <a class="local col9 ref" href="#19OS" title='OS' data-ref="19OS" data-ref-filename="19OS">OS</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>++];</td></tr>
<tr><th id="1417">1417</th><td>      }</td></tr>
<tr><th id="1418">1418</th><td>    } <b>while</b> (<a class="local col5 ref" href="#25AsmString" title='AsmString' data-ref="25AsmString" data-ref-filename="25AsmString">AsmString</a>[<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>] != <kbd>'\0'</kbd>);</td></tr>
<tr><th id="1419">1419</th><td>  }</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1422">1422</th><td>}</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td><em>void</em> <a class="type" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.h.html#llvm::AVRInstPrinter" title='llvm::AVRInstPrinter' data-ref="llvm::AVRInstPrinter" data-ref-filename="llvm..AVRInstPrinter">AVRInstPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm14AVRInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printCustomAliasOperand' data-ref="_ZN4llvm14AVRInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE">printCustomAliasOperand</dfn>(</td></tr>
<tr><th id="1425">1425</th><td>         <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col9 decl" id="29MI" title='MI' data-type='const llvm::MCInst *' data-ref="29MI" data-ref-filename="29MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="30Address" title='Address' data-type='uint64_t' data-ref="30Address" data-ref-filename="30Address">Address</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31OpIdx" title='OpIdx' data-type='unsigned int' data-ref="31OpIdx" data-ref-filename="31OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1426">1426</th><td>         <em>unsigned</em> <dfn class="local col2 decl" id="32PrintMethodIdx" title='PrintMethodIdx' data-type='unsigned int' data-ref="32PrintMethodIdx" data-ref-filename="32PrintMethodIdx">PrintMethodIdx</dfn>,</td></tr>
<tr><th id="1427">1427</th><td>         <a class="type" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="33OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="33OS" data-ref-filename="33OS">OS</dfn>) {</td></tr>
<tr><th id="1428">1428</th><td>  <b>switch</b> (<a class="local col2 ref" href="#32PrintMethodIdx" title='PrintMethodIdx' data-ref="32PrintMethodIdx" data-ref-filename="32PrintMethodIdx">PrintMethodIdx</a>) {</td></tr>
<tr><th id="1429">1429</th><td>  <b>default</b>:</td></tr>
<tr><th id="1430">1430</th><td>    <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown PrintMethod kind"</q>);</td></tr>
<tr><th id="1431">1431</th><td>    <b>break</b>;</td></tr>
<tr><th id="1432">1432</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1433">1433</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html#_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::AVRInstPrinter::printPCRelImm' data-ref="_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm14AVRInstPrinter13printPCRelImmEPKNS_6MCInstEjRNS_11raw_ostreamE">printPCRelImm</a>(<a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI" data-ref-filename="29MI">MI</a>, <a class="local col1 ref" href="#31OpIdx" title='OpIdx' data-ref="31OpIdx" data-ref-filename="31OpIdx">OpIdx</a>, <span class='refarg'><a class="local col3 ref" href="#33OS" title='OS' data-ref="33OS" data-ref-filename="33OS">OS</a></span>);</td></tr>
<tr><th id="1434">1434</th><td>    <b>break</b>;</td></tr>
<tr><th id="1435">1435</th><td>  }</td></tr>
<tr><th id="1436">1436</th><td>}</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td><u>#<span data-ppcond="1212">endif</span> // PRINT_ALIAS_INSTR</u></td></tr>
<tr><th id="1439">1439</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp.html'>llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>