// ============================================================
// 顶层模块：core_top（乱序双发射 LA32R 处理器核）
// ------------------------------------------------------------
// 功能：
// - 组织"解耦前端 + 队列式重命名乱序后端"整体架构：
//   前端：BPU(uBTB+FTB+TAGE+RAS) -> FTQ -> IFU(+预译码) -> ICache -> IB
//   后端：decoder x2 -> rename(RAT+ARF/ROB) -> dispatch -> 4xRS
//         -> FU(ALU0/ALU1/LSU/MDU) -> ROB -> commit(双提交)
//   访存：LSU(AGU+DC) / store_buffer(提交后写) / DCache / L2 / AXI 桥
//   特权：csr_exception_commit_handler + tlb_manager(TLBNUM 项主 TLB，本层参数=32)
// - 重命名标签 = ROB 编号，无独立 PRF/freelist；
// - 一切恢复（误预测/异常/ertn/特权 refetch）走提交级统一冲刷（ctrl 广播）；
// - store 提交后经 store_buffer 按序写出；uncached load 仅在 ROB 头发出。
//
// 端口（与 chiplab/chip/soc_demo/sim/soc_top.v 中 core_top 一致）：
// - aclk / aresetn：CPU 时钟与低有效复位（内部同步为高有效 reset）。
// - intrpt[7:0]：8 位外部中断输入，直连 CSR ESTAT.IS[9:2]。
// - AXI4 Master：AR/R、AW/W/B 由 axi_line_bridge 驱动（cache 行突发读写）。
// - debug0_wb_*：提交槽 0 调试口（双提交校验走 DIFFTEST 的两个提交口）。
// ============================================================
`include "mycpu.h"

module core_top #(
    parameter TLBNUM = 32
)(
    input  wire        aclk,
    input  wire        aresetn,
    input  wire [7:0]  intrpt,

    // AR —— 读地址（Master → Slave）
    output wire [3:0]  arid,
    output wire [31:0] araddr,
    output wire [7:0]  arlen,
    output wire [2:0]  arsize,
    output wire [1:0]  arburst,
    output wire [1:0]  arlock,
    output wire [3:0]  arcache,
    output wire [2:0]  arprot,
    output wire        arvalid,
    input  wire        arready,

    // R —— 读数据（Slave → Master）
    input  wire [3:0]  rid,
    input  wire [31:0] rdata,
    input  wire [1:0]  rresp,
    input  wire        rlast,
    input  wire        rvalid,
    output wire        rready,

    // AW —— 写地址（Master → Slave）
    output wire [3:0]  awid,
    output wire [31:0] awaddr,
    output wire [7:0]  awlen,
    output wire [2:0]  awsize,
    output wire [1:0]  awburst,
    output wire [1:0]  awlock,
    output wire [3:0]  awcache,
    output wire [2:0]  awprot,
    output wire        awvalid,
    input  wire        awready,

    // W —— 写数据（Master → Slave）
    output wire [3:0]  wid,
    output wire [31:0] wdata,
    output wire [3:0]  wstrb,
    output wire        wlast,
    output wire        wvalid,
    input  wire        wready,

    // B —— 写响应（Slave → Master）
    input  wire [3:0]  bid,
    input  wire [1:0]  bresp,
    input  wire        bvalid,
    output wire        bready,

    // chiplab 调试用接口
    input  wire        break_point,
    input  wire        infor_flag,
    input  wire [ 4:0] reg_num,
    output wire        ws_valid,
    output wire [31:0] rf_rdata,

    output wire [31:0] debug0_wb_pc,
    output wire [ 3:0] debug0_wb_rf_wen,
    output wire [ 4:0] debug0_wb_rf_wnum,
    output wire [31:0] debug0_wb_rf_wdata,
    output wire [31:0] debug0_wb_inst

    `ifdef CPU_2CMT
    ,
    output wire [31:0] debug1_wb_pc,
    output wire [ 3:0] debug1_wb_rf_wen,
    output wire [ 4:0] debug1_wb_rf_wnum,
    output wire [31:0] debug1_wb_rf_wdata,
    output wire [31:0] debug1_wb_inst
    `endif
);

    // 把 aclk、aresetn 改为 clk、reset（同步高有效）
    wire clk = aclk;
    reg  reset;
    always @(posedge clk) reset <= ~aresetn;



//--------------------------------------------------
// 全局控制（ctrl）信号声明
//--------------------------------------------------
    wire                      flush;            // 全局冲刷（一拍脉冲，广播到所有模块）
    wire [31:0]               flush_pc;         // 冲刷后取指重定向 PC（接 BPU）
    wire                      fetch_stall;      // idle 睡眠期间冻结取指
    // commit -> ctrl 的冲刷请求
    wire                      cmt_flush_req;
    wire [`FLUSH_TYPE_W-1:0]  cmt_flush_type;
    wire [31:0]               cmt_flush_pc;
    wire                      cmt_idle;
    // CSR 状态（前置声明，后方 CSR 分区驱动）
    wire                      csr_has_int;

//--------------------------------------------------
// ctrl：全局冲刷/重定向仲裁
//--------------------------------------------------
    ctrl u_ctrl(
        .clk              (clk),
        .reset            (reset),
        .cmt_flush_req_i  (cmt_flush_req),
        .cmt_flush_pc_i   (cmt_flush_pc),
        .idle_commit_i    (cmt_idle),
        .has_int_i        (csr_has_int),
        .flush_o          (flush),
        .flush_pc_o       (flush_pc),
        .fetch_stall_o    (fetch_stall)
    );



//--------------------------------------------------
// 前端信号声明（BPU / FTQ / IFU / ICache / IB）
//--------------------------------------------------
    // BPU -> FTQ 预测块（P0 当拍 / P1 覆盖）
    wire                      bpu_p0_valid;
    wire [31:0]               bpu_p0_pc;
    wire [`BLK_LEN_W-1:0]     bpu_p0_length;
    wire                      bpu_p0_taken;
    wire [31:0]               bpu_p0_target;
    wire                      bpu_p1_valid;
    wire                      bpu_p1_meta_valid;
    wire                      bpu_p1_desc_valid;
    wire                      bpu_p0_retry_pending;
    wire [`BLK_LEN_W-1:0]     bpu_p1_length;
    wire                      bpu_p1_taken;
    wire [31:0]               bpu_p1_target;
    wire [`BPU_META_W-1:0]    bpu_p1_meta;
    // FTQ 状态与取块口
    wire                      ftq_full;
    wire                      ftq_ifu_valid;
    wire [31:0]               ftq_ifu_pc;
    wire [`BLK_LEN_W-1:0]     ftq_ifu_length;
    wire                      ftq_ifu_taken;
    wire [31:0]               ftq_ifu_target;
    wire [`FTQ_W-1:0]         ftq_ifu_id;
    wire                      ifu_ftq_accept;
    // FTQ -> BPU 训练包
    wire                      ftq_train_valid;
    wire [31:0]               ftq_train_pc;
    wire                      ftq_train_is_branch;
    wire                      ftq_train_taken;
    wire                      ftq_train_mispred;
    wire [31:0]               ftq_train_target;
    wire [`BR_TYPE_W-1:0]     ftq_train_br_type;
    wire [`BLK_LEN_W+1:2]     ftq_train_fall_through;
    wire [`BPU_META_W-1:0]    ftq_train_meta;
    // IFU 预译码自重定向（-> BPU + FTQ）
    wire                      predec_redirect;
    wire                      predec_fixup_only;
    wire                      predec_update_pc;
    wire [31:0]               predec_redirect_pc;
    wire [`FTQ_W-1:0]         predec_redirect_id;
    wire [`BLK_LEN_W-1:0]     predec_length;
    wire                      predec_taken;
    wire [31:0]               predec_target;
    wire [31:0]               predec_block_pc;         // 预译码提前训练 uBTB
    wire [31:0]               predec_branch_target;
    wire [`BR_TYPE_W-1:0]     predec_br_type;
    wire                      predec_ras_call;
    wire                      predec_ras_ret;
    wire [31:0]               predec_ras_retaddr;
    wire [31:0]               ras_checkpoint_top;
    wire                      ras_checkpoint_nonempty;
    // IFU <-> MMU I 通道
    wire                      ifu_mmu_req;
    wire [31:0]               ifu_mmu_vaddr;
    wire                      mmu_i_ready;
    wire [31:0]               mmu_i_paddr;
    wire [1:0]                mmu_i_mat;
    wire                      mmu_i_adef;
    wire [`TLB_EX_NUM-1:0]    mmu_i_tlb_ex;
    wire                      mmu_i_direct_ok;
    wire [31:0]               mmu_i_direct_paddr;
    wire [1:0]                mmu_i_direct_mat;
    wire                      mmu_i_direct_excp; // 直发路径异常（仅 CAM 口径）
    // IFU <-> ICache
    wire                      ifu_ic_req;
    wire [11:5]               ifu_ic_vindex;
    wire [31:0]               ifu_ic_paddr;
    wire                      ifu_ic_uncached;
    wire                      ic_ifu_addr_ok;
    wire                      ic_ifu_data_ok;
    wire [`CACHE_LINE_BITS-1:0] ic_ifu_rline;
`ifdef SOC_USE
    reg                       cmt_icacop_valid;
`else
`endif
    // IFU -> IB（4 槽）
    wire                      ifu_ib0_valid, ifu_ib1_valid, ifu_ib2_valid, ifu_ib3_valid;
    wire [31:0]               ifu_ib0_pc,    ifu_ib1_pc,    ifu_ib2_pc,    ifu_ib3_pc;
    wire [31:0]               ifu_ib0_inst,  ifu_ib1_inst,  ifu_ib2_inst,  ifu_ib3_inst;
    wire                      ifu_ib0_pred_taken, ifu_ib1_pred_taken, ifu_ib2_pred_taken, ifu_ib3_pred_taken;
    wire                      ifu_ib0_is_last, ifu_ib1_is_last, ifu_ib2_is_last, ifu_ib3_is_last;
    wire [`FTQ_W-1:0]         ifu_ib0_ftq_id, ifu_ib1_ftq_id, ifu_ib2_ftq_id, ifu_ib3_ftq_id;
    wire [`EXCP_NUM-1:0]      ifu_ib0_excp,  ifu_ib1_excp,  ifu_ib2_excp,  ifu_ib3_excp;
    wire                      ib_can_push;
    // IB -> 后端（2 槽）
    wire                      ib_pop0_valid, ib_pop1_valid, ib_pop2_valid;
    wire [31:0]               ib_pop0_pc,    ib_pop1_pc,    ib_pop2_pc;
    wire [31:0]               ib_pop0_inst,  ib_pop1_inst,  ib_pop2_inst;
    wire                      ib_pop0_pred_taken, ib_pop1_pred_taken, ib_pop2_pred_taken;
    wire                      ib_pop0_is_last, ib_pop1_is_last, ib_pop2_is_last;
    wire [`FTQ_W-1:0]         ib_pop0_ftq_id, ib_pop1_ftq_id, ib_pop2_ftq_id;
    wire [`EXCP_NUM-1:0]      ib_pop0_excp,  ib_pop1_excp,  ib_pop2_excp;
    wire                      ib_pop0_ready, ib_pop1_ready, ib_pop2_ready;
    // commit -> FTQ 提交/训练 与 -> BPU RAS 提交栈
    wire                      cmt_ftq_valid;
    wire [`FTQ_W-1:0]         cmt_ftq_id;
    wire [1:0]                cmt_ftq_release;
    wire                      cmt_ftq_is_branch;
    wire                      cmt_ftq_taken;
    wire                      cmt_ftq_mispred;
    wire [31:0]               cmt_ftq_target;
    wire [`BR_TYPE_W-1:0]     cmt_ftq_br_type;
    wire [31:0]               cmt_ftq_pc;
    wire [`FTQ_W-1:0]         cmt_ftq_query_id;
    wire [31:0]               ftq_cmt_blk_target, ftq_cmt_blk_target_next;
    wire                      cmt_ras_call;
    wire                      cmt_ras_ret;
    wire [31:0]               cmt_ras_retaddr;

//--------------------------------------------------
// bpu：分支预测单元（内含 ubtb/ftb/tage/ras 四个子模块）
//--------------------------------------------------
    bpu u_bpu(
        .clk                  (clk),
        .reset                (reset),
        .flush_i              (flush),
        .flush_pc_i           (flush_pc),
        .predec_redirect_i    (predec_redirect),
        .predec_update_pc_i   (predec_update_pc),
        .predec_redirect_pc_i (predec_redirect_pc),
        .predec_redirect_id_i (predec_redirect_id),
        .predec_taken_i       (predec_taken),
        .predec_block_pc_i    (predec_block_pc),
        .predec_length_i      (predec_length),
        .predec_branch_target_i(predec_branch_target),
        .predec_br_type_i     (predec_br_type),
        .predec_ras_call_i    (predec_ras_call),
        .predec_ras_ret_i     (predec_ras_ret),
        .predec_ras_retaddr_i (predec_ras_retaddr),
        .ras_checkpoint_query_id_i(predec_redirect_id),
        .ras_checkpoint_top_o (ras_checkpoint_top),
        .ras_checkpoint_nonempty_o(ras_checkpoint_nonempty),
        // FTQ 满或 idle 睡眠都要冻结取指 PC
        .ftq_full_i           (ftq_full | fetch_stall),
        .p0_valid_o           (bpu_p0_valid),
        .p0_pc_o              (bpu_p0_pc),
        .p0_length_o          (bpu_p0_length),
        .p0_taken_o           (bpu_p0_taken),
        .p0_target_o          (bpu_p0_target),
        .p1_valid_o           (bpu_p1_valid),
        .p1_meta_valid_o      (bpu_p1_meta_valid),
        .p1_desc_valid_o      (bpu_p1_desc_valid),
        .p0_retry_pending_o   (bpu_p0_retry_pending),
        .p1_length_o          (bpu_p1_length),
        .p1_taken_o           (bpu_p1_taken),
        .p1_target_o          (bpu_p1_target),
        .p1_meta_o            (bpu_p1_meta),
        .train_valid_i        (ftq_train_valid),
        .train_pc_i           (ftq_train_pc),
        .train_is_branch_i    (ftq_train_is_branch),
        .train_taken_i        (ftq_train_taken),
        .train_mispred_i      (ftq_train_mispred),
        .train_target_i       (ftq_train_target),
        .train_br_type_i      (ftq_train_br_type),
        .train_fall_through_i (ftq_train_fall_through),
        .train_meta_i         (ftq_train_meta),
        .cmt_is_call_i        (cmt_ras_call),
        .cmt_is_ret_i         (cmt_ras_ret),
        .cmt_call_retaddr_i   (cmt_ras_retaddr),
        .cmt_hist_valid_i     (cmt_ftq_valid && cmt_ftq_is_branch &&
                               (cmt_ftq_br_type == `BR_TYPE_COND)),
        .cmt_hist_taken_i     (cmt_ftq_taken)
    );

//--------------------------------------------------
// ftq：取指目标队列（BPU 与 IFU 解耦 + 训练元数据暂存）
//--------------------------------------------------
    ftq u_ftq(
        .clk                  (clk),
        .reset                (reset),
        .flush_i              (flush),
        .p0_valid_i           (bpu_p0_valid),
        .p0_pc_i              (bpu_p0_pc),
        .p0_length_i          (bpu_p0_length),
        .p0_taken_i           (bpu_p0_taken),
        .p0_target_i          (bpu_p0_target),
        .p1_valid_i           (bpu_p1_valid),
        .p1_meta_valid_i      (bpu_p1_meta_valid),
        .p1_desc_valid_i      (bpu_p1_desc_valid),
        .p0_retry_pending_i   (bpu_p0_retry_pending),
        .p1_length_i          (bpu_p1_length),
        .p1_taken_i           (bpu_p1_taken),
        .p1_target_i          (bpu_p1_target),
        .p1_meta_i            (bpu_p1_meta),
        .ftq_full_o           (ftq_full),
        .ifu_valid_o          (ftq_ifu_valid),
        .ifu_pc_o             (ftq_ifu_pc),
        .ifu_length_o         (ftq_ifu_length),
        .ifu_taken_o          (ftq_ifu_taken),
        .ifu_target_o         (ftq_ifu_target),
        .ifu_ftq_id_o         (ftq_ifu_id),
        .ifu_accept_i         (ifu_ftq_accept),
        .predec_redirect_i    (predec_redirect),
        .predec_fixup_only_i  (predec_fixup_only),
        .predec_redirect_id_i (predec_redirect_id),
        .predec_length_i      (predec_length),
        .predec_taken_i       (predec_taken),
        .predec_target_i      (predec_target),
        .cmt_valid_i          (cmt_ftq_valid),
        .cmt_ftq_id_i         (cmt_ftq_id),
        .cmt_release_i        (cmt_ftq_release),
        .cmt_is_branch_i      (cmt_ftq_is_branch),
        .cmt_taken_i          (cmt_ftq_taken),
        .cmt_mispred_i        (cmt_ftq_mispred),
        .cmt_target_i         (cmt_ftq_target),
        .cmt_br_type_i        (cmt_ftq_br_type),
        .cmt_pc_word_i        (cmt_ftq_pc[`BLK_LEN_W+1:2]),
        .cmt_query_id_i       (cmt_ftq_query_id),
        .cmt_blk_target_o     (ftq_cmt_blk_target),
        .cmt_blk_target_next_o(ftq_cmt_blk_target_next),
        .train_valid_o        (ftq_train_valid),
        .train_pc_o           (ftq_train_pc),
        .train_is_branch_o    (ftq_train_is_branch),
        .train_taken_o        (ftq_train_taken),
        .train_mispred_o      (ftq_train_mispred),
        .train_target_o       (ftq_train_target),
        .train_br_type_o      (ftq_train_br_type),
        .train_fall_through_o (ftq_train_fall_through),
        .train_meta_o         (ftq_train_meta)
    );

//--------------------------------------------------
// ifu：取指单元（取块 -> 翻译 -> 取整行 -> 切割/预译码 -> 入 IB）
//--------------------------------------------------
    ifu u_ifu(
        .clk                  (clk),
        .reset                (reset),
        .flush_i              (flush),
        .ftq_valid_i          (ftq_ifu_valid),
        .ftq_pc_i             (ftq_ifu_pc),
        .ftq_length_i         (ftq_ifu_length),
        .ftq_taken_i          (ftq_ifu_taken),
        .ftq_target_i         (ftq_ifu_target),
        .ftq_ftq_id_i         (ftq_ifu_id),
        .ftq_accept_o         (ifu_ftq_accept),
        .ras_checkpoint_top_i (ras_checkpoint_top),
        .ras_checkpoint_nonempty_i(ras_checkpoint_nonempty),
        .mmu_i_req_o          (ifu_mmu_req),
        .mmu_i_vaddr_o        (ifu_mmu_vaddr),
        .mmu_i_ready_i        (mmu_i_ready),
        .mmu_i_paddr_i        (mmu_i_paddr),
        .mmu_i_mat_i          (mmu_i_mat),
        .mmu_i_excp_adef_i    (mmu_i_adef),
        .mmu_i_tlb_ex_i       (mmu_i_tlb_ex),
        .mmu_i_direct_ok_i    (mmu_i_direct_ok),
        .mmu_i_direct_paddr_i (mmu_i_direct_paddr),
        .mmu_i_direct_mat_i   (mmu_i_direct_mat),
        .mmu_i_direct_excp_i  (mmu_i_direct_excp),
        .ic_req_o             (ifu_ic_req),
        .ic_vindex_o          (ifu_ic_vindex),
        .ic_paddr_o           (ifu_ic_paddr),
        .ic_uncached_o        (ifu_ic_uncached),
        .ic_addr_ok_i         (ic_ifu_addr_ok),
        .ic_data_ok_i         (ic_ifu_data_ok),
        .ic_rline_i           (ic_ifu_rline),
        .ic_invalidate_i      (cmt_icacop_valid),
        .predec_redirect_o    (predec_redirect),
        .predec_fixup_only_o  (predec_fixup_only),
        .predec_update_pc_o   (predec_update_pc),
        .predec_redirect_pc_o (predec_redirect_pc),
        .predec_redirect_id_o (predec_redirect_id),
        .predec_length_o      (predec_length),
        .predec_taken_o       (predec_taken),
        .predec_target_o      (predec_target),
        .predec_block_pc_o    (predec_block_pc),
        .predec_branch_target_o(predec_branch_target),
        .predec_br_type_o     (predec_br_type),
        .predec_ras_call_o    (predec_ras_call),
        .predec_ras_ret_o     (predec_ras_ret),
        .predec_ras_retaddr_o (predec_ras_retaddr),
        .ib_push0_valid_o     (ifu_ib0_valid),
        .ib_push0_pc_o        (ifu_ib0_pc),
        .ib_push0_inst_o      (ifu_ib0_inst),
        .ib_push0_pred_taken_o(ifu_ib0_pred_taken),
        .ib_push0_is_last_o   (ifu_ib0_is_last),
        .ib_push0_ftq_id_o    (ifu_ib0_ftq_id),
        .ib_push0_excp_o      (ifu_ib0_excp),
        .ib_push1_valid_o     (ifu_ib1_valid),
        .ib_push1_pc_o        (ifu_ib1_pc),
        .ib_push1_inst_o      (ifu_ib1_inst),
        .ib_push1_pred_taken_o(ifu_ib1_pred_taken),
        .ib_push1_is_last_o   (ifu_ib1_is_last),
        .ib_push1_ftq_id_o    (ifu_ib1_ftq_id),
        .ib_push1_excp_o      (ifu_ib1_excp),
        .ib_push2_valid_o     (ifu_ib2_valid),
        .ib_push2_pc_o        (ifu_ib2_pc),
        .ib_push2_inst_o      (ifu_ib2_inst),
        .ib_push2_pred_taken_o(ifu_ib2_pred_taken),
        .ib_push2_is_last_o   (ifu_ib2_is_last),
        .ib_push2_ftq_id_o    (ifu_ib2_ftq_id),
        .ib_push2_excp_o      (ifu_ib2_excp),
        .ib_push3_valid_o     (ifu_ib3_valid),
        .ib_push3_pc_o        (ifu_ib3_pc),
        .ib_push3_inst_o      (ifu_ib3_inst),
        .ib_push3_pred_taken_o(ifu_ib3_pred_taken),
        .ib_push3_is_last_o   (ifu_ib3_is_last),
        .ib_push3_ftq_id_o    (ifu_ib3_ftq_id),
        .ib_push3_excp_o      (ifu_ib3_excp),
        .ib_can_push_i        (ib_can_push)
    );

//--------------------------------------------------
// icache：L1 指令缓存（整行取指；下层接 L2）
//--------------------------------------------------
    // ICache <-> L2 互联
    wire         ic_l2_rd_req;
    wire [2:0]   ic_l2_rd_type;
    wire [31:0]  ic_l2_rd_addr;
    wire         l2_ic_rd_rdy;
    wire         l2_ic_ret_valid;
    wire         l2_ic_ret_last;
    wire [127:0] l2_ic_ret_data;
    // commit -> I$ cache 维护
    wire         cmt_icacop_issue;
    wire [1:0]   cmt_icacop_issue_op;
    wire [31:0]  cmt_icacop_issue_addr;
`ifdef SOC_USE
`else
    reg          cmt_icacop_valid;
`endif
    reg  [1:0]   cmt_icacop_op;
    reg  [31:0]  cmt_icacop_addr;
    wire         ic_l2_cacop_req;
    wire [31:0]  ic_l2_cacop_addr;
    wire         ic_l2_cacop_done;

    // Cache maintenance is architecturally ordered by the commit flush.  Put
    // its payload behind a register before driving IFU/I$ state and RAM CEs;
    // otherwise the ROB head/exception RAM select spans all the way into the
    // ICache FSM.  Consecutive CACOPs still sustain one operation per cycle.
    always @(posedge clk) begin
        if (reset) begin
            cmt_icacop_valid <= 1'b0;
            cmt_icacop_op    <= 2'b0;
            cmt_icacop_addr  <= 32'b0;
        end else begin
            cmt_icacop_valid <= cmt_icacop_issue;
            cmt_icacop_op    <= cmt_icacop_issue_op;
            cmt_icacop_addr  <= cmt_icacop_issue_addr;
        end
    end

    icache u_icache(
        .clk            (clk),
        .resetn         (aresetn),
        .ifu_req_i      (ifu_ic_req),
        .ifu_vindex_i   (ifu_ic_vindex),
        .ifu_paddr_i    (ifu_ic_paddr),
        .ifu_uncached_i (ifu_ic_uncached),
        .ifu_addr_ok_o  (ic_ifu_addr_ok),
        .ifu_data_ok_o  (ic_ifu_data_ok),
        .ifu_rline_o    (ic_ifu_rline),
        .cacop_en_i     (cmt_icacop_valid),
        .cacop_op_i     (cmt_icacop_op),
        .cacop_addr_i   (cmt_icacop_addr),
        .axi_rd_req     (ic_l2_rd_req),
        .axi_rd_type    (ic_l2_rd_type),
        .axi_rd_addr    (ic_l2_rd_addr),
        .axi_rd_rdy     (l2_ic_rd_rdy),
        .axi_ret_valid  (l2_ic_ret_valid),
        .axi_ret_last   (l2_ic_ret_last),
        .axi_ret_data   (l2_ic_ret_data),
        .l2_cacop_req   (ic_l2_cacop_req),
        .l2_cacop_addr  (ic_l2_cacop_addr),
        .l2_cacop_done  (ic_l2_cacop_done)
    );

//--------------------------------------------------
// inst_buffer：指令缓冲（前端 4 进 / 后端 2 出）
//--------------------------------------------------
    inst_buffer u_inst_buffer(
        .clk               (clk),
        .reset             (reset),
        .flush_i           (flush),
        .push0_valid_i     (ifu_ib0_valid),
        .push0_pc_i        (ifu_ib0_pc),
        .push0_inst_i      (ifu_ib0_inst),
        .push0_pred_taken_i(ifu_ib0_pred_taken),
        .push0_is_last_i   (ifu_ib0_is_last),
        .push0_ftq_id_i    (ifu_ib0_ftq_id),
        .push0_excp_i      (ifu_ib0_excp),
        .push1_valid_i     (ifu_ib1_valid),
        .push1_pc_i        (ifu_ib1_pc),
        .push1_inst_i      (ifu_ib1_inst),
        .push1_pred_taken_i(ifu_ib1_pred_taken),
        .push1_is_last_i   (ifu_ib1_is_last),
        .push1_ftq_id_i    (ifu_ib1_ftq_id),
        .push1_excp_i      (ifu_ib1_excp),
        .push2_valid_i     (ifu_ib2_valid),
        .push2_pc_i        (ifu_ib2_pc),
        .push2_inst_i      (ifu_ib2_inst),
        .push2_pred_taken_i(ifu_ib2_pred_taken),
        .push2_is_last_i   (ifu_ib2_is_last),
        .push2_ftq_id_i    (ifu_ib2_ftq_id),
        .push2_excp_i      (ifu_ib2_excp),
        .push3_valid_i     (ifu_ib3_valid),
        .push3_pc_i        (ifu_ib3_pc),
        .push3_inst_i      (ifu_ib3_inst),
        .push3_pred_taken_i(ifu_ib3_pred_taken),
        .push3_is_last_i   (ifu_ib3_is_last),
        .push3_ftq_id_i    (ifu_ib3_ftq_id),
        .push3_excp_i      (ifu_ib3_excp),
        .can_push_o        (ib_can_push),
        .pop0_valid_o      (ib_pop0_valid),
        .pop0_pc_o         (ib_pop0_pc),
        .pop0_inst_o       (ib_pop0_inst),
        .pop0_pred_taken_o (ib_pop0_pred_taken),
        .pop0_is_last_o    (ib_pop0_is_last),
        .pop0_ftq_id_o     (ib_pop0_ftq_id),
        .pop0_excp_o       (ib_pop0_excp),
        .pop0_ready_i      (ib_pop0_ready),
        .pop1_valid_o      (ib_pop1_valid),
        .pop1_pc_o         (ib_pop1_pc),
        .pop1_inst_o       (ib_pop1_inst),
        .pop1_pred_taken_o (ib_pop1_pred_taken),
        .pop1_is_last_o    (ib_pop1_is_last),
        .pop1_ftq_id_o     (ib_pop1_ftq_id),
        .pop1_excp_o       (ib_pop1_excp),
        .pop1_ready_i      (ib_pop1_ready),
        .pop2_valid_o      (ib_pop2_valid),
        .pop2_pc_o         (ib_pop2_pc),
        .pop2_inst_o       (ib_pop2_inst),
        .pop2_pred_taken_o (ib_pop2_pred_taken),
        .pop2_is_last_o    (ib_pop2_is_last),
        .pop2_ftq_id_o     (ib_pop2_ftq_id),
        .pop2_excp_o       (ib_pop2_excp),
        .pop2_ready_i      (ib_pop2_ready)
    );



//--------------------------------------------------
// 译码信号声明（decoder x2，组合插在 IB 与 rename 之间）
//--------------------------------------------------
    // CSR 状态前置声明（CSR 分区驱动）
`ifdef SOC_USE
    // CSR attributes are consumed by RS_MEM before the CSR output instance.
    wire                      csr_crmd_da, csr_crmd_pg;
`else
`endif
    wire [1:0]                csr_crmd_plv;
`ifdef SOC_USE
    wire [1:0]                csr_crmd_datf, csr_crmd_datm;
    wire [2:0]                csr_dmw0_vseg, csr_dmw0_pseg;
    wire [1:0]                csr_dmw0_mat;
    wire                      csr_dmw0_plv3, csr_dmw0_plv0;
    wire [2:0]                csr_dmw1_vseg, csr_dmw1_pseg;
    wire [1:0]                csr_dmw1_mat;
    wire                      csr_dmw1_plv3, csr_dmw1_plv0;
`else
`endif
    wire                      csr_llbit;

    // decoder 槽 0 输出
    wire [`FU_NUM-1:0]        dec0_futype;
    wire [`ALU_OP_NUM-1:0]    dec0_alu_op;
    wire [`BR_OP_NUM-1:0]     dec0_br_op;
    wire [`MEM_OP_NUM-1:0]    dec0_mem_op;
    wire [`CSR_OP_NUM-1:0]    dec0_csr_op;
    wire [`TLB_OP_NUM-1:0]    dec0_tlb_op;
    wire [`WB_SRC_NUM-1:0]    dec0_wb_src_op;
    wire [13:0]               dec0_csr_num;
    wire [4:0]                dec0_cacop_code;
    wire [4:0]                dec0_src0_addr, dec0_src1_addr;
    wire                      dec0_use_src0,  dec0_use_src1;
    wire [4:0]                dec0_rd_addr;
    wire                      dec0_rf_we;
    wire [31:0]               dec0_imm;
    wire                      dec0_use_imm;
    wire [31:0]               dec0_br_offs;
    wire                      dec0_is_branch;
    wire [`BR_TYPE_W-1:0]     dec0_br_type;
    wire [`PRIV_NUM-1:0]      dec0_priv_vec;
    wire                      dec0_is_nop;
    wire                      dec0_is_load, dec0_is_store;
    wire [`EXCP_NUM-1:0]      dec0_excp;
    // decoder 槽 1 输出
    wire [`FU_NUM-1:0]        dec1_futype;
    wire [`ALU_OP_NUM-1:0]    dec1_alu_op;
    wire [`BR_OP_NUM-1:0]     dec1_br_op;
    wire [`MEM_OP_NUM-1:0]    dec1_mem_op;
    wire [`CSR_OP_NUM-1:0]    dec1_csr_op;
    wire [`TLB_OP_NUM-1:0]    dec1_tlb_op;
    wire [`WB_SRC_NUM-1:0]    dec1_wb_src_op;
    wire [13:0]               dec1_csr_num;
    wire [4:0]                dec1_cacop_code;
    wire [4:0]                dec1_src0_addr, dec1_src1_addr;
    wire                      dec1_use_src0,  dec1_use_src1;
    wire [4:0]                dec1_rd_addr;
    wire                      dec1_rf_we;
    wire [31:0]               dec1_imm;
    wire                      dec1_use_imm;
    wire [31:0]               dec1_br_offs;
    wire                      dec1_is_branch;
    wire [`BR_TYPE_W-1:0]     dec1_br_type;
    wire [`PRIV_NUM-1:0]      dec1_priv_vec;
    wire                      dec1_is_nop;
    wire                      dec1_is_load, dec1_is_store;
    wire [`EXCP_NUM-1:0]      dec1_excp;
    // decoder slot 2 output (third-wide opportunity probe / three-wide path)
    wire [`FU_NUM-1:0]        dec2_futype;
    wire [`ALU_OP_NUM-1:0]    dec2_alu_op;
    wire [`BR_OP_NUM-1:0]     dec2_br_op;
    wire [`MEM_OP_NUM-1:0]    dec2_mem_op;
    wire [`CSR_OP_NUM-1:0]    dec2_csr_op;
    wire [`TLB_OP_NUM-1:0]    dec2_tlb_op;
    wire [`WB_SRC_NUM-1:0]    dec2_wb_src_op;
    wire [13:0]               dec2_csr_num;
    wire [4:0]                dec2_cacop_code;
    wire [4:0]                dec2_src0_addr, dec2_src1_addr;
    wire                      dec2_use_src0, dec2_use_src1;
    wire [4:0]                dec2_rd_addr;
    wire                      dec2_rf_we;
    wire [31:0]               dec2_imm;
    wire                      dec2_use_imm;
    wire [31:0]               dec2_br_offs;
    wire                      dec2_is_branch;
    wire [`BR_TYPE_W-1:0]     dec2_br_type;
    wire [`PRIV_NUM-1:0]      dec2_priv_vec;
    wire                      dec2_is_nop;
    wire                      dec2_is_load, dec2_is_store;
    wire [`EXCP_NUM-1:0]      dec2_excp;

    // 取指异常与译码异常合并后送 rename（一条指令的全部"静态"异常）
    // 取指 fault 时 IFU 常把 inst 置 0；译码会对 inst=0 再报 INE，合并后只剩 INE
    // 且优先级低于 ADEF，导致 commit 只看见 INE。此处抑制这类重复/气泡 INE。
    wire [`EXCP_NUM-1:0] ib0_fetch_excp = ib_pop0_excp & `FETCH_EXCP_MASK;
    wire [`EXCP_NUM-1:0] ib1_fetch_excp = ib_pop1_excp & `FETCH_EXCP_MASK;
    // INE 抑制只在“已有取指类异常”时生效（取指异常优先级高于 INE，同拍不重复触发）。
    // 【勿再用 inst==0 的 null_bubble 抑制】：n50 用一条真实的 0x00000000 非法指令测 INE；
    // 把全零指令当气泡吞掉 INE 会导致它被当 nop 提交、INE 永不触发 → n50 失败。
    // 真正的取指气泡由 ib_pop*_valid 门控(rename ib*_valid_i)冲掉，与 INE 无关，无需在此按位模式猜。
    wire                 dec0_suppress_ine = dec0_excp[`EXCP_INE] & (|ib0_fetch_excp);
    wire                 dec1_suppress_ine = dec1_excp[`EXCP_INE] & (|ib1_fetch_excp);
    wire [`EXCP_NUM-1:0] ib2_fetch_excp = ib_pop2_excp & `FETCH_EXCP_MASK;
    wire                 dec2_suppress_ine = dec2_excp[`EXCP_INE] & (|ib2_fetch_excp);
    wire [`EXCP_NUM-1:0] dec0_excp_ine_mask = {{(`EXCP_NUM-1){1'b0}}, dec0_suppress_ine} << `EXCP_INE;
    wire [`EXCP_NUM-1:0] dec1_excp_ine_mask = {{(`EXCP_NUM-1){1'b0}}, dec1_suppress_ine} << `EXCP_INE;
    wire [`EXCP_NUM-1:0] dec2_excp_ine_mask = {{(`EXCP_NUM-1){1'b0}}, dec2_suppress_ine} << `EXCP_INE;
    wire [`EXCP_NUM-1:0] dec0_excp_eff = dec0_excp & ~dec0_excp_ine_mask;
    wire [`EXCP_NUM-1:0] dec1_excp_eff = dec1_excp & ~dec1_excp_ine_mask;
    wire [`EXCP_NUM-1:0] dec2_excp_eff = dec2_excp & ~dec2_excp_ine_mask;
    wire [`EXCP_NUM-1:0]      rn_ib0_excp = ib_pop0_excp | dec0_excp_eff;
    wire [`EXCP_NUM-1:0]      rn_ib1_excp = ib_pop1_excp | dec1_excp_eff;
    wire [`EXCP_NUM-1:0]      rn_ib2_excp = ib_pop2_excp | dec2_excp_eff;

//--------------------------------------------------
// decoder x2：双发射译码（纯组合）
//--------------------------------------------------
    decoder u_decoder0(
        .inst_i        (ib_pop0_inst),
        .csr_plv_i     (csr_crmd_plv),
        .csr_llbit_i   (csr_llbit),
        .futype_o      (dec0_futype),
        .alu_op_o      (dec0_alu_op),
        .br_op_o       (dec0_br_op),
        .mem_op_o      (dec0_mem_op),
        .csr_op_o      (dec0_csr_op),
        .tlb_op_o      (dec0_tlb_op),
        .wb_src_op_o   (dec0_wb_src_op),
        .csr_num_o     (dec0_csr_num),
        .cacop_code_o  (dec0_cacop_code),
        .src0_addr_o   (dec0_src0_addr),
        .src1_addr_o   (dec0_src1_addr),
        .use_src0_o    (dec0_use_src0),
        .use_src1_o    (dec0_use_src1),
        .rd_addr_o     (dec0_rd_addr),
        .rf_we_o       (dec0_rf_we),
        .imm_o         (dec0_imm),
        .use_imm_o     (dec0_use_imm),
        .br_offs_o     (dec0_br_offs),
        .is_branch_o   (dec0_is_branch),
        .br_type_o     (dec0_br_type),
        .priv_vec_o    (dec0_priv_vec),
        .is_nop_o      (dec0_is_nop),
        .is_load_o     (dec0_is_load),
        .is_store_o    (dec0_is_store),
        .excp_o        (dec0_excp)
    );

    decoder u_decoder1(
        .inst_i        (ib_pop1_inst),
        .csr_plv_i     (csr_crmd_plv),
        .csr_llbit_i   (csr_llbit),
        .futype_o      (dec1_futype),
        .alu_op_o      (dec1_alu_op),
        .br_op_o       (dec1_br_op),
        .mem_op_o      (dec1_mem_op),
        .csr_op_o      (dec1_csr_op),
        .tlb_op_o      (dec1_tlb_op),
        .wb_src_op_o   (dec1_wb_src_op),
        .csr_num_o     (dec1_csr_num),
        .cacop_code_o  (dec1_cacop_code),
        .src0_addr_o   (dec1_src0_addr),
        .src1_addr_o   (dec1_src1_addr),
        .use_src0_o    (dec1_use_src0),
        .use_src1_o    (dec1_use_src1),
        .rd_addr_o     (dec1_rd_addr),
        .rf_we_o       (dec1_rf_we),
        .imm_o         (dec1_imm),
        .use_imm_o     (dec1_use_imm),
        .br_offs_o     (dec1_br_offs),
        .is_branch_o   (dec1_is_branch),
        .br_type_o     (dec1_br_type),
        .priv_vec_o    (dec1_priv_vec),
        .is_nop_o      (dec1_is_nop),
        .is_load_o     (dec1_is_load),
        .is_store_o    (dec1_is_store),
        .excp_o        (dec1_excp)
    );

    decoder u_decoder2(
        .inst_i        (ib_pop2_inst),
        .csr_plv_i     (csr_crmd_plv),
        .csr_llbit_i   (csr_llbit),
        .futype_o      (dec2_futype),
        .alu_op_o      (dec2_alu_op),
        .br_op_o       (dec2_br_op),
        .mem_op_o      (dec2_mem_op),
        .csr_op_o      (dec2_csr_op),
        .tlb_op_o      (dec2_tlb_op),
        .wb_src_op_o   (dec2_wb_src_op),
        .csr_num_o     (dec2_csr_num),
        .cacop_code_o  (dec2_cacop_code),
        .src0_addr_o   (dec2_src0_addr),
        .src1_addr_o   (dec2_src1_addr),
        .use_src0_o    (dec2_use_src0),
        .use_src1_o    (dec2_use_src1),
        .rd_addr_o     (dec2_rd_addr),
        .rf_we_o       (dec2_rf_we),
        .imm_o         (dec2_imm),
        .use_imm_o     (dec2_use_imm),
        .br_offs_o     (dec2_br_offs),
        .is_branch_o   (dec2_is_branch),
        .br_type_o     (dec2_br_type),
        .priv_vec_o    (dec2_priv_vec),
        .is_nop_o      (dec2_is_nop),
        .is_load_o     (dec2_is_load),
        .is_store_o    (dec2_is_store),
        .excp_o        (dec2_excp)
    );



//--------------------------------------------------
// 重命名/分发信号声明（rename / rat / regfile(ARF) / dispatch）
//--------------------------------------------------
    // rename <-> RAT
    wire [4:0]                rn_rat_raddr0, rn_rat_raddr1, rn_rat_raddr2, rn_rat_raddr3;
    wire                      rat_rbusy0, rat_rbusy1, rat_rbusy2, rat_rbusy3;
    wire [`ROB_W-1:0]         rat_rnum0, rat_rnum1, rat_rnum2, rat_rnum3;
    wire [4:0]                rn_rat_raddr4, rn_rat_raddr5;
    wire                      rat_rbusy4, rat_rbusy5;
    wire [`ROB_W-1:0]         rat_rnum4, rat_rnum5;
    wire                      rn_rat_wen0, rn_rat_wen1;
    wire [4:0]                rn_rat_waddr0, rn_rat_waddr1;
    wire [`ROB_W-1:0]         rn_rat_wnum0, rn_rat_wnum1;
    wire                      rn_rat_wen2;
    wire [4:0]                rn_rat_waddr2;
    wire [`ROB_W-1:0]         rn_rat_wnum2;
    // commit -> RAT 释放
    wire                      cmt_rat_en0, cmt_rat_en1, cmt_rat_en2, cmt_rat_en3;
    wire [4:0]                cmt_rat_addr0, cmt_rat_addr1, cmt_rat_addr2, cmt_rat_addr3;
    wire [`ROB_W-1:0]         cmt_rat_num0, cmt_rat_num1, cmt_rat_num2, cmt_rat_num3;
    // rename <-> ARF 读
    wire [4:0]                rn_arf_raddr0, rn_arf_raddr1, rn_arf_raddr2, rn_arf_raddr3;
    wire [31:0]               arf_rdata0, arf_rdata1, arf_rdata2, arf_rdata3;
    wire [4:0]                rn_arf_raddr4, rn_arf_raddr5;
    wire [31:0]               arf_rdata4, arf_rdata5;
    // commit -> ARF 写
    wire                      cmt_arf_we0, cmt_arf_we1, cmt_arf_we2, cmt_arf_we3;
    wire [4:0]                cmt_arf_waddr0, cmt_arf_waddr1, cmt_arf_waddr2, cmt_arf_waddr3;
    wire [31:0]               cmt_arf_wdata0, cmt_arf_wdata1, cmt_arf_wdata2, cmt_arf_wdata3;
    // rename <-> ROB 分配
    wire                      rn_rob_alloc_en;
    wire                      rn_rob_alloc_two;
    wire [`ROB_PAIR_W-1:0]    rob_tail;
    wire                      rob_full;
    wire                      rob_full2;
    wire                      rob_tail_half;
    wire                      rob_empty;
    wire                      rn_a0_valid, rn_a1_valid;
    wire                      rn_a2_valid;
    wire [31:0]               rn_a0_pc, rn_a1_pc;
    wire [31:0]               rn_a2_pc;
    wire [31:0]               rn_a0_inst, rn_a1_inst;
    wire [31:0]               rn_a2_inst;
    wire                      rn_a0_rf_we, rn_a1_rf_we;
    wire                      rn_a2_rf_we;
    wire [4:0]                rn_a0_rd, rn_a1_rd;
    wire [4:0]                rn_a2_rd;
    wire                      rn_a0_is_load, rn_a1_is_load;
    wire                      rn_a2_is_load;
    wire                      rn_a0_is_store, rn_a1_is_store;
    wire                      rn_a2_is_store;
    wire                      rn_a0_is_branch, rn_a1_is_branch;
    wire                      rn_a2_is_branch;
    wire [`BR_TYPE_W-1:0]     rn_a0_br_type, rn_a1_br_type;
    wire [`BR_TYPE_W-1:0]     rn_a2_br_type;
    wire                      rn_a0_pred_taken, rn_a1_pred_taken;
    wire                      rn_a2_pred_taken;
    wire                      rn_a0_is_last, rn_a1_is_last;
    wire                      rn_a2_is_last;
    wire [`FTQ_W-1:0]         rn_a0_ftq_id, rn_a1_ftq_id;
    wire [`FTQ_W-1:0]         rn_a2_ftq_id;
    wire [`PRIV_NUM-1:0]      rn_a0_priv_vec, rn_a1_priv_vec;
    wire [`PRIV_NUM-1:0]      rn_a2_priv_vec;
    wire [13:0]               rn_a0_csr_num, rn_a1_csr_num;
    wire [13:0]               rn_a2_csr_num;
    wire [`TLB_OP_NUM-1:0]    rn_a0_tlb_op, rn_a1_tlb_op;
    wire [`TLB_OP_NUM-1:0]    rn_a2_tlb_op;
    wire [4:0]                rn_a0_cacop_code, rn_a1_cacop_code;
    wire [4:0]                rn_a2_cacop_code;
    wire [`EXCP_NUM-1:0]      rn_a0_excp, rn_a1_excp;
    wire [`EXCP_NUM-1:0]      rn_a2_excp;
    wire                      rn_a0_is_nop, rn_a1_is_nop;
    wire                      rn_a2_is_nop;
    // rename -> dispatch 流水寄存器
    wire                      dis0_valid, dis1_valid;
    wire                      dis2_valid;
    wire [`ROB_W-1:0]         dis0_robid, dis1_robid;
    wire [`ROB_W-1:0]         dis2_robid;
    wire [31:0]               dis0_pc, dis1_pc;
    wire [31:0]               dis2_pc;
    wire [`FU_NUM-1:0]        dis0_futype, dis1_futype;
    wire [`FU_NUM-1:0]        dis2_futype;
    wire [`ALU_OP_NUM-1:0]    dis0_alu_op, dis1_alu_op;
    wire [`ALU_OP_NUM-1:0]    dis2_alu_op;
    wire [`BR_OP_NUM-1:0]     dis0_br_op, dis1_br_op;
    wire [`BR_OP_NUM-1:0]     dis2_br_op;
    wire [`MEM_OP_NUM-1:0]    dis0_mem_op, dis1_mem_op;
    wire [`MEM_OP_NUM-1:0]    dis2_mem_op;
    wire [`CSR_OP_NUM-1:0]    dis0_csr_op, dis1_csr_op;
    wire [`CSR_OP_NUM-1:0]    dis2_csr_op;
    wire [`TLB_OP_NUM-1:0]    dis0_tlb_op, dis1_tlb_op;
    wire [`TLB_OP_NUM-1:0]    dis2_tlb_op;
    wire [`WB_SRC_NUM-1:0]    dis0_wb_src_op, dis1_wb_src_op;
    wire [`WB_SRC_NUM-1:0]    dis2_wb_src_op;
    wire [13:0]               dis0_csr_num, dis1_csr_num;
    wire [13:0]               dis2_csr_num;
    wire                      dis0_is_cacop, dis1_is_cacop;
    wire                      dis2_is_cacop;
    wire [4:3]                dis0_cacop_op, dis1_cacop_op;
    wire [4:3]                dis2_cacop_op;
    wire                      dis0_src0_ready, dis1_src0_ready;
    wire                      dis2_src0_ready;
    wire [31:0]               dis0_src0_val, dis1_src0_val;
    wire [31:0]               dis2_src0_val;
    wire [`ROB_W-1:0]         dis0_src0_robid, dis1_src0_robid;
    wire [`ROB_W-1:0]         dis2_src0_robid;
    wire                      dis0_src1_ready, dis1_src1_ready;
    wire                      dis2_src1_ready;
    wire [31:0]               dis0_src1_val, dis1_src1_val;
    wire [31:0]               dis2_src1_val;
    wire [`ROB_W-1:0]         dis0_src1_robid, dis1_src1_robid;
    wire [`ROB_W-1:0]         dis2_src1_robid;
    wire [31:0]               dis0_imm, dis1_imm;
    wire [31:0]               dis2_imm;
    wire                      dis0_use_imm, dis1_use_imm;
    wire                      dis2_use_imm;
    wire [31:0]               dis0_br_offs, dis1_br_offs;
    wire [31:0]               dis2_br_offs;
    wire                      dispatch_ready;
    wire                      dis0_fire;
    wire                      dis1_fire;
    wire                      dis2_fire;
    // 分发驻留旁路（非流水寄存器数据；用锁存源地址组合读 RAT/ARF 口 4~7 实时唤醒）
    wire                      dis_rat_rbusy0, dis_rat_rbusy1, dis_rat_rbusy2, dis_rat_rbusy3;
    wire [31:0]               dis_arf_rdata0, dis_arf_rdata1, dis_arf_rdata2, dis_arf_rdata3;
    wire                      dis_rat_rbusy4, dis_rat_rbusy5;
    wire [31:0]               dis_arf_rdata4, dis_arf_rdata5;
    wire [4:0]                dis0_src0_addr, dis0_src1_addr, dis1_src0_addr, dis1_src1_addr;
    wire [4:0]                dis2_src0_addr, dis2_src1_addr;
    // dispatch <-> ROB 操作数读口
    wire [`ROB_W-1:0]         dsp_rob_raddr0, dsp_rob_raddr1, dsp_rob_raddr2, dsp_rob_raddr3;
    wire [`ROB_W-1:0]         dsp_rob_raddr4, dsp_rob_raddr5;
    wire                      rob_rrdy0, rob_rrdy1, rob_rrdy2, rob_rrdy3;
    wire                      rob_rrdy4, rob_rrdy5;
    wire [31:0]               rob_rdata0, rob_rdata1, rob_rdata2, rob_rdata3;
    wire [31:0]               rob_rdata4, rob_rdata5;
    wire [31:0]               rob_rdata0_noa2, rob_rdata2_noa2, rob_rdata4_noa2;
    // commit CSR 写回（rename 的 L0 免冲刷提交口在前面就要用，提前声明）
    wire                      cmt_csr_we;
    wire [13:0]               cmt_csr_wnum;

//--------------------------------------------------
// rename：重命名级（查 RAT / 读 ARF / 分配 ROB / 锁存到分发级）
//--------------------------------------------------
    rename u_rename(
        .clk               (clk),
        .reset             (reset),
        .flush_i           (flush),
        .l0_csr_commit_i   (cmt_csr_we && `CSR_NUM_IS_L0_NOFLUSH(cmt_csr_wnum)),
        // 槽 0
        .ib0_valid_i       (ib_pop0_valid),
        .ib0_pc_i          (ib_pop0_pc),
        .ib0_inst_i        (ib_pop0_inst),
        .ib0_pred_taken_i  (ib_pop0_pred_taken),
        .ib0_is_last_i     (ib_pop0_is_last),
        .ib0_ftq_id_i      (ib_pop0_ftq_id),
        .ib0_excp_i        (rn_ib0_excp),
        .ib0_futype_i      (dec0_futype),
        .ib0_alu_op_i      (dec0_alu_op),
        .ib0_br_op_i       (dec0_br_op),
        .ib0_mem_op_i      (dec0_mem_op),
        .ib0_csr_op_i      (dec0_csr_op),
        .ib0_tlb_op_i      (dec0_tlb_op),
        .ib0_wb_src_op_i   (dec0_wb_src_op),
        .ib0_csr_num_i     (dec0_csr_num),
        .ib0_cacop_code_i  (dec0_cacop_code),
        .ib0_src0_addr_i   (dec0_src0_addr),
        .ib0_src1_addr_i   (dec0_src1_addr),
        .ib0_use_src0_i    (dec0_use_src0),
        .ib0_use_src1_i    (dec0_use_src1),
        .ib0_rd_addr_i     (dec0_rd_addr),
        .ib0_rf_we_i       (dec0_rf_we),
        .ib0_imm_i         (dec0_imm),
        .ib0_use_imm_i     (dec0_use_imm),
        .ib0_br_offs_i     (dec0_br_offs),
        .ib0_is_branch_i   (dec0_is_branch),
        .ib0_br_type_i     (dec0_br_type),
        .ib0_priv_vec_i    (dec0_priv_vec),
        .ib0_is_nop_i      (dec0_is_nop),
        .ib0_is_load_i     (dec0_is_load),
        .ib0_is_store_i    (dec0_is_store),
        .ib0_ready_o       (ib_pop0_ready),
        // 槽 1
        .ib1_valid_i       (ib_pop1_valid),
        .ib1_pc_i          (ib_pop1_pc),
        .ib1_inst_i        (ib_pop1_inst),
        .ib1_pred_taken_i  (ib_pop1_pred_taken),
        .ib1_is_last_i     (ib_pop1_is_last),
        .ib1_ftq_id_i      (ib_pop1_ftq_id),
        .ib1_excp_i        (rn_ib1_excp),
        .ib1_futype_i      (dec1_futype),
        .ib1_alu_op_i      (dec1_alu_op),
        .ib1_br_op_i       (dec1_br_op),
        .ib1_mem_op_i      (dec1_mem_op),
        .ib1_csr_op_i      (dec1_csr_op),
        .ib1_tlb_op_i      (dec1_tlb_op),
        .ib1_wb_src_op_i   (dec1_wb_src_op),
        .ib1_csr_num_i     (dec1_csr_num),
        .ib1_cacop_code_i  (dec1_cacop_code),
        .ib1_src0_addr_i   (dec1_src0_addr),
        .ib1_src1_addr_i   (dec1_src1_addr),
        .ib1_use_src0_i    (dec1_use_src0),
        .ib1_use_src1_i    (dec1_use_src1),
        .ib1_rd_addr_i     (dec1_rd_addr),
        .ib1_rf_we_i       (dec1_rf_we),
        .ib1_imm_i         (dec1_imm),
        .ib1_use_imm_i     (dec1_use_imm),
        .ib1_br_offs_i     (dec1_br_offs),
        .ib1_is_branch_i   (dec1_is_branch),
        .ib1_br_type_i     (dec1_br_type),
        .ib1_priv_vec_i    (dec1_priv_vec),
        .ib1_is_nop_i      (dec1_is_nop),
        .ib1_is_load_i     (dec1_is_load),
        .ib1_is_store_i    (dec1_is_store),
        .ib1_ready_o       (ib_pop1_ready),
        .ib2_valid_i       (ib_pop2_valid),
        .ib2_pc_i          (ib_pop2_pc),
        .ib2_inst_i        (ib_pop2_inst),
        .ib2_pred_taken_i  (ib_pop2_pred_taken),
        .ib2_is_last_i     (ib_pop2_is_last),
        .ib2_ftq_id_i      (ib_pop2_ftq_id),
        .ib2_excp_i        (rn_ib2_excp),
        .ib2_futype_i      (dec2_futype),
        .ib2_alu_op_i      (dec2_alu_op),
        .ib2_br_op_i       (dec2_br_op),
        .ib2_mem_op_i      (dec2_mem_op),
        .ib2_csr_op_i      (dec2_csr_op),
        .ib2_tlb_op_i      (dec2_tlb_op),
        .ib2_wb_src_op_i   (dec2_wb_src_op),
        .ib2_csr_num_i     (dec2_csr_num),
        .ib2_cacop_code_i  (dec2_cacop_code),
        .ib2_src0_addr_i   (dec2_src0_addr),
        .ib2_src1_addr_i   (dec2_src1_addr),
        .ib2_use_src0_i    (dec2_use_src0),
        .ib2_use_src1_i    (dec2_use_src1),
        .ib2_rd_addr_i     (dec2_rd_addr),
        .ib2_rf_we_i       (dec2_rf_we),
        .ib2_imm_i         (dec2_imm),
        .ib2_use_imm_i     (dec2_use_imm),
        .ib2_br_offs_i     (dec2_br_offs),
        .ib2_is_branch_i   (dec2_is_branch),
        .ib2_br_type_i     (dec2_br_type),
        .ib2_priv_vec_i    (dec2_priv_vec),
        .ib2_is_nop_i      (dec2_is_nop),
        .ib2_is_load_i     (dec2_is_load),
        .ib2_is_store_i    (dec2_is_store),
        .ib2_ready_o       (ib_pop2_ready),
        // RAT
        .rat_raddr0_o      (rn_rat_raddr0),
        .rat_rbusy0_i      (rat_rbusy0),
        .rat_rnum0_i       (rat_rnum0),
        .rat_raddr1_o      (rn_rat_raddr1),
        .rat_rbusy1_i      (rat_rbusy1),
        .rat_rnum1_i       (rat_rnum1),
        .rat_raddr2_o      (rn_rat_raddr2),
        .rat_rbusy2_i      (rat_rbusy2),
        .rat_rnum2_i       (rat_rnum2),
        .rat_raddr3_o      (rn_rat_raddr3),
        .rat_rbusy3_i      (rat_rbusy3),
        .rat_rnum3_i       (rat_rnum3),
        .rat_raddr4_o      (rn_rat_raddr4),
        .rat_rbusy4_i      (rat_rbusy4),
        .rat_rnum4_i       (rat_rnum4),
        .rat_raddr5_o      (rn_rat_raddr5),
        .rat_rbusy5_i      (rat_rbusy5),
        .rat_rnum5_i       (rat_rnum5),
        .rat_wen0_o        (rn_rat_wen0),
        .rat_waddr0_o      (rn_rat_waddr0),
        .rat_wnum0_o       (rn_rat_wnum0),
        .rat_wen1_o        (rn_rat_wen1),
        .rat_waddr1_o      (rn_rat_waddr1),
        .rat_wnum1_o       (rn_rat_wnum1),
        .rat_wen2_o        (rn_rat_wen2),
        .rat_waddr2_o      (rn_rat_waddr2),
        .rat_wnum2_o       (rn_rat_wnum2),
        // ARF 读
        .arf_raddr0_o      (rn_arf_raddr0),
        .arf_rdata0_i      (arf_rdata0),
        .arf_raddr1_o      (rn_arf_raddr1),
        .arf_rdata1_i      (arf_rdata1),
        .arf_raddr2_o      (rn_arf_raddr2),
        .arf_rdata2_i      (arf_rdata2),
        .arf_raddr3_o      (rn_arf_raddr3),
        .arf_rdata3_i      (arf_rdata3),
        .arf_raddr4_o      (rn_arf_raddr4),
        .arf_rdata4_i      (arf_rdata4),
        .arf_raddr5_o      (rn_arf_raddr5),
        .arf_rdata5_i      (arf_rdata5),
        // ROB 分配
        .rob_alloc_en_o    (rn_rob_alloc_en),
        .rob_tail_i        (rob_tail),
        .rob_full_i        (rob_full),
        .rob_tail_half_i   (rob_tail_half),
        .rob_full2_i       (rob_full2),
        .rob_alloc_two_o   (rn_rob_alloc_two),
        .rob_a0_valid_o    (rn_a0_valid),
        .rob_a0_pc_o       (rn_a0_pc),
        .rob_a0_inst_o     (rn_a0_inst),
        .rob_a0_rf_we_o    (rn_a0_rf_we),
        .rob_a0_rd_o       (rn_a0_rd),
        .rob_a0_is_load_o  (rn_a0_is_load),
        .rob_a0_is_store_o (rn_a0_is_store),
        .rob_a0_is_branch_o(rn_a0_is_branch),
        .rob_a0_br_type_o  (rn_a0_br_type),
        .rob_a0_pred_taken_o(rn_a0_pred_taken),
        .rob_a0_is_last_o  (rn_a0_is_last),
        .rob_a0_ftq_id_o   (rn_a0_ftq_id),
        .rob_a0_priv_vec_o (rn_a0_priv_vec),
        .rob_a0_csr_num_o  (rn_a0_csr_num),
        .rob_a0_tlb_op_o   (rn_a0_tlb_op),
        .rob_a0_cacop_code_o(rn_a0_cacop_code),
        .rob_a0_excp_o     (rn_a0_excp),
        .rob_a0_is_nop_o   (rn_a0_is_nop),
        .rob_a1_valid_o    (rn_a1_valid),
        .rob_a1_pc_o       (rn_a1_pc),
        .rob_a1_inst_o     (rn_a1_inst),
        .rob_a1_rf_we_o    (rn_a1_rf_we),
        .rob_a1_rd_o       (rn_a1_rd),
        .rob_a1_is_load_o  (rn_a1_is_load),
        .rob_a1_is_store_o (rn_a1_is_store),
        .rob_a1_is_branch_o(rn_a1_is_branch),
        .rob_a1_br_type_o  (rn_a1_br_type),
        .rob_a1_pred_taken_o(rn_a1_pred_taken),
        .rob_a1_is_last_o  (rn_a1_is_last),
        .rob_a1_ftq_id_o   (rn_a1_ftq_id),
        .rob_a1_priv_vec_o (rn_a1_priv_vec),
        .rob_a1_csr_num_o  (rn_a1_csr_num),
        .rob_a1_tlb_op_o   (rn_a1_tlb_op),
        .rob_a1_cacop_code_o(rn_a1_cacop_code),
        .rob_a1_excp_o     (rn_a1_excp),
        .rob_a1_is_nop_o   (rn_a1_is_nop),
        .rob_a2_valid_o    (rn_a2_valid),
        .rob_a2_pc_o       (rn_a2_pc),
        .rob_a2_inst_o     (rn_a2_inst),
        .rob_a2_rf_we_o    (rn_a2_rf_we),
        .rob_a2_rd_o       (rn_a2_rd),
        .rob_a2_is_load_o  (rn_a2_is_load),
        .rob_a2_is_store_o (rn_a2_is_store),
        .rob_a2_is_branch_o(rn_a2_is_branch),
        .rob_a2_br_type_o  (rn_a2_br_type),
        .rob_a2_pred_taken_o(rn_a2_pred_taken),
        .rob_a2_is_last_o  (rn_a2_is_last),
        .rob_a2_ftq_id_o   (rn_a2_ftq_id),
        .rob_a2_priv_vec_o (rn_a2_priv_vec),
        .rob_a2_csr_num_o  (rn_a2_csr_num),
        .rob_a2_tlb_op_o   (rn_a2_tlb_op),
        .rob_a2_cacop_code_o(rn_a2_cacop_code),
        .rob_a2_excp_o     (rn_a2_excp),
        .rob_a2_is_nop_o   (rn_a2_is_nop),
        // 分发级
        .dispatch_ready_i  (dispatch_ready),
        .dis0_fire_i       (dis0_fire),
        .dis1_fire_i       (dis1_fire),
        .dis2_fire_i       (dis2_fire),
        .dis0_valid_o      (dis0_valid),
        .dis0_robid_o      (dis0_robid),
        .dis0_pc_o         (dis0_pc),
        .dis0_futype_o     (dis0_futype),
        .dis0_alu_op_o     (dis0_alu_op),
        .dis0_br_op_o      (dis0_br_op),
        .dis0_mem_op_o     (dis0_mem_op),
        .dis0_csr_op_o     (dis0_csr_op),
        .dis0_tlb_op_o     (dis0_tlb_op),
        .dis0_wb_src_op_o  (dis0_wb_src_op),
        .dis0_csr_num_o    (dis0_csr_num),
        .dis0_is_cacop_o   (dis0_is_cacop),
        .dis0_cacop_op_o   (dis0_cacop_op),
        .dis0_src0_ready_o (dis0_src0_ready),
        .dis0_src0_val_o   (dis0_src0_val),
        .dis0_src0_robid_o   (dis0_src0_robid),
        .dis0_src1_ready_o   (dis0_src1_ready),
        .dis0_src1_val_o     (dis0_src1_val),
        .dis0_src1_robid_o   (dis0_src1_robid),
        .dis0_imm_o        (dis0_imm),
        .dis0_use_imm_o    (dis0_use_imm),
        .dis0_br_offs_o    (dis0_br_offs),
        .dis1_valid_o      (dis1_valid),
        .dis1_robid_o      (dis1_robid),
        .dis1_pc_o         (dis1_pc),
        .dis1_futype_o     (dis1_futype),
        .dis1_alu_op_o     (dis1_alu_op),
        .dis1_br_op_o      (dis1_br_op),
        .dis1_mem_op_o     (dis1_mem_op),
        .dis1_csr_op_o     (dis1_csr_op),
        .dis1_tlb_op_o     (dis1_tlb_op),
        .dis1_wb_src_op_o  (dis1_wb_src_op),
        .dis1_csr_num_o    (dis1_csr_num),
        .dis1_is_cacop_o   (dis1_is_cacop),
        .dis1_cacop_op_o   (dis1_cacop_op),
        .dis1_src0_ready_o (dis1_src0_ready),
        .dis1_src0_val_o   (dis1_src0_val),
        .dis1_src0_robid_o   (dis1_src0_robid),
        .dis1_src1_ready_o   (dis1_src1_ready),
        .dis1_src1_val_o     (dis1_src1_val),
        .dis1_src1_robid_o   (dis1_src1_robid),
        .dis1_imm_o        (dis1_imm),
        .dis1_use_imm_o    (dis1_use_imm),
        .dis1_br_offs_o    (dis1_br_offs),
        .dis2_valid_o      (dis2_valid),
        .dis2_robid_o      (dis2_robid),
        .dis2_pc_o         (dis2_pc),
        .dis2_futype_o     (dis2_futype),
        .dis2_alu_op_o     (dis2_alu_op),
        .dis2_br_op_o      (dis2_br_op),
        .dis2_mem_op_o     (dis2_mem_op),
        .dis2_csr_op_o     (dis2_csr_op),
        .dis2_tlb_op_o     (dis2_tlb_op),
        .dis2_wb_src_op_o  (dis2_wb_src_op),
        .dis2_csr_num_o    (dis2_csr_num),
        .dis2_is_cacop_o   (dis2_is_cacop),
        .dis2_cacop_op_o   (dis2_cacop_op),
        .dis2_src0_ready_o (dis2_src0_ready),
        .dis2_src0_val_o   (dis2_src0_val),
        .dis2_src0_robid_o (dis2_src0_robid),
        .dis2_src1_ready_o (dis2_src1_ready),
        .dis2_src1_val_o   (dis2_src1_val),
        .dis2_src1_robid_o (dis2_src1_robid),
        .dis2_imm_o        (dis2_imm),
        .dis2_use_imm_o    (dis2_use_imm),
        .dis2_br_offs_o    (dis2_br_offs),
        .rob_rrdy0_i       (rob_rrdy0),
        .rob_rdata0_i      (rob_rdata0),
        .rob_rrdy1_i       (rob_rrdy1),
        .rob_rdata1_i      (rob_rdata1),
        .rob_rrdy2_i       (rob_rrdy2),
        .rob_rdata2_i      (rob_rdata2),
        .rob_rrdy3_i       (rob_rrdy3),
        .rob_rdata3_i      (rob_rdata3),
        .rob_rrdy4_i       (rob_rrdy4),
        .rob_rdata4_i      (rob_rdata4),
        .rob_rrdy5_i       (rob_rrdy5),
        .rob_rdata5_i      (rob_rdata5),
        .dis_rat_rbusy0_i  (dis_rat_rbusy0),
        .dis_rat_rbusy1_i  (dis_rat_rbusy1),
        .dis_rat_rbusy2_i  (dis_rat_rbusy2),
        .dis_rat_rbusy3_i  (dis_rat_rbusy3),
        .dis_arf_rdata0_i  (dis_arf_rdata0),
        .dis_arf_rdata1_i  (dis_arf_rdata1),
        .dis_arf_rdata2_i  (dis_arf_rdata2),
        .dis_arf_rdata3_i  (dis_arf_rdata3),
        .dis_rat_rbusy4_i  (dis_rat_rbusy4),
        .dis_rat_rbusy5_i  (dis_rat_rbusy5),
        .dis_arf_rdata4_i  (dis_arf_rdata4),
        .dis_arf_rdata5_i  (dis_arf_rdata5),
        .dis0_src0_addr_o  (dis0_src0_addr),
        .dis0_src1_addr_o  (dis0_src1_addr),
        .dis1_src0_addr_o  (dis1_src0_addr),
        .dis1_src1_addr_o  (dis1_src1_addr),
        .dis2_src0_addr_o  (dis2_src0_addr),
        .dis2_src1_addr_o  (dis2_src1_addr)
    );

//--------------------------------------------------
// rat：寄存器别名表（32 x {busy, robid}）
//--------------------------------------------------
    rat u_rat(
        .clk         (clk),
        .reset       (reset),
        .flush_i     (flush),
        .raddr0_i    (rn_rat_raddr0),
        .rbusy0_o    (rat_rbusy0),
        .rnum0_o     (rat_rnum0),
        .raddr1_i    (rn_rat_raddr1),
        .rbusy1_o    (rat_rbusy1),
        .rnum1_o     (rat_rnum1),
        .raddr2_i    (rn_rat_raddr2),
        .rbusy2_o    (rat_rbusy2),
        .rnum2_o     (rat_rnum2),
        .raddr3_i    (rn_rat_raddr3),
        .rbusy3_o    (rat_rbusy3),
        .rnum3_o     (rat_rnum3),
        .raddr4_i    (dis0_src0_addr),
        .rbusy4_o    (dis_rat_rbusy0),
        .raddr5_i    (dis0_src1_addr),
        .rbusy5_o    (dis_rat_rbusy1),
        .raddr6_i    (dis1_src0_addr),
        .rbusy6_o    (dis_rat_rbusy2),
        .raddr7_i    (dis1_src1_addr),
        .rbusy7_o    (dis_rat_rbusy3),
        .raddr8_i    (rn_rat_raddr4),
        .rbusy8_o    (rat_rbusy4),
        .rnum8_o     (rat_rnum4),
        .raddr9_i    (rn_rat_raddr5),
        .rbusy9_o    (rat_rbusy5),
        .rnum9_o     (rat_rnum5),
        .raddr10_i   (dis2_src0_addr),
        .rbusy10_o   (dis_rat_rbusy4),
        .raddr11_i   (dis2_src1_addr),
        .rbusy11_o   (dis_rat_rbusy5),
        .wen0_i      (rn_rat_wen0),
        .waddr0_i    (rn_rat_waddr0),
        .wnum0_i     (rn_rat_wnum0),
        .wen1_i      (rn_rat_wen1),
        .waddr1_i    (rn_rat_waddr1),
        .wnum1_i     (rn_rat_wnum1),
        .wen2_i      (rn_rat_wen2),
        .waddr2_i    (rn_rat_waddr2),
        .wnum2_i     (rn_rat_wnum2),
        .cmt_en0_i   (cmt_rat_en0),
        .cmt_addr0_i (cmt_rat_addr0),
        .cmt_num0_i  (cmt_rat_num0),
        .cmt_en1_i   (cmt_rat_en1),
        .cmt_addr1_i (cmt_rat_addr1),
        .cmt_num1_i  (cmt_rat_num1),
        .cmt_en2_i   (cmt_rat_en2),
        .cmt_addr2_i (cmt_rat_addr2),
        .cmt_num2_i  (cmt_rat_num2),
        .cmt_en3_i   (cmt_rat_en3),
        .cmt_addr3_i (cmt_rat_addr3),
        .cmt_num3_i  (cmt_rat_num3)
    );

//--------------------------------------------------
// regfile：ARF 体系结构寄存器堆（4 读 2 写 + 调试/difftest）
//--------------------------------------------------
`ifdef DIFFTEST_EN
    wire [31:0] diff_gpr_0,  diff_gpr_1,  diff_gpr_2,  diff_gpr_3;
    wire [31:0] diff_gpr_4,  diff_gpr_5,  diff_gpr_6,  diff_gpr_7;
    wire [31:0] diff_gpr_8,  diff_gpr_9,  diff_gpr_10, diff_gpr_11;
    wire [31:0] diff_gpr_12, diff_gpr_13, diff_gpr_14, diff_gpr_15;
    wire [31:0] diff_gpr_16, diff_gpr_17, diff_gpr_18, diff_gpr_19;
    wire [31:0] diff_gpr_20, diff_gpr_21, diff_gpr_22, diff_gpr_23;
    wire [31:0] diff_gpr_24, diff_gpr_25, diff_gpr_26, diff_gpr_27;
    wire [31:0] diff_gpr_28, diff_gpr_29, diff_gpr_30, diff_gpr_31;
`endif

    regfile u_regfile(
        .clk       (clk),
        .raddr0    (rn_arf_raddr0),
        .rdata0    (arf_rdata0),
        .raddr1    (rn_arf_raddr1),
        .rdata1    (arf_rdata1),
        .raddr2    (rn_arf_raddr2),
        .rdata2    (arf_rdata2),
        .raddr3    (rn_arf_raddr3),
        .rdata3    (arf_rdata3),
        .raddr4    (dis0_src0_addr),
        .rdata4    (dis_arf_rdata0),
        .raddr5    (dis0_src1_addr),
        .rdata5    (dis_arf_rdata1),
        .raddr6    (dis1_src0_addr),
        .rdata6    (dis_arf_rdata2),
        .raddr7    (dis1_src1_addr),
        .rdata7    (dis_arf_rdata3),
        .raddr8    (rn_arf_raddr4),
        .rdata8    (arf_rdata4),
        .raddr9    (rn_arf_raddr5),
        .rdata9    (arf_rdata5),
        .raddr10   (dis2_src0_addr),
        .rdata10   (dis_arf_rdata4),
        .raddr11   (dis2_src1_addr),
        .rdata11   (dis_arf_rdata5),
        .we0       (cmt_arf_we0),
        .waddr0    (cmt_arf_waddr0),
        .wdata0    (cmt_arf_wdata0),
        .we1       (cmt_arf_we1),
        .waddr1    (cmt_arf_waddr1),
        .wdata1    (cmt_arf_wdata1),
        .we2       (cmt_arf_we2),
        .waddr2    (cmt_arf_waddr2),
        .wdata2    (cmt_arf_wdata2),
        .we3       (cmt_arf_we3),
        .waddr3    (cmt_arf_waddr3),
        .wdata3    (cmt_arf_wdata3),
        .dbg_raddr (reg_num),
        .dbg_rdata (rf_rdata)
`ifdef DIFFTEST_EN
        ,
        .diff_gpr_0 (diff_gpr_0),  .diff_gpr_1 (diff_gpr_1),
        .diff_gpr_2 (diff_gpr_2),  .diff_gpr_3 (diff_gpr_3),
        .diff_gpr_4 (diff_gpr_4),  .diff_gpr_5 (diff_gpr_5),
        .diff_gpr_6 (diff_gpr_6),  .diff_gpr_7 (diff_gpr_7),
        .diff_gpr_8 (diff_gpr_8),  .diff_gpr_9 (diff_gpr_9),
        .diff_gpr_10(diff_gpr_10), .diff_gpr_11(diff_gpr_11),
        .diff_gpr_12(diff_gpr_12), .diff_gpr_13(diff_gpr_13),
        .diff_gpr_14(diff_gpr_14), .diff_gpr_15(diff_gpr_15),
        .diff_gpr_16(diff_gpr_16), .diff_gpr_17(diff_gpr_17),
        .diff_gpr_18(diff_gpr_18), .diff_gpr_19(diff_gpr_19),
        .diff_gpr_20(diff_gpr_20), .diff_gpr_21(diff_gpr_21),
        .diff_gpr_22(diff_gpr_22), .diff_gpr_23(diff_gpr_23),
        .diff_gpr_24(diff_gpr_24), .diff_gpr_25(diff_gpr_25),
        .diff_gpr_26(diff_gpr_26), .diff_gpr_27(diff_gpr_27),
        .diff_gpr_28(diff_gpr_28), .diff_gpr_29(diff_gpr_29),
        .diff_gpr_30(diff_gpr_30), .diff_gpr_31(diff_gpr_31)
`endif
    );



//--------------------------------------------------
// 保留站/执行单元 信号声明（4xRS + 4xFU + 唤醒总线）
//--------------------------------------------------
    // 写回唤醒总线（4 路：alu0/alu1/lsu/mdu，广播到 4 个 RS + ROB）
    wire                      alu0_wb_valid, alu1_wb_valid, alu2_wb_valid, mdu_wb_valid;
    wire                      mem_wb_valid_raw, mem_wb_valid;
    wire [`ROB_W-1:0]         alu0_wb_robid, alu1_wb_robid, alu2_wb_robid, mdu_wb_robid;
    wire                      mdu_pre_wb_valid;
    wire [`ROB_W-1:0]         mdu_pre_wb_robid;
    wire [`ROB_W-1:0]         mem_wb_robid_raw, mem_wb_robid;
    wire [31:0]               alu0_wb_data,  alu1_wb_data,  alu2_wb_data, mdu_wb_data;
    wire [31:0]               mem_wb_data_raw, mem_wb_data;
    wire                      alu0_wb_br_taken, alu1_wb_br_taken, alu2_wb_br_taken;
    wire [31:0]               alu0_wb_br_target, alu1_wb_br_target, alu2_wb_br_target;
    wire [31:0]               mem_wb_paddr_raw, mem_wb_paddr;
    wire [31:0]               mem_wb_vaddr_raw, mem_wb_vaddr;
    wire [3:0]                mem_wb_wstrb_raw, mem_wb_wstrb;
    wire [2:0]                mem_wb_size_raw, mem_wb_size;
    wire                      mem_wb_uncached_raw, mem_wb_uncached;
    wire [`EXCP_NUM-1:0]      mem_wb_excp_raw, mem_wb_excp;
    wire                      mem2_wb_valid;
    wire [`ROB_W-1:0]         mem2_wb_robid;
    wire [31:0]               mem2_wb_data, mem2_wb_paddr, mem2_wb_vaddr;
    wire [2:0]                mem2_wb_size;
    wire                      mem_fast_wb_valid;
    wire [`ROB_W-1:0]         mem_fast_wb_robid;
    wire [31:0]               mem_fast_wb_data;
    wire                      mem_fast_mdu_valid;
    wire [`ROB_W-1:0]         mem_fast_mdu_robid;
    wire [31:0]               mem_fast_mdu_data;
    wire [`LSU_MISS_DEPTH-1:0] mem_miss_wait_valid;
    wire [(`LSU_MISS_DEPTH*`ROB_W)-1:0] mem_miss_wait_robids;
    wire [`LSU_TOKEN_DEPTH-1:0] mem_pending_load_valid;
    wire [(`LSU_TOKEN_DEPTH*`ROB_W)-1:0] mem_pending_load_robids;
    wire                      mem_fast_safe_valid;
    wire [`ROB_W-1:0]         mem_fast_safe_robid;
    wire [31:0]               mem_fast_safe_data;
    wire                      mem_fast_alu_valid;
    wire [`ROB_W-1:0]         mem_fast_alu_robid;
    wire [31:0]               mem_fast_alu_data;
    wire                      mem_fast_rsm_valid;
    wire [`ROB_W-1:0]         mem_fast_rsm_robid;
    wire [31:0]               mem_fast_rsm_data;
    reg                       rsm_alu1_wb_valid_r;
    reg [`ROB_W-1:0]          rsm_alu1_wb_robid_r;
    reg                       rsm_mdu_wb_valid_r;
    reg [`ROB_W-1:0]          rsm_mdu_wb_robid_r;
    reg [31:0]                rsm_mdu_wb_data_r;
    wire                      mem_hold_wb_valid;
    wire [`ROB_W-1:0]         mem_hold_wb_robid;
    wire [31:0]               mem_hold_wb_data;
    wire [31:0]               mdu_wb_data2;
    // 提前唤醒总线（3 路：alu0/alu1 发射拍 + lsu DC 命中限定 early2）
    wire                      alu0_early_valid, alu1_early_valid, alu2_early_valid;
    wire                      lsu_early_valid_raw, lsu_early_valid;
    wire [`ROB_W-1:0]         alu0_early_robid, alu1_early_robid, alu2_early_robid;
    wire [`ROB_W-1:0]         lsu_early_robid_raw, lsu_early_robid;
    // rs_alu0 入站/发射
    wire                      rsa0_can_accept;
    wire [`RS_ALU_OCC_W-1:0]  rsa0_occupancy;
    wire                      rsa0_push_valid;
    wire [`ROB_W-1:0]         rsa0_push_robid;
    wire [31:0]               rsa0_push_pc;
    wire [14:0]               rsa0_push_alu_op;
    wire [`BR_OP_NUM-1:0]     rsa0_push_br_op;
    wire                      rsa0_push_src0_ready, rsa0_push_src1_ready;
    wire [31:0]               rsa0_push_src0_val,   rsa0_push_src1_val;
    wire [`ROB_W-1:0]         rsa0_push_src0_robid, rsa0_push_src1_robid;
    wire [31:0]               rsa0_push_imm;
    wire                      rsa0_push_use_imm;
    wire [31:0]               rsa0_push_br_offs;
    wire                      rsa0_issue_valid;
    wire [`ROB_W-1:0]         rsa0_issue_robid;
    wire [31:0]               rsa0_issue_pc;
    wire [14:0]               rsa0_issue_alu_op;
    wire [`BR_OP_NUM-1:0]     rsa0_issue_br_op;
    wire [31:0]               rsa0_issue_src0, rsa0_issue_src1;
    wire [31:0]               rsa0_issue_imm;
    wire                      rsa0_issue_use_imm;
    wire [31:0]               rsa0_issue_br_offs;
    // rs_alu1 入站/发射
    wire                      rsa1_can_accept;
    wire [`RS_ALU_OCC_W-1:0]  rsa1_occupancy;
    wire                      rsa1_push_valid;
    wire [`ROB_W-1:0]         rsa1_push_robid;
    wire [31:0]               rsa1_push_pc;
    wire [14:0]               rsa1_push_alu_op;
    wire [`BR_OP_NUM-1:0]     rsa1_push_br_op;
    wire                      rsa1_push_src0_ready, rsa1_push_src1_ready;
    wire [31:0]               rsa1_push_src0_val,   rsa1_push_src1_val;
    wire [`ROB_W-1:0]         rsa1_push_src0_robid, rsa1_push_src1_robid;
    wire [31:0]               rsa1_push_imm;
    wire                      rsa1_push_use_imm;
    wire [31:0]               rsa1_push_br_offs;
    wire                      rsa1_issue_valid;
    wire [`ROB_W-1:0]         rsa1_issue_robid;
    wire [31:0]               rsa1_issue_pc;
    wire [14:0]               rsa1_issue_alu_op;
    wire [`BR_OP_NUM-1:0]     rsa1_issue_br_op;
    wire [31:0]               rsa1_issue_src0, rsa1_issue_src1;
    wire [31:0]               rsa1_issue_imm;
    wire                      rsa1_issue_use_imm;
    wire [31:0]               rsa1_issue_br_offs;
    // third ALU reservation station / execution lane
    wire                      rsa2_can_accept;
    wire [`RS_ALU_OCC_W-1:0]  rsa2_occupancy;
    wire                      rsa2_push_valid;
    wire [`ROB_W-1:0]         rsa2_push_robid;
    wire [31:0]               rsa2_push_pc;
    wire [14:0]               rsa2_push_alu_op;
    wire [`BR_OP_NUM-1:0]     rsa2_push_br_op;
    wire                      rsa2_push_src0_ready, rsa2_push_src1_ready;
    wire [31:0]               rsa2_push_src0_val, rsa2_push_src1_val;
    wire [`ROB_W-1:0]         rsa2_push_src0_robid, rsa2_push_src1_robid;
    wire [31:0]               rsa2_push_imm;
    wire                      rsa2_push_use_imm;
    wire [31:0]               rsa2_push_br_offs;
    wire                      rsa2_issue_valid;
    wire [`ROB_W-1:0]         rsa2_issue_robid;
    wire [31:0]               rsa2_issue_pc;
    wire [14:0]               rsa2_issue_alu_op;
    wire [`BR_OP_NUM-1:0]     rsa2_issue_br_op;
    wire [31:0]               rsa2_issue_src0, rsa2_issue_src1;
    wire [31:0]               rsa2_issue_imm;
    wire                      rsa2_issue_use_imm;
    wire [31:0]               rsa2_issue_br_offs;
    // rs_mem 入站/发射
    wire                      rsm_can_accept;
    wire                      rsm_can_accept_two;
    wire [`RS_MEM_OCC_W-1:0]  rsm_occupancy;
    wire                      rsm_push_valid;
    wire [`ROB_W-1:0]         rsm_push_robid;
    wire [`MEM_OP_NUM-1:0]    rsm_push_mem_op;
    wire                      rsm_push_is_cacop;
    wire [4:3]                rsm_push_cacop_op;
    wire                      rsm_push_src0_ready, rsm_push_src1_ready;
    wire [31:0]               rsm_push_src0_val,   rsm_push_src1_val;
    wire [`ROB_W-1:0]         rsm_push_src0_robid, rsm_push_src1_robid;
    wire [31:0]               rsm_push_src0_key_val;
    wire                      rsm_push_src0_rob_wait;
    wire [31:0]               rsm_push_imm;
    wire                      rsm_push1_valid;
    wire [`ROB_W-1:0]         rsm_push1_robid;
    wire [`MEM_OP_NUM-1:0]    rsm_push1_mem_op;
    wire                      rsm_push1_is_cacop;
    wire [4:3]                rsm_push1_cacop_op;
    wire                      rsm_push1_src0_ready, rsm_push1_src1_ready;
    wire [31:0]               rsm_push1_src0_val, rsm_push1_src1_val;
    wire [`ROB_W-1:0]         rsm_push1_src0_robid, rsm_push1_src1_robid;
    wire [31:0]               rsm_push1_src0_key_val;
    wire                      rsm_push1_src0_rob_wait;
    wire [31:0]               rsm_push1_imm;
    wire                      rsm_issue_valid;
    wire [`ROB_W-1:0]         rsm_issue_robid;
    wire [`MEM_OP_NUM-1:0]    rsm_issue_mem_op;
    wire                      rsm_issue_is_cacop;
    wire [4:3]                rsm_issue_cacop_op;
    wire [31:0]               rsm_issue_base, rsm_issue_wdata;
    wire                      rsm_issue_base_ready;
    wire [`ROB_W-1:0]         rsm_issue_base_robid;
    wire                      rsm_issue_wdata_ready;
    wire [`ROB_W-1:0]         rsm_issue_wdata_robid;
    wire [31:0]               rsm_issue_imm;
    wire                      lsu_ready, lsu_plain_only;
    wire                      rsm_issue_pair_valid, lsu_pair_ready;
    wire [`ROB_W-1:0]         rsm_issue_pair_robid;
    wire [`MEM_OP_NUM-1:0]    rsm_issue_pair_mem_op;
    wire [31:0]               rsm_issue_pair_base, rsm_issue_pair_imm;
    // rs_mdu 入站/发射
    wire                      rsd_can_accept;
    wire [1:0]                rsd_occupancy;
    wire                      rsd_push_valid;
    wire [`ROB_W-1:0]         rsd_push_robid;
    wire [18:12]              rsd_push_alu_op;
    wire [`CSR_OP_NUM-1:0]    rsd_push_csr_op;
    wire [13:0]               rsd_push_csr_num;
    wire [`TLB_OP_NUM-1:0]    rsd_push_tlb_op;
    wire [`WB_SRC_NUM-1:0]    rsd_push_wb_src_op;
    wire                      rsd_push_src0_ready, rsd_push_src1_ready;
    wire [31:0]               rsd_push_src0_val,   rsd_push_src1_val;
    wire [`ROB_W-1:0]         rsd_push_src0_robid, rsd_push_src1_robid;
    wire                      rsd_issue_valid;
    wire [`ROB_W-1:0]         rsd_issue_robid;
    wire [18:12]              rsd_issue_alu_op;
    wire [`CSR_OP_NUM-1:0]    rsd_issue_csr_op;
    wire [13:0]               rsd_issue_csr_num;
    wire [`TLB_OP_NUM-1:0]    rsd_issue_tlb_op;
    wire [`WB_SRC_NUM-1:0]    rsd_issue_wb_src_op;
    wire [31:0]               rsd_issue_src0, rsd_issue_src1;
    wire                      rsd_issue_src0_fast, rsd_issue_src1_fast;
    wire [31:0]               rsd_issue_src0_eff = rsd_issue_src0_fast
                                                    ? mem_fast_safe_data
                                                    : rsd_issue_src0;
    wire [31:0]               rsd_issue_src1_eff = rsd_issue_src1_fast
                                                    ? mem_fast_safe_data
                                                    : rsd_issue_src1;
    wire                      mdu_ready;

//--------------------------------------------------
// dispatch：分发级（读 ROB 补操作数 + 路由进 4 个保留站）
//--------------------------------------------------
    dispatch u_dispatch(
        .dis0_valid_i        (dis0_valid),
        .dis0_robid_i        (dis0_robid),
        .dis0_pc_i           (dis0_pc),
        .dis0_futype_i       (dis0_futype),
        .dis0_alu_op_i       (dis0_alu_op),
        .dis0_br_op_i        (dis0_br_op),
        .dis0_mem_op_i       (dis0_mem_op),
        .dis0_csr_op_i       (dis0_csr_op),
        .dis0_tlb_op_i       (dis0_tlb_op),
        .dis0_wb_src_op_i    (dis0_wb_src_op),
        .dis0_csr_num_i      (dis0_csr_num),
        .dis0_is_cacop_i     (dis0_is_cacop),
        .dis0_cacop_op_i     (dis0_cacop_op),
        .dis0_src0_ready_i   (dis0_src0_ready),
        .dis0_src0_val_i     (dis0_src0_val),
        .dis0_src0_robid_i     (dis0_src0_robid),
        .dis0_src1_ready_i     (dis0_src1_ready),
        .dis0_src1_val_i       (dis0_src1_val),
        .dis0_src1_robid_i     (dis0_src1_robid),
        .dis0_imm_i          (dis0_imm),
        .dis0_use_imm_i      (dis0_use_imm),
        .dis0_br_offs_i      (dis0_br_offs),
        .dis1_valid_i        (dis1_valid),
        .dis1_robid_i        (dis1_robid),
        .dis1_pc_i           (dis1_pc),
        .dis1_futype_i       (dis1_futype),
        .dis1_alu_op_i       (dis1_alu_op),
        .dis1_br_op_i        (dis1_br_op),
        .dis1_mem_op_i       (dis1_mem_op),
        .dis1_csr_op_i       (dis1_csr_op),
        .dis1_tlb_op_i       (dis1_tlb_op),
        .dis1_wb_src_op_i    (dis1_wb_src_op),
        .dis1_csr_num_i      (dis1_csr_num),
        .dis1_is_cacop_i     (dis1_is_cacop),
        .dis1_cacop_op_i     (dis1_cacop_op),
        .dis1_src0_ready_i   (dis1_src0_ready),
        .dis1_src0_val_i     (dis1_src0_val),
        .dis1_src0_robid_i     (dis1_src0_robid),
        .dis1_src1_ready_i     (dis1_src1_ready),
        .dis1_src1_val_i       (dis1_src1_val),
        .dis1_src1_robid_i     (dis1_src1_robid),
        .dis1_imm_i          (dis1_imm),
        .dis1_use_imm_i      (dis1_use_imm),
        .dis1_br_offs_i      (dis1_br_offs),
        .dis2_valid_i        (dis2_valid),
        .dis2_robid_i        (dis2_robid),
        .dis2_pc_i           (dis2_pc),
        .dis2_futype_i       (dis2_futype),
        .dis2_alu_op_i       (dis2_alu_op),
        .dis2_br_op_i        (dis2_br_op),
        .dis2_mem_op_i       (dis2_mem_op),
        .dis2_csr_op_i       (dis2_csr_op),
        .dis2_tlb_op_i       (dis2_tlb_op),
        .dis2_wb_src_op_i    (dis2_wb_src_op),
        .dis2_csr_num_i      (dis2_csr_num),
        .dis2_is_cacop_i     (dis2_is_cacop),
        .dis2_cacop_op_i     (dis2_cacop_op),
        .dis2_src0_ready_i   (dis2_src0_ready),
        .dis2_src0_val_i     (dis2_src0_val),
        .dis2_src0_robid_i   (dis2_src0_robid),
        .dis2_src1_ready_i   (dis2_src1_ready),
        .dis2_src1_val_i     (dis2_src1_val),
        .dis2_src1_robid_i   (dis2_src1_robid),
        .dis2_imm_i          (dis2_imm),
        .dis2_use_imm_i      (dis2_use_imm),
        .dis2_br_offs_i      (dis2_br_offs),
        .dispatch_ready_o    (dispatch_ready),
        .dis0_fire_o         (dis0_fire),
        .dis1_fire_o         (dis1_fire),
        .dis2_fire_o         (dis2_fire),
        .rob_raddr0_o        (dsp_rob_raddr0),
        .rob_rrdy0_i         (rob_rrdy0),
        .rob_rdata0_i        (rob_rdata0),
        .rob_rdata0_noa2_i   (rob_rdata0_noa2),
        .rob_raddr1_o        (dsp_rob_raddr1),
        .rob_rrdy1_i         (rob_rrdy1),
        .rob_rdata1_i        (rob_rdata1),
        .rob_raddr2_o        (dsp_rob_raddr2),
        .rob_rrdy2_i         (rob_rrdy2),
        .rob_rdata2_i        (rob_rdata2),
        .rob_rdata2_noa2_i   (rob_rdata2_noa2),
        .rob_raddr3_o        (dsp_rob_raddr3),
        .rob_rrdy3_i         (rob_rrdy3),
        .rob_rdata3_i        (rob_rdata3),
        .rob_raddr4_o        (dsp_rob_raddr4),
        .rob_rrdy4_i         (rob_rrdy4),
        .rob_rdata4_i        (rob_rdata4),
        .rob_rdata4_noa2_i   (rob_rdata4_noa2),
        .rob_raddr5_o        (dsp_rob_raddr5),
        .rob_rrdy5_i         (rob_rrdy5),
        .rob_rdata5_i        (rob_rdata5),
        .dis_rat_rbusy0_i    (dis_rat_rbusy0),
        .dis_rat_rbusy1_i    (dis_rat_rbusy1),
        .dis_rat_rbusy2_i    (dis_rat_rbusy2),
        .dis_rat_rbusy3_i    (dis_rat_rbusy3),
        .dis_arf_rdata0_i    (dis_arf_rdata0),
        .dis_arf_rdata1_i    (dis_arf_rdata1),
        .dis_arf_rdata2_i    (dis_arf_rdata2),
        .dis_arf_rdata3_i    (dis_arf_rdata3),
        .dis_rat_rbusy4_i    (dis_rat_rbusy4),
        .dis_rat_rbusy5_i    (dis_rat_rbusy5),
        .dis_arf_rdata4_i    (dis_arf_rdata4),
        .dis_arf_rdata5_i    (dis_arf_rdata5),
        .rs_alu0_can_accept_i(rsa0_can_accept),
        .rs_alu0_occupancy_i (rsa0_occupancy),
        .rs_alu0_push_valid_o(rsa0_push_valid),
        .rs_alu0_push_robid_o(rsa0_push_robid),
        .rs_alu0_push_pc_o   (rsa0_push_pc),
        .rs_alu0_push_alu_op_o(rsa0_push_alu_op),
        .rs_alu0_push_br_op_o(rsa0_push_br_op),
        .rs_alu0_push_src0_ready_o(rsa0_push_src0_ready),
        .rs_alu0_push_src0_val_o  (rsa0_push_src0_val),
        .rs_alu0_push_src0_robid_o(rsa0_push_src0_robid),
        .rs_alu0_push_src1_ready_o(rsa0_push_src1_ready),
        .rs_alu0_push_src1_val_o  (rsa0_push_src1_val),
        .rs_alu0_push_src1_robid_o(rsa0_push_src1_robid),
        .rs_alu0_push_imm_o  (rsa0_push_imm),
        .rs_alu0_push_use_imm_o(rsa0_push_use_imm),
        .rs_alu0_push_br_offs_o(rsa0_push_br_offs),
        .rs_alu1_can_accept_i(rsa1_can_accept),
        .rs_alu1_occupancy_i (rsa1_occupancy),
        .rs_alu1_push_valid_o(rsa1_push_valid),
        .rs_alu1_push_robid_o(rsa1_push_robid),
        .rs_alu1_push_pc_o   (rsa1_push_pc),
        .rs_alu1_push_alu_op_o(rsa1_push_alu_op),
        .rs_alu1_push_br_op_o(rsa1_push_br_op),
        .rs_alu1_push_src0_ready_o(rsa1_push_src0_ready),
        .rs_alu1_push_src0_val_o  (rsa1_push_src0_val),
        .rs_alu1_push_src0_robid_o(rsa1_push_src0_robid),
        .rs_alu1_push_src1_ready_o(rsa1_push_src1_ready),
        .rs_alu1_push_src1_val_o  (rsa1_push_src1_val),
        .rs_alu1_push_src1_robid_o(rsa1_push_src1_robid),
        .rs_alu1_push_imm_o  (rsa1_push_imm),
        .rs_alu1_push_use_imm_o(rsa1_push_use_imm),
        .rs_alu1_push_br_offs_o(rsa1_push_br_offs),
        .rs_alu2_can_accept_i(rsa2_can_accept),
        .rs_alu2_occupancy_i (rsa2_occupancy),
        .rs_alu2_push_valid_o(rsa2_push_valid),
        .rs_alu2_push_robid_o(rsa2_push_robid),
        .rs_alu2_push_pc_o   (rsa2_push_pc),
        .rs_alu2_push_alu_op_o(rsa2_push_alu_op),
        .rs_alu2_push_br_op_o(rsa2_push_br_op),
        .rs_alu2_push_src0_ready_o(rsa2_push_src0_ready),
        .rs_alu2_push_src0_val_o(rsa2_push_src0_val),
        .rs_alu2_push_src0_robid_o(rsa2_push_src0_robid),
        .rs_alu2_push_src1_ready_o(rsa2_push_src1_ready),
        .rs_alu2_push_src1_val_o(rsa2_push_src1_val),
        .rs_alu2_push_src1_robid_o(rsa2_push_src1_robid),
        .rs_alu2_push_imm_o(rsa2_push_imm),
        .rs_alu2_push_use_imm_o(rsa2_push_use_imm),
        .rs_alu2_push_br_offs_o(rsa2_push_br_offs),
        .rs_mem_can_accept_i (rsm_can_accept),
        .rs_mem_can_accept_two_i(rsm_can_accept_two),
        .rs_mem_push_valid_o (rsm_push_valid),
        .rs_mem_push_robid_o (rsm_push_robid),
        .rs_mem_push_mem_op_o(rsm_push_mem_op),
        .rs_mem_push_is_cacop_o(rsm_push_is_cacop),
        .rs_mem_push_cacop_op_o(rsm_push_cacop_op),
        .rs_mem_push_src0_ready_o(rsm_push_src0_ready),
        .rs_mem_push_src0_val_o  (rsm_push_src0_val),
        .rs_mem_push_src0_robid_o(rsm_push_src0_robid),
        .rs_mem_push_src0_key_val_o(rsm_push_src0_key_val),
        .rs_mem_push_src0_rob_wait_o(rsm_push_src0_rob_wait),
        .rs_mem_push_src1_ready_o(rsm_push_src1_ready),
        .rs_mem_push_src1_val_o  (rsm_push_src1_val),
        .rs_mem_push_src1_robid_o(rsm_push_src1_robid),
        .rs_mem_push_imm_o   (rsm_push_imm),
        .rs_mem_push1_valid_o(rsm_push1_valid),
        .rs_mem_push1_robid_o(rsm_push1_robid),
        .rs_mem_push1_mem_op_o(rsm_push1_mem_op),
        .rs_mem_push1_is_cacop_o(rsm_push1_is_cacop),
        .rs_mem_push1_cacop_op_o(rsm_push1_cacop_op),
        .rs_mem_push1_src0_ready_o(rsm_push1_src0_ready),
        .rs_mem_push1_src0_val_o(rsm_push1_src0_val),
        .rs_mem_push1_src0_robid_o(rsm_push1_src0_robid),
        .rs_mem_push1_src0_key_val_o(rsm_push1_src0_key_val),
        .rs_mem_push1_src0_rob_wait_o(rsm_push1_src0_rob_wait),
        .rs_mem_push1_src1_ready_o(rsm_push1_src1_ready),
        .rs_mem_push1_src1_val_o(rsm_push1_src1_val),
        .rs_mem_push1_src1_robid_o(rsm_push1_src1_robid),
        .rs_mem_push1_imm_o(rsm_push1_imm),
        .rs_mdu_can_accept_i (rsd_can_accept),
        .rs_mdu_push_valid_o (rsd_push_valid),
        .rs_mdu_push_robid_o (rsd_push_robid),
        .rs_mdu_push_alu_op_o(rsd_push_alu_op),
        .rs_mdu_push_csr_op_o(rsd_push_csr_op),
        .rs_mdu_push_csr_num_o(rsd_push_csr_num),
        .rs_mdu_push_tlb_op_o(rsd_push_tlb_op),
        .rs_mdu_push_wb_src_op_o(rsd_push_wb_src_op),
        .rs_mdu_push_src0_ready_o(rsd_push_src0_ready),
        .rs_mdu_push_src0_val_o  (rsd_push_src0_val),
        .rs_mdu_push_src0_robid_o(rsd_push_src0_robid),
        .rs_mdu_push_src1_ready_o(rsd_push_src1_ready),
        .rs_mdu_push_src1_val_o  (rsd_push_src1_val),
        .rs_mdu_push_src1_robid_o(rsd_push_src1_robid)
    );

//--------------------------------------------------
// rs_alu x2：ALU 保留站（乱序发射）
//--------------------------------------------------
    rs_alu u_rs_alu0(
        .clk            (clk),
        .reset          (reset),
        .flush_i        (flush),
        .push_valid_i   (rsa0_push_valid),
        .push_robid_i   (rsa0_push_robid),
        .push_pc_i      (rsa0_push_pc),
        .push_alu_op_i  (rsa0_push_alu_op),
        .push_br_op_i   (rsa0_push_br_op),
        .push_src0_ready_i(rsa0_push_src0_ready),
        .push_src0_val_i  (rsa0_push_src0_val),
        .push_src0_robid_i(rsa0_push_src0_robid),
        .push_src1_ready_i(rsa0_push_src1_ready),
        .push_src1_val_i  (rsa0_push_src1_val),
        .push_src1_robid_i(rsa0_push_src1_robid),
        .push_imm_i     (rsa0_push_imm),
        .push_use_imm_i (rsa0_push_use_imm),
        .push_br_offs_i (rsa0_push_br_offs),
        .can_accept_o   (rsa0_can_accept),
        .occupancy_o    (rsa0_occupancy),
        .wb0_valid_i    (alu0_wb_valid),
        .wb0_robid_i    (alu0_wb_robid),
        .wb0_data_i     (alu0_wb_data),
        .wb1_valid_i    (alu1_wb_valid),
        .wb1_robid_i    (alu1_wb_robid),
        .wb1_data_i     (alu1_wb_data),
        .wb2_valid_i    (mem_wb_valid),
        .wb2_robid_i    (mem_wb_robid),
        .wb2_data_i     (mem_wb_data),
        .fast2_valid_i  (mem_fast_alu_valid),
        .fast2_robid_i  (mem_fast_alu_robid),
        .fast2_data_i   (mem_fast_alu_data),
        .wb3_valid_i    (mdu_wb_valid),
        .wb3_robid_i    (mdu_wb_robid),
        .wb3_data_i     (mdu_wb_data),
        .pre3_valid_i   (mdu_pre_wb_valid),
        .pre3_robid_i   (mdu_pre_wb_robid),
        .wb4_valid_i    (mem2_wb_valid),
        .wb4_robid_i    (mem2_wb_robid),
        .wb4_data_i     (mem2_wb_data),
        .wb5_valid_i    (alu2_wb_valid),
        .wb5_robid_i    (alu2_wb_robid),
        .wb5_data_i     (alu2_wb_data),
        .early0_valid_i (alu0_early_valid),
        .early0_robid_i (alu0_early_robid),
        .early1_valid_i (alu1_early_valid),
        .early1_robid_i (alu1_early_robid),
        .early2_valid_i (lsu_early_valid),
        .early2_robid_i (lsu_early_robid),
        .issue_valid_o  (rsa0_issue_valid),
        .issue_robid_o  (rsa0_issue_robid),
        .issue_pc_o     (rsa0_issue_pc),
        .issue_alu_op_o (rsa0_issue_alu_op),
        .issue_br_op_o  (rsa0_issue_br_op),
        .issue_src0_o   (rsa0_issue_src0),
        .issue_src1_o   (rsa0_issue_src1),
        .issue_imm_o    (rsa0_issue_imm),
        .issue_use_imm_o(rsa0_issue_use_imm),
        .issue_br_offs_o(rsa0_issue_br_offs)
    );

    rs_alu u_rs_alu1(
        .clk            (clk),
        .reset          (reset),
        .flush_i        (flush),
        .push_valid_i   (rsa1_push_valid),
        .push_robid_i   (rsa1_push_robid),
        .push_pc_i      (rsa1_push_pc),
        .push_alu_op_i  (rsa1_push_alu_op),
        .push_br_op_i   (rsa1_push_br_op),
        .push_src0_ready_i(rsa1_push_src0_ready),
        .push_src0_val_i  (rsa1_push_src0_val),
        .push_src0_robid_i(rsa1_push_src0_robid),
        .push_src1_ready_i(rsa1_push_src1_ready),
        .push_src1_val_i  (rsa1_push_src1_val),
        .push_src1_robid_i(rsa1_push_src1_robid),
        .push_imm_i     (rsa1_push_imm),
        .push_use_imm_i (rsa1_push_use_imm),
        .push_br_offs_i (rsa1_push_br_offs),
        .can_accept_o   (rsa1_can_accept),
        .occupancy_o    (rsa1_occupancy),
        .wb0_valid_i    (alu0_wb_valid),
        .wb0_robid_i    (alu0_wb_robid),
        .wb0_data_i     (alu0_wb_data),
        .wb1_valid_i    (alu1_wb_valid),
        .wb1_robid_i    (alu1_wb_robid),
        .wb1_data_i     (alu1_wb_data),
        .wb2_valid_i    (mem_wb_valid),
        .wb2_robid_i    (mem_wb_robid),
        .wb2_data_i     (mem_wb_data),
        // At the 65 MHz performance target, let every integer queue consume
        // the same raw cached-load result.  This removes an avoidable cycle
        // when rename steering placed a load consumer outside ALU0.
        .fast2_valid_i  (mem_fast_alu_valid),
        .fast2_robid_i  (mem_fast_alu_robid),
        .fast2_data_i   (mem_fast_alu_data),
        .wb3_valid_i    (mdu_wb_valid),
        .wb3_robid_i    (mdu_wb_robid),
        .wb3_data_i     (mdu_wb_data),
        .pre3_valid_i   (mdu_pre_wb_valid),
        .pre3_robid_i   (mdu_pre_wb_robid),
        .wb4_valid_i    (mem2_wb_valid),
        .wb4_robid_i    (mem2_wb_robid),
        .wb4_data_i     (mem2_wb_data),
        .wb5_valid_i    (alu2_wb_valid),
        .wb5_robid_i    (alu2_wb_robid),
        .wb5_data_i     (alu2_wb_data),
        .early0_valid_i (alu0_early_valid),
        .early0_robid_i (alu0_early_robid),
        .early1_valid_i (alu1_early_valid),
        .early1_robid_i (alu1_early_robid),
        .early2_valid_i (lsu_early_valid),
        .early2_robid_i (lsu_early_robid),
        .issue_valid_o  (rsa1_issue_valid),
        .issue_robid_o  (rsa1_issue_robid),
        .issue_pc_o     (rsa1_issue_pc),
        .issue_alu_op_o (rsa1_issue_alu_op),
        .issue_br_op_o  (rsa1_issue_br_op),
        .issue_src0_o   (rsa1_issue_src0),
        .issue_src1_o   (rsa1_issue_src1),
        .issue_imm_o    (rsa1_issue_imm),
        .issue_use_imm_o(rsa1_issue_use_imm),
        .issue_br_offs_o(rsa1_issue_br_offs)
    );

    rs_alu u_rs_alu2(
        .clk            (clk),
        .reset          (reset),
        .flush_i        (flush),
        .push_valid_i   (rsa2_push_valid),
        .push_robid_i   (rsa2_push_robid),
        .push_pc_i      (rsa2_push_pc),
        .push_alu_op_i  (rsa2_push_alu_op),
        .push_br_op_i   (rsa2_push_br_op),
        .push_src0_ready_i(rsa2_push_src0_ready),
        .push_src0_val_i(rsa2_push_src0_val),
        .push_src0_robid_i(rsa2_push_src0_robid),
        .push_src1_ready_i(rsa2_push_src1_ready),
        .push_src1_val_i(rsa2_push_src1_val),
        .push_src1_robid_i(rsa2_push_src1_robid),
        .push_imm_i     (rsa2_push_imm),
        .push_use_imm_i (rsa2_push_use_imm),
        .push_br_offs_i (rsa2_push_br_offs),
        .can_accept_o   (rsa2_can_accept),
        .occupancy_o    (rsa2_occupancy),
        .wb0_valid_i    (alu0_wb_valid),
        .wb0_robid_i    (alu0_wb_robid),
        .wb0_data_i     (alu0_wb_data),
        .wb1_valid_i    (alu1_wb_valid),
        .wb1_robid_i    (alu1_wb_robid),
        .wb1_data_i     (alu1_wb_data),
        .wb2_valid_i    (mem_wb_valid),
        .wb2_robid_i    (mem_wb_robid),
        .wb2_data_i     (mem_wb_data),
        .fast2_valid_i  (mem_fast_alu_valid),
        .fast2_robid_i  (mem_fast_alu_robid),
        .fast2_data_i   (mem_fast_alu_data),
        .wb3_valid_i    (mdu_wb_valid),
        .wb3_robid_i    (mdu_wb_robid),
        .wb3_data_i     (mdu_wb_data),
        .pre3_valid_i   (mdu_pre_wb_valid),
        .pre3_robid_i   (mdu_pre_wb_robid),
        .wb4_valid_i    (mem2_wb_valid),
        .wb4_robid_i    (mem2_wb_robid),
        .wb4_data_i     (mem2_wb_data),
        .wb5_valid_i    (alu2_wb_valid),
        .wb5_robid_i    (alu2_wb_robid),
        .wb5_data_i     (alu2_wb_data),
        .early0_valid_i (alu0_early_valid),
        .early0_robid_i (alu0_early_robid),
        .early1_valid_i (alu1_early_valid),
        .early1_robid_i (alu1_early_robid),
        .early2_valid_i (lsu_early_valid),
        .early2_robid_i (lsu_early_robid),
        .issue_valid_o  (rsa2_issue_valid),
        .issue_robid_o  (rsa2_issue_robid),
        .issue_pc_o     (rsa2_issue_pc),
        .issue_alu_op_o (rsa2_issue_alu_op),
        .issue_br_op_o  (rsa2_issue_br_op),
        .issue_src0_o   (rsa2_issue_src0),
        .issue_src1_o   (rsa2_issue_src1),
        .issue_imm_o    (rsa2_issue_imm),
        .issue_use_imm_o(rsa2_issue_use_imm),
        .issue_br_offs_o(rsa2_issue_br_offs)
    );

//--------------------------------------------------
// rs_mem / rs_mdu：顺序发射保留站
//--------------------------------------------------
    rs_mem u_rs_mem(
        .clk            (clk),
        .reset          (reset),
        .flush_i        (flush),
`ifdef SOC_USE
        .csr_crmd_da_i  (csr_crmd_da),
        .csr_crmd_pg_i  (csr_crmd_pg),
        .csr_crmd_plv_i (csr_crmd_plv),
        .csr_crmd_datm_i(csr_crmd_datm),
        .csr_dmw0_vseg_i(csr_dmw0_vseg),
        .csr_dmw0_mat_i (csr_dmw0_mat),
        .csr_dmw0_plv3_i(csr_dmw0_plv3),
        .csr_dmw0_plv0_i(csr_dmw0_plv0),
        .csr_dmw1_vseg_i(csr_dmw1_vseg),
        .csr_dmw1_mat_i (csr_dmw1_mat),
        .csr_dmw1_plv3_i(csr_dmw1_plv3),
        .csr_dmw1_plv0_i(csr_dmw1_plv0),
`else
`endif
        .push_valid_i   (rsm_push_valid),
        .push_robid_i   (rsm_push_robid),
        .push_mem_op_i  (rsm_push_mem_op),
        .push_is_cacop_i(rsm_push_is_cacop),
        .push_cacop_op_i (rsm_push_cacop_op),
        .push_src0_ready_i(rsm_push_src0_ready),
        .push_src0_val_i  (rsm_push_src0_val),
        .push_src0_robid_i(rsm_push_src0_robid),
        .push_src0_key_val_i(rsm_push_src0_key_val),
        .push_src0_rob_wait_i(rsm_push_src0_rob_wait),
        .push_src1_ready_i(rsm_push_src1_ready),
        .push_src1_val_i  (rsm_push_src1_val),
        .push_src1_robid_i(rsm_push_src1_robid),
        .push_imm_i     (rsm_push_imm),
        .push1_valid_i  (rsm_push1_valid),
        .push1_robid_i  (rsm_push1_robid),
        .push1_mem_op_i (rsm_push1_mem_op),
        .push1_is_cacop_i(rsm_push1_is_cacop),
        .push1_cacop_op_i(rsm_push1_cacop_op),
        .push1_src0_ready_i(rsm_push1_src0_ready),
        .push1_src0_val_i(rsm_push1_src0_val),
        .push1_src0_robid_i(rsm_push1_src0_robid),
        .push1_src0_key_val_i(rsm_push1_src0_key_val),
        .push1_src0_rob_wait_i(rsm_push1_src0_rob_wait),
        .push1_src1_ready_i(rsm_push1_src1_ready),
        .push1_src1_val_i(rsm_push1_src1_val),
        .push1_src1_robid_i(rsm_push1_src1_robid),
        .push1_imm_i    (rsm_push1_imm),
        .can_accept_o   (rsm_can_accept),
        .can_accept_two_o(rsm_can_accept_two),
        .occupancy_o    (rsm_occupancy),
        .wb0_valid_i    (alu0_wb_valid),
        .wb0_robid_i    (alu0_wb_robid),
        .wb0_data_i     (alu0_wb_data),
        .wb1_valid_i    (rsm_alu1_wb_valid_r),
        .wb1_robid_i    (rsm_alu1_wb_robid_r),
        .wb1_data_i     (alu1_wb_data),
        .wb2_valid_i    (mem_wb_valid),
        .wb2_robid_i    (mem_wb_robid),
        .wb2_data_i     (mem_wb_data),
        .fast2_valid_i  ((`RS_MEM_LOAD_FAST_BYPASS != 0) &&
                         mem_fast_rsm_valid),
        .fast2_robid_i  ((`RS_MEM_LOAD_FAST_BYPASS != 0) ?
                         mem_fast_rsm_robid : {`ROB_W{1'b0}}),
        .fast2_data_i   ((`RS_MEM_LOAD_FAST_BYPASS != 0) ?
                         mem_fast_rsm_data : 32'b0),
        .miss_wait_valid_i(mem_miss_wait_valid),
        .miss_wait_robids_i(mem_miss_wait_robids),
        .pending_load_valid_i(mem_pending_load_valid),
        .pending_load_robids_i(mem_pending_load_robids),
        .wb3_valid_i    (mdu_wb_valid),
        .wb3_robid_i    (mdu_wb_robid),
        .wb3_data_i     (mdu_wb_data),
        .wb4_valid_i    (mem2_wb_valid),
        .wb4_robid_i    (mem2_wb_robid),
        .wb4_data_i     (mem2_wb_data),
        .wb5_valid_i    (alu2_wb_valid),
        .wb5_robid_i    (alu2_wb_robid),
        .wb5_data_i     (alu2_wb_data),
        .early0_valid_i (alu0_early_valid),
        .early0_robid_i (alu0_early_robid),
        .early1_valid_i (1'b0),
        .early1_robid_i ({`ROB_W{1'b0}}),
        .early2_valid_i (lsu_early_valid),
        .early2_robid_i (lsu_early_robid),
        .issue_valid_o  (rsm_issue_valid),
        .issue_robid_o  (rsm_issue_robid),
        .issue_mem_op_o (rsm_issue_mem_op),
        .issue_is_cacop_o(rsm_issue_is_cacop),
        .issue_cacop_op_o(rsm_issue_cacop_op),
        .issue_base_o   (rsm_issue_base),
        .issue_base_ready_o(rsm_issue_base_ready),
        .issue_base_robid_o(rsm_issue_base_robid),
        .issue_wdata_o  (rsm_issue_wdata),
        .issue_wdata_ready_o(rsm_issue_wdata_ready),
        .issue_wdata_robid_o(rsm_issue_wdata_robid),
        .issue_imm_o    (rsm_issue_imm),
        .lsu_ready_i    (lsu_ready),
        .lsu_plain_only_i(lsu_plain_only),
        .issue_pair_valid_o(rsm_issue_pair_valid),
        .issue_pair_robid_o(rsm_issue_pair_robid),
        .issue_pair_mem_op_o(rsm_issue_pair_mem_op),
        .issue_pair_base_o(rsm_issue_pair_base),
        .issue_pair_imm_o(rsm_issue_pair_imm),
        .lsu_pair_ready_i(lsu_pair_ready)
    );

    // ALU1 writeback occurs exactly one cycle after issue.  Capture its future
    // WB tag beside rs_mem at the same edge that fu_alu captures the operation.
    // The next cycle uses the original ALU1 data with this aligned local tag.
    always @(posedge clk) begin
        if (reset || flush) begin
            rsm_alu1_wb_valid_r <= 1'b0;
            rsm_alu1_wb_robid_r <= {`ROB_W{1'b0}};
            rsm_mdu_wb_valid_r  <= 1'b0;
            rsm_mdu_wb_robid_r  <= {`ROB_W{1'b0}};
            rsm_mdu_wb_data_r   <= 32'b0;
        end else begin
            rsm_alu1_wb_valid_r <= rsa1_issue_valid;
            rsm_alu1_wb_robid_r <= rsa1_issue_robid;
            // MDU output selection depends on its multi-cycle FSM.  A local
            // copy for rs_mem removes that FSM/data mux from the address
            // issue cone; ALU reservation stations keep direct MDU bypasses.
            rsm_mdu_wb_valid_r  <= mdu_wb_valid;
            rsm_mdu_wb_robid_r  <= mdu_wb_robid;
            rsm_mdu_wb_data_r   <= mdu_wb_data;
        end
    end

    rs_mdu u_rs_mdu(
        .clk            (clk),
        .reset          (reset),
        .flush_i        (flush),
        .push_valid_i   (rsd_push_valid),
        .push_robid_i   (rsd_push_robid),
        .push_alu_op_i  (rsd_push_alu_op),
        .push_csr_op_i  (rsd_push_csr_op),
        .push_csr_num_i (rsd_push_csr_num),
        .push_tlb_op_i  (rsd_push_tlb_op),
        .push_wb_src_op_i(rsd_push_wb_src_op),
        .push_src0_ready_i(rsd_push_src0_ready),
        .push_src0_val_i  (rsd_push_src0_val),
        .push_src0_robid_i(rsd_push_src0_robid),
        .push_src1_ready_i(rsd_push_src1_ready),
        .push_src1_val_i  (rsd_push_src1_val),
        .push_src1_robid_i(rsd_push_src1_robid),
        .can_accept_o   (rsd_can_accept),
        .occupancy_o    (rsd_occupancy),
        .wb0_valid_i    (alu0_wb_valid),
        .wb0_robid_i    (alu0_wb_robid),
        .wb0_data_i     (alu0_wb_data),
        .wb1_valid_i    (alu1_wb_valid),
        .wb1_robid_i    (alu1_wb_robid),
        .wb1_data_i     (alu1_wb_data),
        .wb2_valid_i    (mem_wb_valid),
        .wb2_robid_i    (mem_wb_robid),
        .wb2_data_i     (mem_wb_data),
        // Preserve the direct DCache-hit bypass, but keep an MSHR hold/refill
        // completion out of the same-cycle RS_MDU -> DSP issue cone.  Hold
        // values still arrive through the registered mem_wb path.
        .fast2_valid_i  ((`LSU_GLOBAL_FAST_BYPASS != 0) &&
                         mem_fast_safe_valid && !mem_hold_wb_valid),
        .fast2_robid_i  (mem_fast_safe_robid),
        .fast2_data_i   (mem_fast_safe_data),
        .wb3_valid_i    (mdu_wb_valid),
        .wb3_robid_i    (mdu_wb_robid),
        .wb3_data_i     (mdu_wb_data),
        .pre3_valid_i   (mdu_pre_wb_valid),
        .pre3_robid_i   (mdu_pre_wb_robid),
        .wb4_valid_i    (mem2_wb_valid),
        .wb4_robid_i    (mem2_wb_robid),
        .wb4_data_i     (mem2_wb_data),
        .wb5_valid_i    (alu2_wb_valid),
        .wb5_robid_i    (alu2_wb_robid),
        .wb5_data_i     (alu2_wb_data),
        .early0_valid_i (alu0_early_valid),
        .early0_robid_i (alu0_early_robid),
        .early1_valid_i (alu1_early_valid),
        .early1_robid_i (alu1_early_robid),
        .early2_valid_i (lsu_early_valid),
        .early2_robid_i (lsu_early_robid),
        .issue_valid_o  (rsd_issue_valid),
        .issue_robid_o  (rsd_issue_robid),
        .issue_alu_op_o (rsd_issue_alu_op),
        .issue_csr_op_o (rsd_issue_csr_op),
        .issue_csr_num_o(rsd_issue_csr_num),
        .issue_tlb_op_o (rsd_issue_tlb_op),
        .issue_wb_src_op_o(rsd_issue_wb_src_op),
        .issue_src0_o   (rsd_issue_src0),
        .issue_src1_o   (rsd_issue_src1),
        .issue_src0_fast_o(rsd_issue_src0_fast),
        .issue_src1_fast_o(rsd_issue_src1_fast),
        .mdu_ready_i    (mdu_ready)
    );

//--------------------------------------------------
// fu_alu x2：单周期 ALU 执行单元（含分支判断）
//--------------------------------------------------
    fu_alu u_fu_alu0(
        .clk             (clk),
        .reset           (reset),
        .flush_i         (flush),
        .issue_valid_i   (rsa0_issue_valid),
        .issue_robid_i   (rsa0_issue_robid),
        .issue_pc_i      (rsa0_issue_pc),
        .issue_alu_op_i  (rsa0_issue_alu_op),
        .issue_br_op_i   (rsa0_issue_br_op),
        .issue_src0_i    (rsa0_issue_src0),
        .issue_src1_i    (rsa0_issue_src1),
        .issue_imm_i     (rsa0_issue_imm),
        .issue_use_imm_i (rsa0_issue_use_imm),
        .issue_br_offs_i (rsa0_issue_br_offs),
        .wb_valid_o      (alu0_wb_valid),
        .wb_robid_o      (alu0_wb_robid),
        .wb_data_o       (alu0_wb_data),
        .wb_br_taken_o   (alu0_wb_br_taken),
        .wb_br_target_o  (alu0_wb_br_target),
        .early_wakeup_valid_o(alu0_early_valid),
        .early_wakeup_robid_o(alu0_early_robid)
    );

    fu_alu u_fu_alu1(
        .clk             (clk),
        .reset           (reset),
        .flush_i         (flush),
        .issue_valid_i   (rsa1_issue_valid),
        .issue_robid_i   (rsa1_issue_robid),
        .issue_pc_i      (rsa1_issue_pc),
        .issue_alu_op_i  (rsa1_issue_alu_op),
        .issue_br_op_i   (rsa1_issue_br_op),
        .issue_src0_i    (rsa1_issue_src0),
        .issue_src1_i    (rsa1_issue_src1),
        .issue_imm_i     (rsa1_issue_imm),
        .issue_use_imm_i (rsa1_issue_use_imm),
        .issue_br_offs_i (rsa1_issue_br_offs),
        .wb_valid_o      (alu1_wb_valid),
        .wb_robid_o      (alu1_wb_robid),
        .wb_data_o       (alu1_wb_data),
        .wb_br_taken_o   (alu1_wb_br_taken),
        .wb_br_target_o  (alu1_wb_br_target),
        .early_wakeup_valid_o(alu1_early_valid),
        .early_wakeup_robid_o(alu1_early_robid)
    );

    fu_alu u_fu_alu2(
        .clk             (clk),
        .reset           (reset),
        .flush_i         (flush),
        .issue_valid_i   (rsa2_issue_valid),
        .issue_robid_i   (rsa2_issue_robid),
        .issue_pc_i      (rsa2_issue_pc),
        .issue_alu_op_i  (rsa2_issue_alu_op),
        .issue_br_op_i   (rsa2_issue_br_op),
        .issue_src0_i    (rsa2_issue_src0),
        .issue_src1_i    (rsa2_issue_src1),
        .issue_imm_i     (rsa2_issue_imm),
        .issue_use_imm_i (rsa2_issue_use_imm),
        .issue_br_offs_i (rsa2_issue_br_offs),
        .wb_valid_o      (alu2_wb_valid),
        .wb_robid_o      (alu2_wb_robid),
        .wb_data_o       (alu2_wb_data),
        .wb_br_taken_o   (alu2_wb_br_taken),
        .wb_br_target_o  (alu2_wb_br_target),
        .early_wakeup_valid_o(alu2_early_valid),
        .early_wakeup_robid_o(alu2_early_robid)
    );

//--------------------------------------------------
// fu_mdu：乘除/CSR读/rdcnt/TLB杂项执行单元（内含 mul/div）
//--------------------------------------------------
    wire [13:0] mdu_csr_raddr;
    wire [31:0] csr_rvalue;
    wire [63:0] timer_64;
    wire [31:0] csr_tid;

    fu_mdu u_fu_mdu(
        .clk             (clk),
        .reset           (reset),
        .flush_i         (flush),
        .issue_valid_i   (rsd_issue_valid),
        .issue_robid_i   (rsd_issue_robid),
        .issue_alu_op_i  (rsd_issue_alu_op),
        .issue_csr_op_i  (rsd_issue_csr_op),
        .issue_csr_num_i (rsd_issue_csr_num),
        .issue_tlb_op_i  (rsd_issue_tlb_op),
        .issue_wb_src_op_i(rsd_issue_wb_src_op),
        .issue_src0_i    (rsd_issue_src0_eff),
        .issue_src1_i    (rsd_issue_src1_eff),
        .mdu_ready_o     (mdu_ready),
        .csr_raddr_o     (mdu_csr_raddr),
        .csr_rdata_i     (csr_rvalue),
        .timer_64_i      (timer_64),
        .csr_tid_i       (csr_tid),
        .wb_valid_o      (mdu_wb_valid),
        .pre_wb_valid_o  (mdu_pre_wb_valid),
        .pre_wb_robid_o  (mdu_pre_wb_robid),
        .wb_robid_o      (mdu_wb_robid),
        .wb_data_o       (mdu_wb_data),
        .wb_data2_o      (mdu_wb_data2)
    );

//--------------------------------------------------
// lsu：访存单元（AGU+DC 两级流水）
//--------------------------------------------------
    // LSU <-> MMU D 通道
    wire        lsu_mmu_req;
    wire [31:0] lsu_mmu_vaddr;
    wire        lsu_mmu_is_store;
    wire [31:0] mmu_d_paddr;
    wire [1:0]  mmu_d_mat;
    wire        mmu_d_ready;
    wire        mmu_d_ex_tlbr, mmu_d_ex_pil, mmu_d_ex_pis;
    wire        mmu_d_ex_ppi,  mmu_d_ex_pme;
    wire        mmu_d_adem;
    // LSU <-> DCache load 口（含非阻塞 miss 扩展通道）
    wire        lsu_dc_req;
    wire [11:5] lsu_dc_vindex;
    wire [31:0] lsu_dc_paddr;
    wire [2:0]  lsu_dc_size;
    wire [7:4]  lsu_dc_load_op;
    wire        lsu_dc_uncached;
    wire [`ROB_W-1:0] lsu_dc_robid;
    wire        dc_lsu_addr_ok;
    wire        dc_lsu_data_ok;
    wire [31:0] dc_lsu_rdata;
    wire [`ROB_W-1:0] dc_lsu_resp_robid;
    wire        lsu_dc_resp_ready;
    wire        lsu_dc_cancel;
    wire        dc_lsu_miss;         // load 移入 MSHR；D$ 组合产生，LSU 寄存完成状态
    wire        dc_lsu_mshr_ok;      // MSHR 重填数据返回（CWF-lite 提前回）
    wire [31:0] dc_lsu_mshr_rdata;
    wire [`ROB_W-1:0] dc_lsu_mshr_robid;
    wire        lsu_dc_pair_valid, dc_lsu_pair_ok, dc_lsu_pair_miss;
    wire [2:0]  lsu_dc_pair_word;
    wire [31:0] lsu_dc_pair_paddr, dc_lsu_pair_rdata;
    wire        dc_ldq_req;
    wire [11:5] dc_ldq_vindex;
    wire [31:0] dc_ldq_paddr;
    wire [2:0]  dc_ldq_size;
    wire [7:4]  dc_ldq_load_op;
    wire        dc_ldq_uncached;
    wire [`ROB_W-1:0] dc_ldq_robid;
    wire        dc_ldq_pair_valid;
    wire [2:0]  dc_ldq_pair_word;
    wire [31:0] dc_ldq_pair_paddr;
    wire        dc_ldq_addr_ok;

    // Cut DCache lookup/state feedback at the LSU request boundary.  Empty
    // bypass retains the original latency when DCache accepts immediately.
    dcache_load_req_fifo u_dc_load_req_fifo(
        .clk              (clk),
        .reset            (reset),
        .flush_i          (lsu_dc_cancel),
        .s_valid_i        (lsu_dc_req),
        .s_vindex_i       (lsu_dc_vindex),
        .s_paddr_i        (lsu_dc_paddr),
        .s_size_i         (lsu_dc_size),
        .s_load_op_i      (lsu_dc_load_op),
        .s_uncached_i     (lsu_dc_uncached),
        .s_robid_i        (lsu_dc_robid),
        .s_pair_valid_i   (lsu_dc_pair_valid),
        .s_pair_word_i    (lsu_dc_pair_word),
        .s_pair_paddr_i   (lsu_dc_pair_paddr),
        .s_ready_o        (dc_lsu_addr_ok),
        .m_valid_o        (dc_ldq_req),
        .m_vindex_o       (dc_ldq_vindex),
        .m_paddr_o        (dc_ldq_paddr),
        .m_size_o         (dc_ldq_size),
        .m_load_op_o      (dc_ldq_load_op),
        .m_uncached_o     (dc_ldq_uncached),
        .m_robid_o        (dc_ldq_robid),
        .m_pair_valid_o   (dc_ldq_pair_valid),
        .m_pair_word_o    (dc_ldq_pair_word),
        .m_pair_paddr_o   (dc_ldq_pair_paddr),
        .m_ready_i        (dc_ldq_addr_ok)
    );
    // LSU <-> store buffer 前递查询
    wire        lsu_sb_qvalid;
    wire [31:2] lsu_sb_qpaddr;
    wire        lsu_sb_quncached;
    wire        sb_q_resp_valid;
    wire [31:2] sb_q_resp_paddr;
    wire        sb_q_resp_uncached;
    wire        sb_q_maybe;
    // commit→SB→LSU STQ 释放（须在 LSU 例化前声明）
    wire        cmt_sb_push_valid;
    wire [`ROB_W-1:0] cmt_sb_push_robid;
    wire [31:0] cmt_sb_push_paddr;
    wire [31:0] cmt_sb_push_data;
    wire [3:0]  cmt_sb_push_wstrb;
    wire [2:0]  cmt_sb_push_size;
    wire        cmt_sb_push_uncached;    // 查询来自 uncached load（设备写序保证）
    wire        sb_q_hit;
    wire [31:0] sb_q_data;
    wire        sb_q_partial;
    wire [31:2] lsu_sb_pair_qpaddr;
    wire        sb_pair_qmaybe;
    wire        sb_full, sb_empty;
    // ROB 队头（uncached load 许可 / store 序）
    // LSU 约定 head_robid 编码：MSB=槽0 是否仍未提交，低位=head 对指针。
    // rob.head_robid0_o 本身是真 robid ({0,head})，供 commit/RAT 用，不能改；
    // 这里用 cmt0_valid 拼装后只喂给 LSU。
    wire [`ROB_W-1:0] rob_head_robid0;
    wire        rob_cmt0_valid,    rob_cmt1_valid;
    wire [`ROB_W-1:0] lsu_rob_head_enc =
        {rob_cmt0_valid, rob_head_robid0[`ROB_PAIR_W-1:0]};
    wire        lsu_unc_inflight;
    // LSU A/Q missed-wakeup catch-up: probe ROB for already-complete base tags.
    wire [`ROB_W-1:0] lsu_a_base_probe_robid;
    wire              rob_a_base_ready;
    wire [31:0]       rob_a_base_data;
    wire [`ROB_W-1:0] lsu_q_base_probe_robid;
    wire              rob_q_base_ready;
    wire [31:0]       rob_q_base_data;

    lsu u_lsu(
        .clk              (clk),
        .reset            (reset),
        .flush_i          (flush),
        .issue_valid_i    (rsm_issue_valid),
        .issue_robid_i    (rsm_issue_robid),
        .issue_mem_op_i   (rsm_issue_mem_op),
        .issue_is_cacop_i (rsm_issue_is_cacop),
        .issue_cacop_op_i  (rsm_issue_cacop_op),
        .issue_base_i     (rsm_issue_base),
        .issue_base_ready_i(rsm_issue_base_ready),
        .issue_base_robid_i(rsm_issue_base_robid),
        .issue_wdata_i    (rsm_issue_wdata),
        .issue_wdata_ready_i(rsm_issue_wdata_ready),
        .issue_wdata_robid_i(rsm_issue_wdata_robid),
        .issue_imm_i      (rsm_issue_imm),
        .lsu_ready_o      (lsu_ready),
        .lsu_plain_only_o (lsu_plain_only),
        .issue_pair_valid_i(rsm_issue_pair_valid),
        .issue_pair_robid_i(rsm_issue_pair_robid),
        .issue_pair_mem_op_i(rsm_issue_pair_mem_op),
        .issue_pair_base_i(rsm_issue_pair_base),
        .issue_pair_imm_i (rsm_issue_pair_imm),
        .lsu_pair_ready_o (lsu_pair_ready),
        .mmu_d_req_o      (lsu_mmu_req),
        .mmu_d_vaddr_o    (lsu_mmu_vaddr),
        .mmu_d_is_store_o (lsu_mmu_is_store),
        .mmu_d_paddr_i    (mmu_d_paddr),
        .mmu_d_mat_i      (mmu_d_mat),
        .mmu_d_ready_i    (mmu_d_ready),
        .mmu_d_excp_tlbr_i(mmu_d_ex_tlbr),
        .mmu_d_excp_pil_i (mmu_d_ex_pil),
        .mmu_d_excp_pis_i (mmu_d_ex_pis),
        .mmu_d_excp_ppi_i (mmu_d_ex_ppi),
        .mmu_d_excp_pme_i (mmu_d_ex_pme),
        .mmu_d_excp_adem_i(mmu_d_adem),
        .dc_req_o         (lsu_dc_req),
        .dc_vindex_o      (lsu_dc_vindex),
        .dc_paddr_o       (lsu_dc_paddr),
        .dc_size_o        (lsu_dc_size),
        .dc_load_op_o     (lsu_dc_load_op),
        .dc_uncached_o    (lsu_dc_uncached),
        .dc_robid_o       (lsu_dc_robid),
        .dc_addr_ok_i     (dc_lsu_addr_ok),
        .dc_data_ok_i     (dc_lsu_data_ok),
        .dc_rdata_i       (dc_lsu_rdata),
        .dc_resp_robid_i  (dc_lsu_resp_robid),
        .dc_resp_ready_o  (lsu_dc_resp_ready),
        .dc_cancel_o      (lsu_dc_cancel),
        .dc_miss_i        (dc_lsu_miss),
        .dc_mshr_data_ok_i(dc_lsu_mshr_ok),
        .dc_mshr_rdata_i  (dc_lsu_mshr_rdata),
        .dc_mshr_robid_i  (dc_lsu_mshr_robid),
        .dc_pair_valid_o  (lsu_dc_pair_valid),
        .dc_pair_word_o   (lsu_dc_pair_word),
        .dc_pair_paddr_o  (lsu_dc_pair_paddr),
        .dc_pair_data_ok_i(dc_lsu_pair_ok),
        .dc_pair_miss_i   (dc_lsu_pair_miss),
        .dc_pair_rdata_i  (dc_lsu_pair_rdata),
        .sb_query_valid_o (lsu_sb_qvalid),
        .sb_query_paddr_o (lsu_sb_qpaddr),
        .sb_query_uncached_o(lsu_sb_quncached),
        .sb_query_resp_valid_i(sb_q_resp_valid),
        .sb_query_resp_paddr_i(sb_q_resp_paddr),
        .sb_query_resp_uncached_i(sb_q_resp_uncached),
        .sb_query_maybe_i (sb_q_maybe),
        .sb_query_hit_i   (sb_q_hit),
        .sb_query_data_i  (sb_q_data),
        .sb_query_partial_i(sb_q_partial),
        .sb_empty_i       (sb_empty),
        .sb_pair_query_paddr_o(lsu_sb_pair_qpaddr),
        .sb_pair_query_maybe_i(sb_pair_qmaybe),
        .rob_head_robid_i (lsu_rob_head_enc),
        .rob_head_valid_i (~rob_empty),
        .st_retire_valid_i(cmt_sb_push_valid),
        .st_retire_robid_i(cmt_sb_push_robid),
        .a_base_probe_robid_o(lsu_a_base_probe_robid),
        .rob_a_base_ready_i(rob_a_base_ready),
        .rob_a_base_data_i (rob_a_base_data),
        .q_base_probe_robid_o(lsu_q_base_probe_robid),
        .rob_q_base_ready_i(rob_q_base_ready),
        .rob_q_base_data_i (rob_q_base_data),
        .uncached_ld_inflight_o(lsu_unc_inflight),
        .wb_valid_o       (mem_wb_valid_raw),
        .wb_robid_o       (mem_wb_robid_raw),
        .wb_data_o        (mem_wb_data_raw),
        .wb_paddr_o       (mem_wb_paddr_raw),
        .wb_vaddr_o       (mem_wb_vaddr_raw),
        .wb_wstrb_o       (mem_wb_wstrb_raw),
        .wb_size_o        (mem_wb_size_raw),
        .wb_uncached_o    (mem_wb_uncached_raw),
        .wb_excp_o        (mem_wb_excp_raw),
        .pair_wb_valid_o  (mem2_wb_valid),
        .pair_wb_robid_o  (mem2_wb_robid),
        .pair_wb_data_o   (mem2_wb_data),
        .pair_wb_paddr_o  (mem2_wb_paddr),
        .pair_wb_vaddr_o  (mem2_wb_vaddr),
        .pair_wb_size_o   (mem2_wb_size),
        .fast_wb_valid_o  (mem_fast_wb_valid),
        .fast_wb_robid_o  (mem_fast_wb_robid),
        .fast_wb_data_o   (mem_fast_wb_data),
        .fast_mdu_valid_o (mem_fast_mdu_valid),
        .fast_mdu_robid_o (mem_fast_mdu_robid),
        .fast_mdu_data_o  (mem_fast_mdu_data),
        .miss_wait_valid_o(mem_miss_wait_valid),
        .miss_wait_robids_o(mem_miss_wait_robids),
        .pending_load_valid_o(mem_pending_load_valid),
        .pending_load_robids_o(mem_pending_load_robids),
        .hold_wb_valid_o  (mem_hold_wb_valid),
        .hold_wb_robid_o  (mem_hold_wb_robid),
        .hold_wb_data_o   (mem_hold_wb_data),
        .early_wakeup_valid_o(lsu_early_valid_raw),
        .early_wakeup_robid_o(lsu_early_robid_raw)
    );

    assign mem_fast_safe_valid = mem_fast_wb_valid;
    assign mem_fast_safe_robid = mem_fast_wb_robid;
    assign mem_fast_safe_data  = mem_fast_wb_data;
    // Preserve the high-value cached-load bypass into the integer ALU queues.
    // The independently gated RS_MDU port remains disabled because the
    // DCache -> multiplier path was the 100 MHz critical path in 88_02.
    assign mem_fast_alu_valid = mem_fast_safe_valid;
    assign mem_fast_alu_robid = mem_fast_safe_robid;
    assign mem_fast_alu_data  = mem_fast_safe_data;
    assign mem_fast_rsm_valid = (`LSU_GLOBAL_FAST_BYPASS != 0)
                              && mem_fast_safe_valid;
    assign mem_fast_rsm_robid = mem_fast_safe_robid;
    assign mem_fast_rsm_data  = mem_fast_safe_data;

    // `LSU_WB_PIPE` 打开时，LSU 写回整总线打一拍再进 RS/ROB，
    // 切断 D$ hit → mem_wb_valid → RS 组合长链（合规 RTL 切割，非改综实参数）。
    generate if (`LSU_WB_PIPE != 0) begin : g_mem_wb_pipe
        reg                      mem_wb_valid_r;
        reg [`ROB_W-1:0]         mem_wb_robid_r;
        reg [31:0]               mem_wb_data_r;
        reg [31:0]               mem_wb_paddr_r, mem_wb_vaddr_r;
        reg [3:0]                mem_wb_wstrb_r;
        reg [2:0]                mem_wb_size_r;
        reg                      mem_wb_uncached_r;
        reg [`EXCP_NUM-1:0]      mem_wb_excp_r;
        always @(posedge clk) begin
            if (reset || flush) begin
                mem_wb_valid_r    <= 1'b0;
                mem_wb_robid_r    <= {`ROB_W{1'b0}};
                mem_wb_data_r     <= 32'b0;
                mem_wb_paddr_r    <= 32'b0;
                mem_wb_vaddr_r    <= 32'b0;
                mem_wb_wstrb_r    <= 4'b0;
                mem_wb_size_r     <= 3'b0;
                mem_wb_uncached_r <= 1'b0;
                mem_wb_excp_r     <= {`EXCP_NUM{1'b0}};
            end else begin
                mem_wb_valid_r    <= mem_wb_valid_raw;
                mem_wb_robid_r    <= mem_wb_robid_raw;
                mem_wb_data_r     <= mem_wb_data_raw;
                mem_wb_paddr_r    <= mem_wb_paddr_raw;
                mem_wb_vaddr_r    <= mem_wb_vaddr_raw;
                mem_wb_wstrb_r    <= mem_wb_wstrb_raw;
                mem_wb_size_r     <= mem_wb_size_raw;
                mem_wb_uncached_r <= mem_wb_uncached_raw;
                mem_wb_excp_r     <= mem_wb_excp_raw;
            end
        end
        assign mem_wb_valid    = mem_wb_valid_r;
        assign mem_wb_robid    = mem_wb_robid_r;
        assign mem_wb_data     = mem_wb_data_r;
        assign mem_wb_paddr    = mem_wb_paddr_r;
        assign mem_wb_vaddr    = mem_wb_vaddr_r;
        assign mem_wb_wstrb    = mem_wb_wstrb_r;
        assign mem_wb_size     = mem_wb_size_r;
        assign mem_wb_uncached = mem_wb_uncached_r;
        assign mem_wb_excp     = mem_wb_excp_r;
    end else begin : g_mem_wb_comb
        assign mem_wb_valid    = mem_wb_valid_raw;
        assign mem_wb_robid    = mem_wb_robid_raw;
        assign mem_wb_data     = mem_wb_data_raw;
        assign mem_wb_paddr    = mem_wb_paddr_raw;
        assign mem_wb_vaddr    = mem_wb_vaddr_raw;
        assign mem_wb_wstrb    = mem_wb_wstrb_raw;
        assign mem_wb_size     = mem_wb_size_raw;
        assign mem_wb_uncached = mem_wb_uncached_raw;
        assign mem_wb_excp     = mem_wb_excp_raw;
    end endgenerate

    // ROB completion does not participate in reservation-station wakeup.
    // Capture the LSU's final result before the optional RS writeback pipe so
    // independent loads/stores can retire one cycle earlier while all RS
    // consumers continue to see the timing-isolated mem_wb_* bus.
    wire                      mem_rob_wb_valid =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_valid_raw : mem_wb_valid;
    wire [`ROB_W-1:0]         mem_rob_wb_robid =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_robid_raw : mem_wb_robid;
    wire [31:0]               mem_rob_wb_data =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_data_raw : mem_wb_data;
    wire [31:0]               mem_rob_wb_paddr =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_paddr_raw : mem_wb_paddr;
    wire [31:0]               mem_rob_wb_vaddr =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_vaddr_raw : mem_wb_vaddr;
    wire [3:0]                mem_rob_wb_wstrb =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_wstrb_raw : mem_wb_wstrb;
    wire [2:0]                mem_rob_wb_size =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_size_raw : mem_wb_size;
    wire                      mem_rob_wb_uncached =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_uncached_raw : mem_wb_uncached;
    wire [`EXCP_NUM-1:0]      mem_rob_wb_excp =
        (`LSU_ROB_EARLY_COMPLETE != 0) ? mem_wb_excp_raw : mem_wb_excp;

    // `LSU_EARLY2_PIPE` 打开时，early2 打一拍再进三 RS，切断 D$ hit→RS ready 组合链。
    // 与 hold 写回同拍到达时 early2 退化为与 WB 同位（仍正确）；未打拍则保持同拍早唤醒。
    generate if (`LSU_EARLY2_PIPE != 0) begin : g_early2_pipe
        reg                      lsu_early_valid_r;
        reg [`ROB_W-1:0]         lsu_early_robid_r;
        always @(posedge clk) begin
            if (reset || flush) begin
                lsu_early_valid_r <= 1'b0;
                lsu_early_robid_r <= {`ROB_W{1'b0}};
            end else begin
                lsu_early_valid_r <= lsu_early_valid_raw;
                lsu_early_robid_r <= lsu_early_robid_raw;
            end
        end
        assign lsu_early_valid = lsu_early_valid_r;
        assign lsu_early_robid = lsu_early_robid_r;
    end else begin : g_early2_comb
        assign lsu_early_valid = lsu_early_valid_raw;
        assign lsu_early_robid = lsu_early_robid_raw;
    end endgenerate

//--------------------------------------------------
// store_buffer：提交后写缓冲 / 按序写出
//--------------------------------------------------
    // SB -> DCache store 写出
    wire        sb_dc_wr_req;
    wire [31:0] sb_dc_wr_paddr;
    wire [`CACHE_LINE_BITS-1:0] sb_dc_wr_data;
    wire [`CACHE_LINE_BYTES-1:0] sb_dc_wr_strb;
    wire [2:0]  sb_dc_wr_size;
    wire        sb_dc_wr_uncached;
    wire        dc_sb_addr_ok;
    wire        dc_sb_done;  // D$ st_done 组合；SB 内部寄存一拍后再 pop

    store_buffer u_store_buffer(
        .clk             (clk),
        .reset           (reset),
        .push_valid_i    (cmt_sb_push_valid),
        .push_paddr_i    (cmt_sb_push_paddr),
        .push_data_i     (cmt_sb_push_data),
        .push_wstrb_i    (cmt_sb_push_wstrb),
        .push_size_i     (cmt_sb_push_size),
        .push_uncached_i (cmt_sb_push_uncached),
        .sb_full_o       (sb_full),
        .sb_empty_o      (sb_empty),
        .dc_wr_req_o     (sb_dc_wr_req),
        .dc_wr_paddr_o   (sb_dc_wr_paddr),
        .dc_wr_data_o    (sb_dc_wr_data),
        .dc_wr_strb_o    (sb_dc_wr_strb),
        .dc_wr_size_o    (sb_dc_wr_size),
        .dc_wr_uncached_o(sb_dc_wr_uncached),
        .dc_wr_addr_ok_i (dc_sb_addr_ok),
        .dc_wr_done_i    (dc_sb_done),
        .query_valid_i   (lsu_sb_qvalid),
        .query_paddr_i   (lsu_sb_qpaddr),
        .query_uncached_i(lsu_sb_quncached),
        .query_resp_valid_o(sb_q_resp_valid),
        .query_resp_paddr_o(sb_q_resp_paddr),
        .query_resp_uncached_o(sb_q_resp_uncached),
        .query_maybe_o   (sb_q_maybe),
        .query_hit_o     (sb_q_hit),
        .query_data_o    (sb_q_data),
        .query_partial_o (sb_q_partial),
        .pair_query_paddr_i(lsu_sb_pair_qpaddr),
        .pair_query_maybe_o(sb_pair_qmaybe)
    );



//--------------------------------------------------
// ROB / commit 信号声明
//--------------------------------------------------
    // ROB 提交口（队头一对；cmt*_valid 已在 LSU 前声明）
    wire        rob_cmt0_complete, rob_cmt1_complete;
    wire [31:0] rob_cmt0_pc,       rob_cmt1_pc;
    wire [31:0] rob_cmt0_inst,     rob_cmt1_inst;      // 仅 debug/difftest（综合视图恒 0）
    wire        rob_cmt0_inst_is_b0, rob_cmt1_inst_is_b0;   // ROB 预译码（提交真实用途）
    wire        rob_cmt0_is_direct_b, rob_cmt1_is_direct_b;
    wire        rob_cmt0_rf_we,    rob_cmt1_rf_we;
    wire [4:0]  rob_cmt0_rd,       rob_cmt1_rd;
    wire [31:0] rob_cmt0_result,   rob_cmt1_result;
    wire [31:0] rob_cmt0_result2,  rob_cmt1_result2;
    wire        rob_cmt0_is_load,  rob_cmt1_is_load;
    wire        rob_cmt0_is_store, rob_cmt1_is_store;
    wire [31:0] rob_cmt0_paddr,    rob_cmt1_paddr;
    wire [31:0] rob_cmt0_vaddr,    rob_cmt1_vaddr;
    wire [3:0]  rob_cmt0_wstrb,    rob_cmt1_wstrb;
    wire [2:0]  rob_cmt0_size,     rob_cmt1_size;
    wire        rob_cmt0_uncached, rob_cmt1_uncached;
    wire        rob_cmt0_is_branch,rob_cmt1_is_branch;
    wire [`BR_TYPE_W-1:0] rob_cmt0_br_type, rob_cmt1_br_type;
    wire        rob_cmt0_pred_taken, rob_cmt1_pred_taken;
    wire        rob_cmt0_br_taken,   rob_cmt1_br_taken;
    wire [31:0] rob_cmt0_br_target,  rob_cmt1_br_target;
    wire        rob_cmt0_is_last,  rob_cmt1_is_last;
    wire [`FTQ_W-1:0] rob_cmt0_ftq_id, rob_cmt1_ftq_id;
    wire [`PRIV_NUM-1:0] rob_cmt0_priv_vec, rob_cmt1_priv_vec;
    wire [13:0] rob_cmt0_csr_num,  rob_cmt1_csr_num;
    wire [`TLB_OP_NUM-1:0] rob_cmt0_tlb_op, rob_cmt1_tlb_op;
    wire [4:0]  rob_cmt0_cacop_code, rob_cmt1_cacop_code;
    wire [`EXCP_NUM-1:0] rob_cmt0_excp, rob_cmt1_excp;
    wire        rob_cmt0_has_excp_fast, rob_cmt1_has_excp_fast;
    wire        rob_cmt0_has_priv_fast, rob_cmt1_has_priv_fast;
    wire        rob_quad_simple_ready;
    wire [`ROB_W-1:0] rob_cmt2_robid, rob_cmt3_robid;
    wire        rob_cmt2_rf_we, rob_cmt3_rf_we;
    wire [4:0]  rob_cmt2_rd, rob_cmt3_rd;
    wire [31:0] rob_cmt2_result, rob_cmt3_result;
    wire [31:0] rob_cmt2_pc, rob_cmt3_pc;
    wire [31:0] rob_cmt2_inst, rob_cmt3_inst;
    wire        rob_cmt2_is_load, rob_cmt3_is_load;
    wire [31:0] rob_cmt2_paddr, rob_cmt3_paddr;
    wire [31:0] rob_cmt2_vaddr, rob_cmt3_vaddr;

    // commit -> ROB 推进
    wire        cmt_rob_pop, cmt_rob_clear0, cmt_rob_clear1, cmt_quad_retire;
    // commit -> CSR 提交
    wire        cmt_csr_valid;
    wire [31:0] cmt_csr_pc;
    wire        cmt_csr_ex;
    wire        cmt_csr_ertn;
    wire [31:0] cmt_csr_vaddr;
    wire        cmt_excp_int, cmt_excp_adef, cmt_excp_adem, cmt_excp_ipe;
    wire        cmt_excp_ale, cmt_excp_sys, cmt_excp_brk, cmt_excp_ine;
    wire [`TLB_EX_NUM-1:0] cmt_excp_tlb_vec;
    // （cmt_csr_we / cmt_csr_wnum 已在 rename 例化前声明）
    wire [31:0] cmt_csr_wmask;
    wire [31:0] cmt_csr_wvalue;
    wire        cmt_ll_set, cmt_sc_set;
    // commit -> TLB 维护
    wire [`TLB_OP_NUM-1:0] cmt_tlb_op;
    wire [9:0]  cmt_invtlb_asid;
    wire [18:0] cmt_invtlb_vpn;
    // commit -> D$ cacop
    wire        cmt_dcacop_valid;
    wire [1:0]  cmt_dcacop_op;
    wire [31:0] cmt_dcacop_addr;
    // CSR -> commit
    wire [31:0] csr_next_pc;
    // commit 调试/difftest 口
    wire        cmt_dbg0_valid, cmt_dbg1_valid;
    wire [31:0] cmt_dbg0_pc,    cmt_dbg1_pc;
    wire [3:0]  cmt_dbg0_wen;
    wire        cmt_dbg1_we;
    wire [4:0]  cmt_dbg0_wnum,  cmt_dbg1_wnum;
    wire [31:0] cmt_dbg0_wdata, cmt_dbg1_wdata;
    wire [31:0] cmt_dbg0_inst,  cmt_dbg1_inst;

//--------------------------------------------------
// rob：重排序缓冲（奇偶双体环形队列，队列式重命名核心）
//--------------------------------------------------
    rob u_rob(
        .clk              (clk),
        .reset            (reset),
        .flush_i          (flush),
        .alloc_en_i       (rn_rob_alloc_en),
        .alloc_two_i      (rn_rob_alloc_two),
        .rob_tail_o       (rob_tail),
        .rob_full_o       (rob_full),
        .rob_full2_o      (rob_full2),
        .rob_tail_half_o  (rob_tail_half),
        .rob_empty_o      (rob_empty),
        .a0_valid_i       (rn_a0_valid),
        .a0_pc_i          (rn_a0_pc),
        .a0_inst_i        (rn_a0_inst),
        .a0_rf_we_i       (rn_a0_rf_we),
        .a0_rd_i          (rn_a0_rd),
        .a0_is_load_i     (rn_a0_is_load),
        .a0_is_store_i    (rn_a0_is_store),
        .a0_is_branch_i   (rn_a0_is_branch),
        .a0_br_type_i     (rn_a0_br_type),
        .a0_pred_taken_i  (rn_a0_pred_taken),
        .a0_is_last_i     (rn_a0_is_last),
        .a0_ftq_id_i      (rn_a0_ftq_id),
        .a0_priv_vec_i    (rn_a0_priv_vec),
        .a0_csr_num_i     (rn_a0_csr_num),
        .a0_tlb_op_i      (rn_a0_tlb_op),
        .a0_cacop_code_i  (rn_a0_cacop_code),
        .a0_excp_i        (rn_a0_excp),
        .a0_is_nop_i      (rn_a0_is_nop),
        .a1_valid_i       (rn_a1_valid),
        .a1_pc_i          (rn_a1_pc),
        .a1_inst_i        (rn_a1_inst),
        .a1_rf_we_i       (rn_a1_rf_we),
        .a1_rd_i          (rn_a1_rd),
        .a1_is_load_i     (rn_a1_is_load),
        .a1_is_store_i    (rn_a1_is_store),
        .a1_is_branch_i   (rn_a1_is_branch),
        .a1_br_type_i     (rn_a1_br_type),
        .a1_pred_taken_i  (rn_a1_pred_taken),
        .a1_is_last_i     (rn_a1_is_last),
        .a1_ftq_id_i      (rn_a1_ftq_id),
        .a1_priv_vec_i    (rn_a1_priv_vec),
        .a1_csr_num_i     (rn_a1_csr_num),
        .a1_tlb_op_i      (rn_a1_tlb_op),
        .a1_cacop_code_i  (rn_a1_cacop_code),
        .a1_excp_i        (rn_a1_excp),
        .a1_is_nop_i      (rn_a1_is_nop),
        .a2_valid_i       (rn_a2_valid),
        .a2_pc_i          (rn_a2_pc),
        .a2_inst_i        (rn_a2_inst),
        .a2_rf_we_i       (rn_a2_rf_we),
        .a2_rd_i          (rn_a2_rd),
        .a2_is_load_i     (rn_a2_is_load),
        .a2_is_store_i    (rn_a2_is_store),
        .a2_is_branch_i   (rn_a2_is_branch),
        .a2_br_type_i     (rn_a2_br_type),
        .a2_pred_taken_i  (rn_a2_pred_taken),
        .a2_is_last_i     (rn_a2_is_last),
        .a2_ftq_id_i      (rn_a2_ftq_id),
        .a2_priv_vec_i    (rn_a2_priv_vec),
        .a2_csr_num_i     (rn_a2_csr_num),
        .a2_tlb_op_i      (rn_a2_tlb_op),
        .a2_cacop_code_i  (rn_a2_cacop_code),
        .a2_excp_i        (rn_a2_excp),
        .a2_is_nop_i      (rn_a2_is_nop),
        .raddr0_i         (dsp_rob_raddr0),
        .rrdy0_o          (rob_rrdy0),
        .rdata0_o         (rob_rdata0),
        .rdata0_noa2_o    (rob_rdata0_noa2),
        .raddr1_i         (dsp_rob_raddr1),
        .rrdy1_o          (rob_rrdy1),
        .rdata1_o         (rob_rdata1),
        .raddr2_i         (dsp_rob_raddr2),
        .rrdy2_o          (rob_rrdy2),
        .rdata2_o         (rob_rdata2),
        .rdata2_noa2_o    (rob_rdata2_noa2),
        .raddr3_i         (dsp_rob_raddr3),
        .rrdy3_o          (rob_rrdy3),
        .rdata3_o         (rob_rdata3),
        .raddr4_i         (dsp_rob_raddr4),
        .rrdy4_o          (rob_rrdy4),
        .rdata4_o         (rob_rdata4),
        .rdata4_noa2_o    (rob_rdata4_noa2),
        .raddr5_i         (dsp_rob_raddr5),
        .rrdy5_o          (rob_rrdy5),
        .rdata5_o         (rob_rdata5),
        .base_probe0_robid_i(lsu_a_base_probe_robid),
        .base_probe0_ready_o(rob_a_base_ready),
        .base_probe0_data_o(rob_a_base_data),
        .base_probe1_robid_i(lsu_q_base_probe_robid),
        .base_probe1_ready_o(rob_q_base_ready),
        .base_probe1_data_o(rob_q_base_data),
        .alu0_wb_valid_i  (alu0_wb_valid),
        .alu0_wb_robid_i  (alu0_wb_robid),
        .alu0_wb_data_i   (alu0_wb_data),
        .alu0_wb_br_taken_i(alu0_wb_br_taken),
        .alu0_wb_br_target_i(alu0_wb_br_target),
        .alu1_wb_valid_i  (alu1_wb_valid),
        .alu1_wb_robid_i  (alu1_wb_robid),
        .alu1_wb_data_i   (alu1_wb_data),
        .alu1_wb_br_taken_i(alu1_wb_br_taken),
        .alu1_wb_br_target_i(alu1_wb_br_target),
        .alu2_wb_valid_i  (alu2_wb_valid),
        .alu2_wb_robid_i  (alu2_wb_robid),
        .alu2_wb_data_i   (alu2_wb_data),
        .alu2_wb_br_taken_i(alu2_wb_br_taken),
        .alu2_wb_br_target_i(alu2_wb_br_target),
        .mem_wb_valid_i   (mem_rob_wb_valid),
        .mem_wb_robid_i   (mem_rob_wb_robid),
        .mem_wb_data_i    (mem_rob_wb_data),
        .mem_wb_paddr_i   (mem_rob_wb_paddr),
        .mem_wb_vaddr_i   (mem_rob_wb_vaddr),
        .mem_wb_wstrb_i   (mem_rob_wb_wstrb),
        .mem_wb_size_i    (mem_rob_wb_size),
        .mem_wb_uncached_i(mem_rob_wb_uncached),
        .mem_wb_excp_i    (mem_rob_wb_excp),
        .mem_fwd_valid_i  (mem_wb_valid),
        .mem_fwd_robid_i  (mem_wb_robid),
        .mem_fwd_data_i   (mem_wb_data),
        .mem_fwd_paddr_i  (mem_wb_paddr),
        .mem_fwd_vaddr_i  (mem_wb_vaddr),
        .mem_fwd_wstrb_i  (mem_wb_wstrb),
        .mem_fwd_size_i   (mem_wb_size),
        .mem_fwd_uncached_i(mem_wb_uncached),
        .mem_fwd_excp_i   (mem_wb_excp),
        .mem2_wb_valid_i  (mem2_wb_valid),
        .mem2_wb_robid_i  (mem2_wb_robid),
        .mem2_wb_data_i   (mem2_wb_data),
        .mem2_wb_paddr_i  (mem2_wb_paddr),
        .mem2_wb_vaddr_i  (mem2_wb_vaddr),
        .mem2_wb_size_i   (mem2_wb_size),
        .mdu_wb_valid_i   (mdu_wb_valid),
        .mdu_wb_robid_i   (mdu_wb_robid),
        .mdu_wb_data_i    (mdu_wb_data),
        .mdu_wb_data2_i   (mdu_wb_data2),
        .head_robid0_o    (rob_head_robid0),
        .cmt0_valid_o     (rob_cmt0_valid),
        .cmt0_complete_o  (rob_cmt0_complete),
        .cmt0_pc_o        (rob_cmt0_pc),
        .cmt0_inst_o      (rob_cmt0_inst),
        .cmt0_inst_is_b0_o (rob_cmt0_inst_is_b0),
        .cmt0_is_direct_b_o(rob_cmt0_is_direct_b),
        .cmt0_rf_we_o     (rob_cmt0_rf_we),
        .cmt0_rd_o        (rob_cmt0_rd),
        .cmt0_result_o    (rob_cmt0_result),
        .cmt0_result2_o   (rob_cmt0_result2),
        .cmt0_is_load_o   (rob_cmt0_is_load),
        .cmt0_is_store_o  (rob_cmt0_is_store),
        .cmt0_paddr_o     (rob_cmt0_paddr),
        .cmt0_vaddr_o     (rob_cmt0_vaddr),
        .cmt0_wstrb_o     (rob_cmt0_wstrb),
        .cmt0_size_o      (rob_cmt0_size),
        .cmt0_uncached_o  (rob_cmt0_uncached),
        .cmt0_is_branch_o (rob_cmt0_is_branch),
        .cmt0_br_type_o   (rob_cmt0_br_type),
        .cmt0_pred_taken_o(rob_cmt0_pred_taken),
        .cmt0_br_taken_o  (rob_cmt0_br_taken),
        .cmt0_br_target_o (rob_cmt0_br_target),
        .cmt0_is_last_o   (rob_cmt0_is_last),
        .cmt0_ftq_id_o    (rob_cmt0_ftq_id),
        .cmt0_priv_vec_o  (rob_cmt0_priv_vec),
        .cmt0_csr_num_o   (rob_cmt0_csr_num),
        .cmt0_tlb_op_o    (rob_cmt0_tlb_op),
        .cmt0_cacop_code_o(rob_cmt0_cacop_code),
        .cmt0_excp_o      (rob_cmt0_excp),
        .cmt0_has_excp_fast_o(rob_cmt0_has_excp_fast),
        .cmt0_has_priv_fast_o(rob_cmt0_has_priv_fast),
        .cmt1_valid_o     (rob_cmt1_valid),
        .cmt1_complete_o  (rob_cmt1_complete),
        .cmt1_pc_o        (rob_cmt1_pc),
        .cmt1_inst_o      (rob_cmt1_inst),
        .cmt1_inst_is_b0_o (rob_cmt1_inst_is_b0),
        .cmt1_is_direct_b_o(rob_cmt1_is_direct_b),
        .cmt1_rf_we_o     (rob_cmt1_rf_we),
        .cmt1_rd_o        (rob_cmt1_rd),
        .cmt1_result_o    (rob_cmt1_result),
        .cmt1_result2_o   (rob_cmt1_result2),
        .cmt1_is_load_o   (rob_cmt1_is_load),
        .cmt1_is_store_o  (rob_cmt1_is_store),
        .cmt1_paddr_o     (rob_cmt1_paddr),
        .cmt1_vaddr_o     (rob_cmt1_vaddr),
        .cmt1_wstrb_o     (rob_cmt1_wstrb),
        .cmt1_size_o      (rob_cmt1_size),
        .cmt1_uncached_o  (rob_cmt1_uncached),
        .cmt1_is_branch_o (rob_cmt1_is_branch),
        .cmt1_br_type_o   (rob_cmt1_br_type),
        .cmt1_pred_taken_o(rob_cmt1_pred_taken),
        .cmt1_br_taken_o  (rob_cmt1_br_taken),
        .cmt1_br_target_o (rob_cmt1_br_target),
        .cmt1_is_last_o   (rob_cmt1_is_last),
        .cmt1_ftq_id_o    (rob_cmt1_ftq_id),
        .cmt1_priv_vec_o  (rob_cmt1_priv_vec),
        .cmt1_csr_num_o   (rob_cmt1_csr_num),
        .cmt1_tlb_op_o    (rob_cmt1_tlb_op),
        .cmt1_cacop_code_o(rob_cmt1_cacop_code),
        .cmt1_excp_o      (rob_cmt1_excp),
        .cmt1_has_excp_fast_o(rob_cmt1_has_excp_fast),
        .cmt1_has_priv_fast_o(rob_cmt1_has_priv_fast),
        .quad_simple_ready_o(rob_quad_simple_ready),
        .cmt2_robid_o     (rob_cmt2_robid),
        .cmt2_rf_we_o     (rob_cmt2_rf_we),
        .cmt2_rd_o        (rob_cmt2_rd),
        .cmt2_result_o    (rob_cmt2_result),
        .cmt2_pc_o        (rob_cmt2_pc),
        .cmt2_inst_o      (rob_cmt2_inst),
        .cmt2_is_load_o   (rob_cmt2_is_load),
        .cmt2_paddr_o     (rob_cmt2_paddr),
        .cmt2_vaddr_o     (rob_cmt2_vaddr),
        .cmt3_robid_o     (rob_cmt3_robid),
        .cmt3_rf_we_o     (rob_cmt3_rf_we),
        .cmt3_rd_o        (rob_cmt3_rd),
        .cmt3_result_o    (rob_cmt3_result),
        .cmt3_pc_o        (rob_cmt3_pc),
        .cmt3_inst_o      (rob_cmt3_inst),
        .cmt3_is_load_o   (rob_cmt3_is_load),
        .cmt3_paddr_o     (rob_cmt3_paddr),
        .cmt3_vaddr_o     (rob_cmt3_vaddr),
        .cmt_pop2_i       (cmt_quad_retire),
        .cmt_pop_i        (cmt_rob_pop),
        .cmt_clear0_i     (cmt_rob_clear0),
        .cmt_clear1_i     (cmt_rob_clear1)
    );

    // The normal LSU writeback bus is already registered by LSU_WB_PIPE.
    // When that registered result is at the ROB head, let commit consume it
    // in the same cycle in which ROB stores it.  This removes one retirement
    // bubble without restoring any raw DCache -> ROB/commit path.
    wire [`ROB_W-1:0] rob_head_robid1 =
        {1'b1, rob_head_robid0[`ROB_PAIR_W-1:0]};
    wire cmt_mem_bypass0 = mem_wb_valid
                         && (mem_wb_robid == rob_head_robid0);
    wire cmt_mem_bypass1 = mem_wb_valid
                         && (mem_wb_robid == rob_head_robid1);
    wire cmt0_complete_eff = rob_cmt0_complete || cmt_mem_bypass0;
    wire cmt1_complete_eff = rob_cmt1_complete || cmt_mem_bypass1;
    wire [31:0] cmt0_result_eff = cmt_mem_bypass0 ? mem_wb_data : rob_cmt0_result;
    wire [31:0] cmt1_result_eff = cmt_mem_bypass1 ? mem_wb_data : rob_cmt1_result;
    wire [31:0] cmt0_paddr_eff = cmt_mem_bypass0 ? mem_wb_paddr : rob_cmt0_paddr;
    wire [31:0] cmt1_paddr_eff = cmt_mem_bypass1 ? mem_wb_paddr : rob_cmt1_paddr;
    wire [31:0] cmt0_vaddr_eff = cmt_mem_bypass0 ? mem_wb_vaddr : rob_cmt0_vaddr;
    wire [31:0] cmt1_vaddr_eff = cmt_mem_bypass1 ? mem_wb_vaddr : rob_cmt1_vaddr;
    wire [3:0] cmt0_wstrb_eff = cmt_mem_bypass0 ? mem_wb_wstrb : rob_cmt0_wstrb;
    wire [3:0] cmt1_wstrb_eff = cmt_mem_bypass1 ? mem_wb_wstrb : rob_cmt1_wstrb;
    wire [2:0] cmt0_size_eff = cmt_mem_bypass0 ? mem_wb_size : rob_cmt0_size;
    wire [2:0] cmt1_size_eff = cmt_mem_bypass1 ? mem_wb_size : rob_cmt1_size;
    wire cmt0_uncached_eff = cmt_mem_bypass0 ? mem_wb_uncached : rob_cmt0_uncached;
    wire cmt1_uncached_eff = cmt_mem_bypass1 ? mem_wb_uncached : rob_cmt1_uncached;
    wire [`EXCP_NUM-1:0] cmt0_excp_eff = rob_cmt0_excp
                                      | ({`EXCP_NUM{cmt_mem_bypass0}} & mem_wb_excp);
    wire [`EXCP_NUM-1:0] cmt1_excp_eff = rob_cmt1_excp
                                      | ({`EXCP_NUM{cmt_mem_bypass1}} & mem_wb_excp);
    wire cmt0_has_excp_fast_eff = rob_cmt0_has_excp_fast
                                || (cmt_mem_bypass0 && (|mem_wb_excp));
    wire cmt1_has_excp_fast_eff = rob_cmt1_has_excp_fast
                                || (cmt_mem_bypass1 && (|mem_wb_excp));

//--------------------------------------------------
// commit：提交级（双提交仲裁 + 异常/特权/误预测处理）
//--------------------------------------------------
    commit u_commit(
        .flush_pending_i   (flush),   // ctrl 寄存器版 flush:广播拍闸住退休,防误提交
        .head_robid0_i     (rob_head_robid0),
        .cmt0_valid_i      (rob_cmt0_valid),
        .cmt0_complete_i   (cmt0_complete_eff),
        .cmt0_pc_i         (rob_cmt0_pc),
        .cmt0_inst_i       (rob_cmt0_inst),
        .cmt0_inst_is_b0_i (rob_cmt0_inst_is_b0),
        .cmt0_rf_we_i      (rob_cmt0_rf_we),
        .cmt0_rd_i         (rob_cmt0_rd),
        .cmt0_result_i     (cmt0_result_eff),
        .cmt0_result2_i    (rob_cmt0_result2),
        .cmt0_is_store_i   (rob_cmt0_is_store),
        .cmt0_paddr_i      (cmt0_paddr_eff),
        .cmt0_vaddr_i      (cmt0_vaddr_eff),
        .cmt0_wstrb_i      (cmt0_wstrb_eff),
        .cmt0_size_i       (cmt0_size_eff),
        .cmt0_uncached_i   (cmt0_uncached_eff),
        .cmt0_is_branch_i  (rob_cmt0_is_branch),
        .cmt0_br_type_i    (rob_cmt0_br_type),
        .cmt0_pred_taken_i (rob_cmt0_pred_taken),
        .cmt0_br_taken_i   (rob_cmt0_br_taken),
        .cmt0_br_target_i  (rob_cmt0_br_target),
        .cmt0_is_last_i    (rob_cmt0_is_last),
        .cmt0_ftq_id_i     (rob_cmt0_ftq_id),
        .cmt0_priv_vec_i   (rob_cmt0_priv_vec),
        .cmt0_csr_num_i    (rob_cmt0_csr_num),
        .cmt0_tlb_op_i     (rob_cmt0_tlb_op),
        .cmt0_cacop_code_i (rob_cmt0_cacop_code),
        .cmt0_excp_i       (cmt0_excp_eff),
        .cmt0_has_excp_fast_i(cmt0_has_excp_fast_eff),
        .cmt0_has_priv_fast_i(rob_cmt0_has_priv_fast),
        .cmt1_valid_i      (rob_cmt1_valid),
        .cmt1_complete_i   (cmt1_complete_eff),
        .cmt1_pc_i         (rob_cmt1_pc),
        .cmt1_inst_i       (rob_cmt1_inst),
        .cmt1_inst_is_b0_i (rob_cmt1_inst_is_b0),
        .cmt1_is_direct_b_i(rob_cmt1_is_direct_b),
        .cmt1_rf_we_i      (rob_cmt1_rf_we),
        .cmt1_rd_i         (rob_cmt1_rd),
        .cmt1_result_i     (cmt1_result_eff),
        .cmt1_result2_i    (rob_cmt1_result2),
        .cmt1_is_store_i   (rob_cmt1_is_store),
        .cmt1_paddr_i      (cmt1_paddr_eff),
        .cmt1_vaddr_i      (cmt1_vaddr_eff),
        .cmt1_wstrb_i      (cmt1_wstrb_eff),
        .cmt1_size_i       (cmt1_size_eff),
        .cmt1_uncached_i   (cmt1_uncached_eff),
        .cmt1_is_branch_i  (rob_cmt1_is_branch),
        .cmt1_br_type_i    (rob_cmt1_br_type),
        .cmt1_pred_taken_i (rob_cmt1_pred_taken),
        .cmt1_br_taken_i   (rob_cmt1_br_taken),
        .cmt1_br_target_i  (rob_cmt1_br_target),
        .cmt1_is_last_i    (rob_cmt1_is_last),
        .cmt1_ftq_id_i     (rob_cmt1_ftq_id),
        .cmt1_priv_vec_i   (rob_cmt1_priv_vec),
        .cmt1_csr_num_i    (rob_cmt1_csr_num),
        .cmt1_tlb_op_i     (rob_cmt1_tlb_op),
        .cmt1_cacop_code_i (rob_cmt1_cacop_code),
        .cmt1_excp_i       (cmt1_excp_eff),
        .cmt1_has_excp_fast_i(cmt1_has_excp_fast_eff),
        .cmt1_has_priv_fast_i(rob_cmt1_has_priv_fast),
        .quad_simple_ready_i(rob_quad_simple_ready),
        .cmt2_robid_i      (rob_cmt2_robid),
        .cmt2_rf_we_i      (rob_cmt2_rf_we),
        .cmt2_rd_i         (rob_cmt2_rd),
        .cmt2_result_i     (rob_cmt2_result),
        .cmt3_robid_i      (rob_cmt3_robid),
        .cmt3_rf_we_i      (rob_cmt3_rf_we),
        .cmt3_rd_i         (rob_cmt3_rd),
        .cmt3_result_i     (rob_cmt3_result),
        .rob_pop_o         (cmt_rob_pop),
        .rob_clear0_o      (cmt_rob_clear0),
        .rob_clear1_o      (cmt_rob_clear1),
        .quad_retire_o     (cmt_quad_retire),
        .arf_we0_o         (cmt_arf_we0),
        .arf_waddr0_o      (cmt_arf_waddr0),
        .arf_wdata0_o      (cmt_arf_wdata0),
        .arf_we1_o         (cmt_arf_we1),
        .arf_waddr1_o      (cmt_arf_waddr1),
        .arf_wdata1_o      (cmt_arf_wdata1),
        .arf_we2_o         (cmt_arf_we2),
        .arf_waddr2_o      (cmt_arf_waddr2),
        .arf_wdata2_o      (cmt_arf_wdata2),
        .arf_we3_o         (cmt_arf_we3),
        .arf_waddr3_o      (cmt_arf_waddr3),
        .arf_wdata3_o      (cmt_arf_wdata3),
        .rat_cmt_en0_o     (cmt_rat_en0),
        .rat_cmt_addr0_o   (cmt_rat_addr0),
        .rat_cmt_num0_o    (cmt_rat_num0),
        .rat_cmt_en1_o     (cmt_rat_en1),
        .rat_cmt_addr1_o   (cmt_rat_addr1),
        .rat_cmt_num1_o    (cmt_rat_num1),
        .rat_cmt_en2_o     (cmt_rat_en2),
        .rat_cmt_addr2_o   (cmt_rat_addr2),
        .rat_cmt_num2_o    (cmt_rat_num2),
        .rat_cmt_en3_o     (cmt_rat_en3),
        .rat_cmt_addr3_o   (cmt_rat_addr3),
        .rat_cmt_num3_o    (cmt_rat_num3),
        .sb_push_valid_o   (cmt_sb_push_valid),
        .sb_push_paddr_o   (cmt_sb_push_paddr),
        .sb_push_data_o    (cmt_sb_push_data),
        .sb_push_wstrb_o   (cmt_sb_push_wstrb),
        .sb_push_size_o    (cmt_sb_push_size),
        .sb_push_uncached_o(cmt_sb_push_uncached),
        .sb_push_robid_o   (cmt_sb_push_robid),
        .sb_full_i         (sb_full),
        .sb_empty_i        (sb_empty),
        .csr_cmt_valid_o   (cmt_csr_valid),
        .csr_cmt_pc_o      (cmt_csr_pc),
        .csr_cmt_ex_o      (cmt_csr_ex),
        .csr_cmt_ertn_o    (cmt_csr_ertn),
        .csr_cmt_vaddr_o   (cmt_csr_vaddr),
        .excp_int_o        (cmt_excp_int),
        .excp_adef_o       (cmt_excp_adef),
        .excp_adem_o       (cmt_excp_adem),
        .excp_ipe_o        (cmt_excp_ipe),
        .excp_ale_o        (cmt_excp_ale),
        .excp_sys_o        (cmt_excp_sys),
        .excp_brk_o        (cmt_excp_brk),
        .excp_ine_o        (cmt_excp_ine),
        .excp_tlb_vec_o    (cmt_excp_tlb_vec),
        .csr_we_o          (cmt_csr_we),
        .csr_wnum_o        (cmt_csr_wnum),
        .csr_wmask_o       (cmt_csr_wmask),
        .csr_wvalue_o      (cmt_csr_wvalue),
        .ll_set_o          (cmt_ll_set),
        .sc_set_o          (cmt_sc_set),
        .has_int_i         (csr_has_int),
        .csr_next_pc_i     (csr_next_pc),
        .tlb_op_cmt_o      (cmt_tlb_op),
        .invtlb_asid_o     (cmt_invtlb_asid),
        .invtlb_vpn_o      (cmt_invtlb_vpn),
        .icacop_valid_o    (cmt_icacop_issue),
        .icacop_op_o       (cmt_icacop_issue_op),
        .icacop_addr_o     (cmt_icacop_issue_addr),
        .dcacop_valid_o    (cmt_dcacop_valid),
        .dcacop_op_o       (cmt_dcacop_op),
        .dcacop_addr_o     (cmt_dcacop_addr),
        .ftq_cmt_valid_o   (cmt_ftq_valid),
        .ftq_cmt_id_o      (cmt_ftq_id),
        .ftq_cmt_release_o (cmt_ftq_release),
        .ftq_cmt_is_branch_o(cmt_ftq_is_branch),
        .ftq_cmt_taken_o   (cmt_ftq_taken),
        .ftq_cmt_mispred_o (cmt_ftq_mispred),
        .ftq_cmt_target_o  (cmt_ftq_target),
        .ftq_cmt_br_type_o (cmt_ftq_br_type),
        .ftq_cmt_pc_o      (cmt_ftq_pc),
        .ftq_query_id_o    (cmt_ftq_query_id),
        .ftq_blk_target_i  (ftq_cmt_blk_target),
        .ftq_blk_target_next_i(ftq_cmt_blk_target_next),
        .ras_cmt_call_o    (cmt_ras_call),
        .ras_cmt_ret_o     (cmt_ras_ret),
        .ras_cmt_retaddr_o (cmt_ras_retaddr),
        .flush_req_o       (cmt_flush_req),
        .flush_type_o      (cmt_flush_type),
        .flush_pc_o        (cmt_flush_pc),
        .idle_commit_o     (cmt_idle),
        .uncached_ld_inflight_i(lsu_unc_inflight),
        .debug0_valid_o    (cmt_dbg0_valid),
        .debug0_pc_o       (cmt_dbg0_pc),
        .debug0_rf_wen_o   (cmt_dbg0_wen),
        .debug0_rf_wnum_o  (cmt_dbg0_wnum),
        .debug0_rf_wdata_o (cmt_dbg0_wdata),
        .debug0_inst_o     (cmt_dbg0_inst),
        .debug1_valid_o    (cmt_dbg1_valid),
        .debug1_pc_o       (cmt_dbg1_pc),
        .debug1_rf_we_o    (cmt_dbg1_we),
        .debug1_rf_wnum_o  (cmt_dbg1_wnum),
        .debug1_rf_wdata_o (cmt_dbg1_wdata),
        .debug1_inst_o     (cmt_dbg1_inst)
    );



//--------------------------------------------------
// 地址翻译子系统（mmu + tlb_manager(内含主 tlb + I/D 两份 l1_tlb 微表)）
// l1_tlb 微表已在 tlb_manager 内部例化（二期加速：8 项组合命中 + fence 失效）
//--------------------------------------------------
    // CSR -> 翻译通路
`ifdef SOC_USE
`else
    wire        csr_crmd_da, csr_crmd_pg;
    wire [1:0]  csr_crmd_datf, csr_crmd_datm;
`endif
    wire [9:0]  csr_asid;
    wire        csr_tlbidx_ne;
    wire [5:0]  csr_tlbidx_ps;
    wire [4:0]  csr_tlbidx_index;
    wire [18:0] csr_tlbehi_vppn;
    wire [19:0] csr_tlbelo0_ppn, csr_tlbelo1_ppn;
    wire [1:0]  csr_tlbelo0_plv, csr_tlbelo1_plv;
    wire [1:0]  csr_tlbelo0_mat, csr_tlbelo1_mat;
    wire        csr_tlbelo0_d, csr_tlbelo0_v, csr_tlbelo0_g;
    wire        csr_tlbelo1_d, csr_tlbelo1_v, csr_tlbelo1_g;
`ifdef SOC_USE
`else
    wire [2:0]  csr_dmw0_vseg, csr_dmw0_pseg;
    wire [1:0]  csr_dmw0_mat;
    wire        csr_dmw0_plv3, csr_dmw0_plv0;
    wire [2:0]  csr_dmw1_vseg, csr_dmw1_pseg;
    wire [1:0]  csr_dmw1_mat;
    wire        csr_dmw1_plv3, csr_dmw1_plv0;
`endif
    wire [4:0]  csr_rand_index;
    wire [7:0]  csr_estat_ecode;
    // mmu <-> tlb_manager
    wire        mmu_tlbm_inst_req;
    wire [31:0] mmu_tlbm_inst_vaddr;
    wire        mmu_tlbm_data_req;
    wire        mmu_tlbm_data_is_store;
    wire [31:0] mmu_tlbm_data_vaddr;
    wire [31:0] tlbm_inst_paddr;
    wire [1:0]  tlbm_inst_mat;
    wire        tlbm_inst_ready;
    wire        tlbm_inst_ex_adef;   // PLV3 取指越界（ADEF 特权子情形）
    wire        tlbm_inst_ex_tlbr, tlbm_inst_ex_pif, tlbm_inst_ex_ppi;
    wire        tlbm_inst_direct_ok;
    wire [31:0] tlbm_inst_direct_paddr;
    wire [1:0]  tlbm_inst_direct_mat;
    wire        tlbm_inst_direct_excp; // 直发路径专用（仅 CAM 口径）
    wire [31:0] tlbm_data_paddr;
    wire [1:0]  tlbm_data_mat;
    wire        tlbm_data_ready;
    wire        tlbm_data_ex_adem;   // PLV3 访存越界（ADEM）
    wire        tlbm_data_ex_tlbr, tlbm_data_ex_pil, tlbm_data_ex_pis;
    wire        tlbm_data_ex_ppi,  tlbm_data_ex_pme;
    // tlb_manager -> CSR（tlbsrch/tlbrd 回读）
    wire        tlbsrch_found;
    wire [4:0]  tlbsrch_index;
    wire        tlbrd_ne;
    wire [5:0]  tlbrd_ps;
    wire [31:0] tlbrd_tlbehi, tlbrd_tlbelo0, tlbrd_tlbelo1;
    wire [9:0]  tlbrd_asid;
    // invtlb 类型编码（one-hot tlb_op -> 5bit op 号）
    wire [4:0]  cmt_invtlb_op = cmt_tlb_op[`TLB_OP_INVTLB_1] ? 5'd1 :
                                cmt_tlb_op[`TLB_OP_INVTLB_2] ? 5'd2 :
                                cmt_tlb_op[`TLB_OP_INVTLB_3] ? 5'd3 :
                                cmt_tlb_op[`TLB_OP_INVTLB_4] ? 5'd4 :
                                cmt_tlb_op[`TLB_OP_INVTLB_5] ? 5'd5 :
                                cmt_tlb_op[`TLB_OP_INVTLB_6] ? 5'd6 : 5'd0;

    mmu u_mmu(
        .i_req_i           (ifu_mmu_req),
        .i_vaddr_i         (ifu_mmu_vaddr),
        .i_ready_o         (mmu_i_ready),
        .i_paddr_o         (mmu_i_paddr),
        .i_mat_o           (mmu_i_mat),
        .i_excp_adef_o     (mmu_i_adef),
        .i_tlb_ex_o        (mmu_i_tlb_ex),
        .i_direct_ok_o     (mmu_i_direct_ok),
        .i_direct_paddr_o  (mmu_i_direct_paddr),
        .i_direct_mat_o    (mmu_i_direct_mat),
        .i_direct_excp_o   (mmu_i_direct_excp),
        .d_req_i           (lsu_mmu_req),
        .d_is_store_i      (lsu_mmu_is_store),
        .d_vaddr_i         (lsu_mmu_vaddr),
        .d_ready_o         (mmu_d_ready),
        .d_paddr_o         (mmu_d_paddr),
        .d_mat_o           (mmu_d_mat),
        .d_excp_adem_o     (mmu_d_adem),
        .d_excp_tlbr_o     (mmu_d_ex_tlbr),
        .d_excp_pil_o      (mmu_d_ex_pil),
        .d_excp_pis_o      (mmu_d_ex_pis),
        .d_excp_ppi_o      (mmu_d_ex_ppi),
        .d_excp_pme_o      (mmu_d_ex_pme),
        .tlbm_inst_req_o   (mmu_tlbm_inst_req),
        .tlbm_inst_vaddr_o (mmu_tlbm_inst_vaddr),
        .tlbm_data_req_o   (mmu_tlbm_data_req),
        .tlbm_data_is_store_o(mmu_tlbm_data_is_store),
        .tlbm_data_vaddr_o (mmu_tlbm_data_vaddr),
        .tlbm_inst_paddr_i (tlbm_inst_paddr),
        .tlbm_inst_mat_i   (tlbm_inst_mat),
        .tlbm_inst_ready_i (tlbm_inst_ready),
        .tlbm_inst_ex_adef_i(tlbm_inst_ex_adef),
        .tlbm_inst_ex_tlbr_i(tlbm_inst_ex_tlbr),
        .tlbm_inst_ex_pif_i(tlbm_inst_ex_pif),
        .tlbm_inst_ex_ppi_i(tlbm_inst_ex_ppi),
        .tlbm_inst_direct_ok_i(tlbm_inst_direct_ok),
        .tlbm_inst_direct_paddr_i(tlbm_inst_direct_paddr),
        .tlbm_inst_direct_mat_i(tlbm_inst_direct_mat),
        .tlbm_inst_direct_excp_i(tlbm_inst_direct_excp),
        .tlbm_data_paddr_i (tlbm_data_paddr),
        .tlbm_data_mat_i   (tlbm_data_mat),
        .tlbm_data_ready_i (tlbm_data_ready),
        .tlbm_data_ex_tlbr_i(tlbm_data_ex_tlbr),
        .tlbm_data_ex_pil_i(tlbm_data_ex_pil),
        .tlbm_data_ex_pis_i(tlbm_data_ex_pis),
        .tlbm_data_ex_ppi_i(tlbm_data_ex_ppi),
        .tlbm_data_ex_pme_i(tlbm_data_ex_pme),
        .tlbm_data_ex_adem_i(tlbm_data_ex_adem)
    );

`ifdef SOC_USE
`else
    // Keep the MMU/TLB optimization cone local. The data-port payload tree is
    // intentionally restructured inside this boundary; preventing unrelated
    // cross-boundary rewriting protects ROB/InstBuffer synthesis mapping.
    (* keep_hierarchy = "yes" *)
`endif
    tlb_manager #(.TLBNUM(TLBNUM)) u_tlb_manager(
        .clk            (clk),
        .reset          (reset),
        .inst_req       (mmu_tlbm_inst_req),
        .inst_vaddr     (mmu_tlbm_inst_vaddr),
        .data_req       (mmu_tlbm_data_req),
        .data_is_store  (mmu_tlbm_data_is_store),
        .data_vaddr     (mmu_tlbm_data_vaddr),
        .csr_crmd_da    (csr_crmd_da),
        .csr_crmd_pg    (csr_crmd_pg),
        .csr_crmd_plv   (csr_crmd_plv),
        .csr_crmd_datf  (csr_crmd_datf),
        .csr_crmd_datm  (csr_crmd_datm),
        .csr_asid       (csr_asid),
        .csr_tlbidx_ne  (csr_tlbidx_ne),
        .csr_tlbidx_ps  (csr_tlbidx_ps),
        .csr_tlbidx_index(csr_tlbidx_index),
        .csr_tlbehi_vppn(csr_tlbehi_vppn),
        .csr_tlbelo0_ppn(csr_tlbelo0_ppn),
        .csr_tlbelo0_plv(csr_tlbelo0_plv),
        .csr_tlbelo0_mat(csr_tlbelo0_mat),
        .csr_tlbelo0_d  (csr_tlbelo0_d),
        .csr_tlbelo0_v  (csr_tlbelo0_v),
        .csr_tlbelo0_g  (csr_tlbelo0_g),
        .csr_tlbelo1_ppn(csr_tlbelo1_ppn),
        .csr_tlbelo1_plv(csr_tlbelo1_plv),
        .csr_tlbelo1_mat(csr_tlbelo1_mat),
        .csr_tlbelo1_d  (csr_tlbelo1_d),
        .csr_tlbelo1_v  (csr_tlbelo1_v),
        .csr_tlbelo1_g  (csr_tlbelo1_g),
        .csr_dmw0_vseg  (csr_dmw0_vseg),
        .csr_dmw0_pseg  (csr_dmw0_pseg),
        .csr_dmw0_mat   (csr_dmw0_mat),
        .csr_dmw0_plv3  (csr_dmw0_plv3),
        .csr_dmw0_plv0  (csr_dmw0_plv0),
        .csr_dmw1_vseg  (csr_dmw1_vseg),
        .csr_dmw1_pseg  (csr_dmw1_pseg),
        .csr_dmw1_mat   (csr_dmw1_mat),
        .csr_dmw1_plv3  (csr_dmw1_plv3),
        .csr_dmw1_plv0  (csr_dmw1_plv0),
        .csr_estat_ecode(csr_estat_ecode),
        .csr_rand_index (csr_rand_index),
        .tlb_mut_op     (cmt_tlb_op[`TLB_OP_NUM-1:2]),
        .invtlb_op      (cmt_invtlb_op),
        .invtlb_asid    (cmt_invtlb_asid),
        .invtlb_vpn     (cmt_invtlb_vpn),
        .inst_paddr     (tlbm_inst_paddr),
        .inst_mat       (tlbm_inst_mat),
        .inst_ready     (tlbm_inst_ready),
        .inst_ex_adef   (tlbm_inst_ex_adef),
        .inst_ex_tlbr   (tlbm_inst_ex_tlbr),
        .inst_ex_pif    (tlbm_inst_ex_pif),
        .inst_ex_ppi    (tlbm_inst_ex_ppi),
        .inst_direct_ok (tlbm_inst_direct_ok),
        .inst_direct_paddr(tlbm_inst_direct_paddr),
        .inst_direct_mat(tlbm_inst_direct_mat),
        .inst_direct_excp(tlbm_inst_direct_excp),
        .data_paddr     (tlbm_data_paddr),
        .data_mat       (tlbm_data_mat),
        .data_ready     (tlbm_data_ready),
        .data_ex_adem   (tlbm_data_ex_adem),
        .data_ex_tlbr   (tlbm_data_ex_tlbr),
        .data_ex_pil    (tlbm_data_ex_pil),
        .data_ex_pis    (tlbm_data_ex_pis),
        .data_ex_ppi    (tlbm_data_ex_ppi),
        .data_ex_pme    (tlbm_data_ex_pme),
        .tlbsrch_found  (tlbsrch_found),
        .tlbsrch_index  (tlbsrch_index),
        .tlbrd_ne       (tlbrd_ne),
        .tlbrd_ps       (tlbrd_ps),
        .tlbrd_tlbehi   (tlbrd_tlbehi),
        .tlbrd_tlbelo0  (tlbrd_tlbelo0),
        .tlbrd_tlbelo1  (tlbrd_tlbelo1),
        .tlbrd_asid     (tlbrd_asid)
    );



//--------------------------------------------------
// CSR：寄存器组与异常提交处理
//--------------------------------------------------

`ifdef DIFFTEST_EN
    wire [31:0] diff_csr_crmd,   diff_csr_prmd,  diff_csr_euen,   diff_csr_ecfg;
    wire [31:0] diff_csr_estat,  diff_csr_era,   diff_csr_badv,   diff_csr_eentry;
    wire [31:0] diff_csr_tlbidx, diff_csr_tlbehi,diff_csr_tlbelo0,diff_csr_tlbelo1;
    wire [31:0] diff_csr_asid,   diff_csr_pgdl,  diff_csr_pgdh;
    wire [31:0] diff_csr_save0,  diff_csr_save1, diff_csr_save2,  diff_csr_save3;
    wire [31:0] diff_csr_tid,    diff_csr_tcfg,  diff_csr_tval,   diff_csr_ticlr;
    wire [31:0] diff_csr_llbctl, diff_csr_tlbrentry, diff_csr_dmw0, diff_csr_dmw1;
    wire [7:0]  diff_wb_ecode;
`endif

    csr_exception_commit_handler u_csr_exception_commit_handler(
        .clk            (clk),
        .reset          (reset),
        .csr_rnum       (mdu_csr_raddr),           // fu_mdu 执行级读 CSR 旧值（完整 14 位）
        .csr_num        (cmt_csr_wnum),            // commit 提交级写 CSR（完整 14 位）
        .csr_we         (cmt_csr_we),
        .csr_wmask      (cmt_csr_wmask),
        .csr_wvalue     (cmt_csr_wvalue),
        .tlbsrch_found  (tlbsrch_found),
        .tlbsrch_index  (tlbsrch_index),
        .tlbrd_ne       (tlbrd_ne),
        .tlbrd_ps       (tlbrd_ps),
        .tlbrd_tlbehi   (tlbrd_tlbehi),
        .tlbrd_tlbelo0  (tlbrd_tlbelo0),
        .tlbrd_tlbelo1  (tlbrd_tlbelo1),
        .tlbrd_asid     (tlbrd_asid),
        .hw_int_in      (intrpt),                  // 8 位硬中断 -> ESTAT.IS[9:2]
        .ipi_int_in     (1'b0),
        .wb_valid       (cmt_csr_valid),
        .wb_pc          (cmt_csr_pc),
        .wb_is_ertn     (cmt_csr_ertn),
        .wb_vaddr       (cmt_csr_vaddr),
        .wb_ex          (cmt_csr_ex),
        .wb_tlbsrch     (cmt_tlb_op[`TLB_OP_TLBSRCH]),
        .wb_tlbrd       (cmt_tlb_op[`TLB_OP_TLBRD]),
        .INT_valid      (cmt_excp_int),
        .ADEF_valid     (cmt_excp_adef),
        .ADEM_valid     (cmt_excp_adem),
        .IPE_valid      (cmt_excp_ipe),
        .TLB_EX_valid   (cmt_excp_tlb_vec),
        .ALE_valid      (cmt_excp_ale),
        .SYS_valid      (cmt_excp_sys),
        .BRK_valid      (cmt_excp_brk),
        .INE_valid      (cmt_excp_ine),
        .ll_set_in      (cmt_ll_set),
        .sc_set_in      (cmt_sc_set),
        .csr_next_pc    (csr_next_pc),
        .has_int        (csr_has_int),
        .csr_rvalue     (csr_rvalue),
        .csr_tid_out    (csr_tid),
        .csr_crmd_da_out(csr_crmd_da),
        .csr_crmd_pg_out(csr_crmd_pg),
        .csr_crmd_plv_out(csr_crmd_plv),
        .csr_asid_out   (csr_asid),
        .csr_tlbidx_ne_out(csr_tlbidx_ne),
        .csr_tlbidx_ps_out(csr_tlbidx_ps),
        .csr_tlbidx_index_out(csr_tlbidx_index),
        .csr_tlbehi_vppn_out(csr_tlbehi_vppn),
        .csr_tlbelo0_ppn_out(csr_tlbelo0_ppn),
        .csr_tlbelo0_plv_out(csr_tlbelo0_plv),
        .csr_tlbelo0_mat_out(csr_tlbelo0_mat),
        .csr_tlbelo0_d_out(csr_tlbelo0_d),
        .csr_tlbelo0_v_out(csr_tlbelo0_v),
        .csr_tlbelo0_g_out(csr_tlbelo0_g),
        .csr_tlbelo1_ppn_out(csr_tlbelo1_ppn),
        .csr_tlbelo1_plv_out(csr_tlbelo1_plv),
        .csr_tlbelo1_mat_out(csr_tlbelo1_mat),
        .csr_tlbelo1_d_out(csr_tlbelo1_d),
        .csr_tlbelo1_v_out(csr_tlbelo1_v),
        .csr_tlbelo1_g_out(csr_tlbelo1_g),
        .csr_dmw0_vseg_out(csr_dmw0_vseg),
        .csr_dmw0_pseg_out(csr_dmw0_pseg),
        .csr_dmw0_mat_out(csr_dmw0_mat),
        .csr_dmw0_plv3_out(csr_dmw0_plv3),
        .csr_dmw0_plv0_out(csr_dmw0_plv0),
        .csr_dmw1_vseg_out(csr_dmw1_vseg),
        .csr_dmw1_pseg_out(csr_dmw1_pseg),
        .csr_dmw1_mat_out(csr_dmw1_mat),
        .csr_dmw1_plv3_out(csr_dmw1_plv3),
        .csr_dmw1_plv0_out(csr_dmw1_plv0),
        .csr_rand_index_out(csr_rand_index),
        .csr_crmd_datf_out(csr_crmd_datf),
        .csr_crmd_datm_out(csr_crmd_datm),
        .csr_estat_ecode_out(csr_estat_ecode),
        .csr_llbit_out  (csr_llbit),
        .diff_timer_64  (timer_64)
`ifdef DIFFTEST_EN
        ,
        .diff_csr_crmd      (diff_csr_crmd),
        .diff_csr_prmd      (diff_csr_prmd),
        .diff_csr_euen      (diff_csr_euen),
        .diff_csr_ecfg      (diff_csr_ecfg),
        .diff_csr_estat     (diff_csr_estat),
        .diff_csr_era       (diff_csr_era),
        .diff_csr_badv      (diff_csr_badv),
        .diff_csr_eentry    (diff_csr_eentry),
        .diff_csr_tlbidx    (diff_csr_tlbidx),
        .diff_csr_tlbehi    (diff_csr_tlbehi),
        .diff_csr_tlbelo0   (diff_csr_tlbelo0),
        .diff_csr_tlbelo1   (diff_csr_tlbelo1),
        .diff_csr_asid      (diff_csr_asid),
        .diff_csr_pgdl      (diff_csr_pgdl),
        .diff_csr_pgdh      (diff_csr_pgdh),
        .diff_csr_save0     (diff_csr_save0),
        .diff_csr_save1     (diff_csr_save1),
        .diff_csr_save2     (diff_csr_save2),
        .diff_csr_save3     (diff_csr_save3),
        .diff_csr_tid       (diff_csr_tid),
        .diff_csr_tcfg      (diff_csr_tcfg),
        .diff_csr_tval      (diff_csr_tval),
        .diff_csr_ticlr     (diff_csr_ticlr),
        .diff_csr_llbctl    (diff_csr_llbctl),
        .diff_csr_tlbrentry (diff_csr_tlbrentry),
        .diff_csr_dmw0      (diff_csr_dmw0),
        .diff_csr_dmw1      (diff_csr_dmw1),
        .diff_wb_ecode      (diff_wb_ecode)
`endif
    );



//--------------------------------------------------
// 数据缓存 + L2 + AXI 桥
//--------------------------------------------------
    // DCache <-> L2 互联
    wire         dc_l2_rd_req;
    wire [2:0]   dc_l2_rd_type;
    wire [31:0]  dc_l2_rd_addr;
    wire         l2_dc_rd_rdy;
    wire         l2_dc_ret_valid;
    wire         l2_dc_ret_last;
    wire [127:0] l2_dc_ret_data;
    wire         dc_l2_wr_req;
    wire [2:0]   dc_l2_wr_type;
    wire [31:0]  dc_l2_wr_addr;
    wire [3:0]   dc_l2_wr_strb;
    wire [127:0] dc_l2_wr_data;
    wire         dc_l2_wr_cacop;
    wire         l2_dc_wr_rdy;
    wire         dc_l2_cacop_req;
    wire [31:0]  dc_l2_cacop_addr;
    wire         l2_dc_cacop_done;
    // I$/D$ 共享 L2 地址型维护：D$ 优先；I$ 仅在 D$ 未请求时拿到 done。
    wire         l2_cacop_req  = dc_l2_cacop_req | ic_l2_cacop_req;
    wire [31:0]  l2_cacop_addr = dc_l2_cacop_req ? dc_l2_cacop_addr : ic_l2_cacop_addr;
    assign ic_l2_cacop_done = l2_dc_cacop_done && !dc_l2_cacop_req && ic_l2_cacop_req;
    // L2 <-> AXI 桥互联（读口 0：D 侧/旁路，走桥 dc 通道 ARID=1）
    wire         l2_mem_rd_req;
    wire [2:0]   l2_mem_rd_type;
    wire [31:0]  l2_mem_rd_addr;
    wire         mem_l2_rd_rdy;
    wire         mem_l2_ret_valid;
    wire         mem_l2_ret_last;
    wire [127:0] mem_l2_ret_data;
    // L2 <-> AXI 桥互联（读口 1：I-miss 引擎，走桥 ic 通道 ARID=0）
    wire         l2_mem2_rd_req;
    wire [2:0]   l2_mem2_rd_type;
    wire [31:0]  l2_mem2_rd_addr;
    wire         mem2_l2_rd_rdy;
    wire         mem2_l2_ret_valid;
    wire         mem2_l2_ret_last;
    wire [127:0] mem2_l2_ret_data;
    wire         l2_mem_wr_req;
    wire [2:0]   l2_mem_wr_type;
    wire [31:0]  l2_mem_wr_addr;
    wire [3:0]   l2_mem_wr_strb;
    wire [127:0] l2_mem_wr_data;
    wire         mem_l2_wr_rdy;
    // AXI 桥 <-> 顶层 AXI 引脚
    wire         axi_awvalid_line;
    wire [31:0]  axi_awaddr_line;
    wire [3:0]   axi_awlen_line;
    wire [2:0]   axi_awsize_line;
    wire         axi_wvalid_line;
    wire [31:0]  axi_wdata_line;
    wire [3:0]   axi_wstrb_line;
    wire         axi_wlast_line;
    wire         axi_bready_line;
    wire         axi_arvalid_line;
    wire [3:0]   axi_arid_line;
    wire [31:0]  axi_araddr_line;
    wire [3:0]   axi_arlen_line;
    wire [2:0]   axi_arsize_line;
    wire         axi_rready_line;

    dcache u_dcache(
        .clk            (clk),
        .resetn         (aresetn),
        .ld_req_i       (dc_ldq_req),
        .ld_vindex_i    (dc_ldq_vindex),
        .ld_paddr_i     (dc_ldq_paddr),
        .ld_size_i      (dc_ldq_size),
        .ld_op_i        (dc_ldq_load_op),
        .ld_uncached_i  (dc_ldq_uncached),
        .ld_robid_i     (dc_ldq_robid),
        .ld_addr_ok_o   (dc_ldq_addr_ok),
        .ld_data_ok_o   (dc_lsu_data_ok),
        .ld_rdata_o     (dc_lsu_rdata),
        .ld_resp_robid_o(dc_lsu_resp_robid),
        .ld_resp_ready_i(lsu_dc_resp_ready),
        .ld_cancel_i    (lsu_dc_cancel),
        .ld_miss_o      (dc_lsu_miss),
        .ld_mshr_data_ok_o(dc_lsu_mshr_ok),
        .ld_mshr_rdata_o(dc_lsu_mshr_rdata),
        .ld_mshr_robid_o(dc_lsu_mshr_robid),
        .ld_pair_valid_i(dc_ldq_pair_valid),
        .ld_pair_word_i (dc_ldq_pair_word),
        .ld_pair_paddr_i(dc_ldq_pair_paddr),
        .ld_pair_data_ok_o(dc_lsu_pair_ok),
        .ld_pair_miss_o (dc_lsu_pair_miss),
        .ld_pair_rdata_o(dc_lsu_pair_rdata),
        .st_req_i       (sb_dc_wr_req),
        .st_paddr_i     (sb_dc_wr_paddr),
        .st_data_i      (sb_dc_wr_data),
        .st_strb_i      (sb_dc_wr_strb),
        .st_size_i      (sb_dc_wr_size),
        .st_uncached_i  (sb_dc_wr_uncached),
        .st_addr_ok_o   (dc_sb_addr_ok),
        .st_done_o      (dc_sb_done),
        .cacop_en_i     (cmt_dcacop_valid),
        .cacop_op_i     (cmt_dcacop_op),
        .cacop_addr_i   (cmt_dcacop_addr),
        .axi_rd_req     (dc_l2_rd_req),
        .axi_rd_type    (dc_l2_rd_type),
        .axi_rd_addr    (dc_l2_rd_addr),
        .axi_rd_rdy     (l2_dc_rd_rdy),
        .axi_ret_valid  (l2_dc_ret_valid),
        .axi_ret_last   (l2_dc_ret_last),
        .axi_ret_data   (l2_dc_ret_data),
        .axi_wr_req     (dc_l2_wr_req),
        .axi_wr_type    (dc_l2_wr_type),
        .axi_wr_addr    (dc_l2_wr_addr),
        .axi_wr_strb    (dc_l2_wr_strb),
        .axi_wr_data    (dc_l2_wr_data),
        .axi_wr_cacop   (dc_l2_wr_cacop),
        .axi_wr_rdy     (l2_dc_wr_rdy),
        .l2_cacop_req   (dc_l2_cacop_req),
        .l2_cacop_addr  (dc_l2_cacop_addr),
        .l2_cacop_done  (l2_dc_cacop_done && dc_l2_cacop_req)
    );
    l2cache u_l2cache(
        .clk           (clk),
        .resetn        (aresetn),
        .ic_rd_req     (ic_l2_rd_req),
        .ic_rd_type    (ic_l2_rd_type),
        .ic_rd_addr    (ic_l2_rd_addr),
        .ic_rd_rdy     (l2_ic_rd_rdy),
        .ic_ret_valid  (l2_ic_ret_valid),
        .ic_ret_last   (l2_ic_ret_last),
        .ic_ret_data   (l2_ic_ret_data),
        .dc_rd_req     (dc_l2_rd_req),
        .dc_rd_type    (dc_l2_rd_type),
        .dc_rd_addr    (dc_l2_rd_addr),
        .dc_rd_rdy     (l2_dc_rd_rdy),
        .dc_ret_valid  (l2_dc_ret_valid),
        .dc_ret_last   (l2_dc_ret_last),
        .dc_ret_data   (l2_dc_ret_data),
        .dc_wr_req     (dc_l2_wr_req),
        .dc_wr_type    (dc_l2_wr_type),
        .dc_wr_addr    (dc_l2_wr_addr),
        .dc_wr_strb    (dc_l2_wr_strb),
        .dc_wr_data    (dc_l2_wr_data),
        .dc_wr_cacop   (dc_l2_wr_cacop),
        .dc_wr_rdy     (l2_dc_wr_rdy),
        .dc_cacop_req  (l2_cacop_req),
        .dc_cacop_addr (l2_cacop_addr),
        .dc_cacop_done (l2_dc_cacop_done),
        .mem_rd_req    (l2_mem_rd_req),
        .mem_rd_type   (l2_mem_rd_type),
        .mem_rd_addr   (l2_mem_rd_addr),
        .mem_rd_rdy    (mem_l2_rd_rdy),
        .mem_ret_valid (mem_l2_ret_valid),
        .mem_ret_last  (mem_l2_ret_last),
        .mem_ret_data  (mem_l2_ret_data),
        // I-miss 引擎专用读口（接桥 ic 通道，双 outstanding）
        .mem2_rd_req   (l2_mem2_rd_req),
        .mem2_rd_type  (l2_mem2_rd_type),
        .mem2_rd_addr  (l2_mem2_rd_addr),
        .mem2_rd_rdy   (mem2_l2_rd_rdy),
        .mem2_ret_valid(mem2_l2_ret_valid),
        .mem2_ret_last (mem2_l2_ret_last),
        .mem2_ret_data (mem2_l2_ret_data),
        .mem_wr_req    (l2_mem_wr_req),
        .mem_wr_type   (l2_mem_wr_type),
        .mem_wr_addr   (l2_mem_wr_addr),
        .mem_wr_strb   (l2_mem_wr_strb),
        .mem_wr_data   (l2_mem_wr_data),
        .mem_wr_rdy    (mem_l2_wr_rdy)
    );

    axi_line_bridge u_axi_line_bridge(
        .clk           (clk),
        .resetn        (aresetn),
        // ic 通道：L2 的 I-miss 引擎读口（ARID=0，与 dc 通道双 outstanding）
        .ic_rd_req     (l2_mem2_rd_req),
        .ic_rd_type    (l2_mem2_rd_type),
        .ic_rd_addr    (l2_mem2_rd_addr),
        .ic_rd_rdy     (mem2_l2_rd_rdy),
        .ic_ret_valid  (mem2_l2_ret_valid),
        .ic_ret_last   (mem2_l2_ret_last),
        .ic_ret_data   (mem2_l2_ret_data),
        .dc_rd_req     (l2_mem_rd_req),
        .dc_rd_type    (l2_mem_rd_type),
        .dc_rd_addr    (l2_mem_rd_addr),
        .dc_rd_rdy     (mem_l2_rd_rdy),
        .dc_ret_valid  (mem_l2_ret_valid),
        .dc_ret_last   (mem_l2_ret_last),
        .dc_ret_data   (mem_l2_ret_data),
        .dc_wr_req     (l2_mem_wr_req),
        .dc_wr_type    (l2_mem_wr_type),
        .dc_wr_addr    (l2_mem_wr_addr),
        .dc_wr_strb    (l2_mem_wr_strb),
        .dc_wr_data    (l2_mem_wr_data),
        .dc_wr_rdy     (mem_l2_wr_rdy),
        .axi_awvalid   (axi_awvalid_line),
        .axi_awaddr    (axi_awaddr_line),
        .axi_awlen     (axi_awlen_line),
        .axi_awsize    (axi_awsize_line),
        .axi_awready   (awready),
        .axi_wvalid    (axi_wvalid_line),
        .axi_wdata     (axi_wdata_line),
        .axi_wstrb     (axi_wstrb_line),
        .axi_wlast     (axi_wlast_line),
        .axi_wready    (wready),
        .axi_bvalid    (bvalid),
        .axi_bresp_unused(bresp),
        .axi_bready    (axi_bready_line),
        .axi_arvalid   (axi_arvalid_line),
        .axi_arid      (axi_arid_line),
        .axi_araddr    (axi_araddr_line),
        .axi_arlen     (axi_arlen_line),
        .axi_arsize    (axi_arsize_line),
        .axi_arready   (arready),
        .axi_rvalid    (rvalid),
        .axi_rid       (rid),
        .axi_rdata     (rdata),
        .axi_rresp_unused(rresp),
        .axi_rlast     (rlast),
        .axi_rready    (axi_rready_line)
    );

    // AXI 引脚固定属性（与 chiplab SoC 对接约定一致）
    // arid 由桥给出：0=取指（I-miss）、1=数据 de0、2=数据 de1——R 通道按 rid 分流
    assign arid    = axi_arid_line;
    assign araddr  = axi_araddr_line;
    assign arlen   = {4'b0000, axi_arlen_line};
    assign arsize  = axi_arsize_line;
    assign arburst = 2'b01;
    assign arlock  = 2'b00;
    assign arcache = 4'b0011;
    assign arprot  = 3'b000;
    assign arvalid = axi_arvalid_line;
    assign rready  = axi_rready_line;

    assign awid    = 4'b0000;
    assign awaddr  = axi_awaddr_line;
    assign awlen   = {4'b0000, axi_awlen_line};
    assign awsize  = axi_awsize_line;
    assign awburst = 2'b01;
    assign awlock  = 2'b00;
    assign awcache = 4'b0011;
    assign awprot  = 3'b000;
    assign awvalid = axi_awvalid_line;

    assign wid     = 4'b0000;
    assign wdata   = axi_wdata_line;
    assign wstrb   = axi_wstrb_line;
    assign wlast   = axi_wlast_line;
    assign wvalid  = axi_wvalid_line;

    assign bready  = axi_bready_line;



//--------------------------------------------------
// 调试：对齐测试平台的提交观测（debug0 接提交槽 0）
//--------------------------------------------------
    assign ws_valid           = cmt_dbg0_valid;
    assign debug0_wb_pc       = cmt_dbg0_pc;
    assign debug0_wb_rf_wen   = cmt_dbg0_wen;
    assign debug0_wb_rf_wnum  = cmt_dbg0_wnum;
    assign debug0_wb_rf_wdata = cmt_dbg0_wdata;
    assign debug0_wb_inst     = cmt_dbg0_inst;
    `ifdef CPU_2CMT
    assign debug1_wb_pc       = cmt_dbg1_pc;
    assign debug1_wb_rf_wen   = {4{cmt_dbg1_we}};
    assign debug1_wb_rf_wnum  = cmt_dbg1_wnum;
    assign debug1_wb_rf_wdata = cmt_dbg1_wdata;
    assign debug1_wb_inst     = cmt_dbg1_inst;
    `endif


`ifdef DIFFTEST_EN
//--------------------------------------------------
// DIFFTEST DPI 接口（双提交：InstrCommit x2 / LoadEvent x2 / StoreEvent x1）
//--------------------------------------------------
    localparam [7:0] DIFFTEST_COREID = 8'd0;

    // Difftest 提交：csrrd ESTAT → csr_rstat/csr_data；rdcnt → is_CNTinst；tlbfill → index
    //      2. is_CNTinst/timer_64_value：rdcntvl/vh/id 提交拍锁存 timer
    //      3. 异常/ertn 走 ExcpEvent（excp_flush/ertn_flush），普通提交走 InstrCommit
    //      4. store/load 事件的 8 位类型掩码按 inst 编码生成（下面给了 st/ld 模板）
    //      5. 所有 cmt_* 信号 posedge 打一拍再送 DPI（与 NEMU 步进对齐）

    // 槽 0/1 提交指令的访存类型掩码（按指令编码判别）
    wire dbg0_is_st_w = (cmt_dbg0_inst[31:26] == 6'h0a) && (cmt_dbg0_inst[25:22] == 4'h6);
    wire dbg0_is_st_h = (cmt_dbg0_inst[31:26] == 6'h0a) && (cmt_dbg0_inst[25:22] == 4'h5);
    wire dbg0_is_st_b = (cmt_dbg0_inst[31:26] == 6'h0a) && (cmt_dbg0_inst[25:22] == 4'h4);
    wire dbg0_is_ld_w = (cmt_dbg0_inst[31:26] == 6'h0a) && (cmt_dbg0_inst[25:22] == 4'h2);
    wire dbg0_is_ld_h = (cmt_dbg0_inst[31:26] == 6'h0a) && (cmt_dbg0_inst[25:22] == 4'h1);
    wire dbg0_is_ld_b = (cmt_dbg0_inst[31:26] == 6'h0a) && (cmt_dbg0_inst[25:22] == 4'h0);
    wire dbg0_is_ld_hu= (cmt_dbg0_inst[31:26] == 6'h0a) && (cmt_dbg0_inst[25:22] == 4'h9);
    wire dbg0_is_ld_bu= (cmt_dbg0_inst[31:26] == 6'h0a) && (cmt_dbg0_inst[25:22] == 4'h8);
    wire dbg0_is_ll_w = (cmt_dbg0_inst[31:29] == 3'b001) && (cmt_dbg0_inst[28:24] == 5'b00000);
    wire dbg0_is_sc_w = (cmt_dbg0_inst[31:29] == 3'b001) && (cmt_dbg0_inst[28:24] == 5'b00001);
    // rdcntvl/vh：提交时把 DUT 读到的半字同步进 NEMU（见 difftest.cpp is_CNTinst）
    wire dbg0_is_rdcntvl = (cmt_dbg0_inst[31:15] == 17'b0) && (cmt_dbg0_inst[14:10] == 5'h18)
                        && (cmt_dbg0_inst[9:5] == 5'h0) && (cmt_dbg0_inst[4:0] != 5'h0);
    wire dbg0_is_rdcntvh = (cmt_dbg0_inst[31:15] == 17'b0) && (cmt_dbg0_inst[14:10] == 5'h19)
                        && (cmt_dbg0_inst[9:5] == 5'h0);
    wire dbg0_is_cntinst = dbg0_is_rdcntvl | dbg0_is_rdcntvh;
    wire [63:0] dbg0_timer64 = dbg0_is_rdcntvh ? {cmt_dbg0_wdata, 32'b0}
                                               : {32'b0, cmt_dbg0_wdata};
    // tlbfill：须把提交拍使用的 rand_index 同步给 NEMU，否则两边写入不同表项
    wire dbg0_is_tlbfill = (cmt_dbg0_inst[31:10] == 22'h1920d) // 01_1001_00_10000_01101
                        && (cmt_dbg0_inst[9:0] == 10'b0);
    wire dbg1_is_st_w = (cmt_dbg1_inst[31:26] == 6'h0a) && (cmt_dbg1_inst[25:22] == 4'h6);
    wire dbg1_is_st_h = (cmt_dbg1_inst[31:26] == 6'h0a) && (cmt_dbg1_inst[25:22] == 4'h5);
    wire dbg1_is_st_b = (cmt_dbg1_inst[31:26] == 6'h0a) && (cmt_dbg1_inst[25:22] == 4'h4);
    wire dbg1_is_ld_w = (cmt_dbg1_inst[31:26] == 6'h0a) && (cmt_dbg1_inst[25:22] == 4'h2);
    wire dbg1_is_ld_h = (cmt_dbg1_inst[31:26] == 6'h0a) && (cmt_dbg1_inst[25:22] == 4'h1);
    wire dbg1_is_ld_b = (cmt_dbg1_inst[31:26] == 6'h0a) && (cmt_dbg1_inst[25:22] == 4'h0);
    wire dbg1_is_ld_hu= (cmt_dbg1_inst[31:26] == 6'h0a) && (cmt_dbg1_inst[25:22] == 4'h9);
    wire dbg1_is_ld_bu= (cmt_dbg1_inst[31:26] == 6'h0a) && (cmt_dbg1_inst[25:22] == 4'h8);
    wire dbg1_is_ll_w = (cmt_dbg1_inst[31:29] == 3'b001) && (cmt_dbg1_inst[28:24] == 5'b00000);
    wire dbg1_is_sc_w = (cmt_dbg1_inst[31:29] == 3'b001) && (cmt_dbg1_inst[28:24] == 5'b00001);
    wire dbg1_is_rdcntvl = (cmt_dbg1_inst[31:15] == 17'b0) && (cmt_dbg1_inst[14:10] == 5'h18)
                        && (cmt_dbg1_inst[9:5] == 5'h0) && (cmt_dbg1_inst[4:0] != 5'h0);
    wire dbg1_is_rdcntvh = (cmt_dbg1_inst[31:15] == 17'b0) && (cmt_dbg1_inst[14:10] == 5'h19)
                        && (cmt_dbg1_inst[9:5] == 5'h0);
    wire dbg1_is_cntinst = dbg1_is_rdcntvl | dbg1_is_rdcntvh;
    wire [63:0] dbg1_timer64 = dbg1_is_rdcntvh ? {cmt_dbg1_wdata, 32'b0}
                                               : {32'b0, cmt_dbg1_wdata};
    wire dbg1_is_tlbfill = (cmt_dbg1_inst[31:10] == 22'h1920d)
                        && (cmt_dbg1_inst[9:0] == 10'b0);

    // csrrd/csrwr/csrxchg ESTAT：digftest 用 csr_rstat/csr_data 同步 DUT ESTAT 进 NEMU
    // （手册要求三种 CSR 指令都要拉高；csr_data 用提交后建筑态 ESTAT，csrwr 时 wdata 是旧值）
    wire dbg0_is_csr_op = (cmt_dbg0_inst[31:24] == 8'h04);
    wire dbg1_is_csr_op = (cmt_dbg1_inst[31:24] == 8'h04);
    wire dbg0_is_csr_estat = dbg0_is_csr_op
                          && (cmt_dbg0_inst[23:10] == `CSR_ESTAT);
    wire dbg1_is_csr_estat = dbg1_is_csr_op
                          && (cmt_dbg1_inst[23:10] == `CSR_ESTAT);

    // 提交拍打一拍后送 DPI（槽 0）
    reg         cmt0_valid_r;
    reg  [31:0] cmt0_pc_r, cmt0_inst_r, cmt0_wdata_r;
    reg  [7:0]  cmt0_wdest_r;
    reg         cmt0_wen_r;
    reg  [7:0]  cmt0_ld_en_r, cmt0_st_en_r;
    reg  [31:0] cmt0_ld_paddr_r, cmt0_ld_vaddr_r;
    reg  [31:0] cmt0_st_paddr_r, cmt0_st_vaddr_r, cmt0_st_data_r;
    reg         cmt0_is_cnt_r;
    reg  [63:0] cmt0_timer64_r;
    reg         cmt0_is_tlbfill_r;
    reg  [4:0]  cmt0_tlbfill_idx_r;
    reg         cmt0_csr_rstat_r;
    reg  [31:0] cmt0_csr_data_r;
    reg         excp_flush_r, ertn_flush_r;
    reg  [31:0] excp_pc_r, excp_inst_r;
    reg  [7:0]  excp_ecode_r;
    // 槽 1
    reg         cmt1_valid_r;
    reg  [31:0] cmt1_pc_r, cmt1_inst_r, cmt1_wdata_r;
    reg  [7:0]  cmt1_wdest_r;
    reg         cmt1_wen_r;
    reg  [7:0]  cmt1_ld_en_r, cmt1_st_en_r;
    reg  [31:0] cmt1_ld_paddr_r, cmt1_ld_vaddr_r;
    reg  [31:0] cmt1_st_paddr_r, cmt1_st_vaddr_r, cmt1_st_data_r;
    reg         cmt1_is_cnt_r;
    reg  [63:0] cmt1_timer64_r;
    reg         cmt1_is_tlbfill_r;
    reg  [4:0]  cmt1_tlbfill_idx_r;
    reg         cmt1_csr_rstat_r;
    reg  [31:0] cmt1_csr_data_r;
    // 槽 2/3：四宽提交（quad_retire）对齐 DifftestInstrCommit index 2/3
    reg         cmt2_valid_r, cmt3_valid_r;
    reg  [31:0] cmt2_pc_r, cmt2_inst_r, cmt2_wdata_r;
    reg  [31:0] cmt3_pc_r, cmt3_inst_r, cmt3_wdata_r;
    reg  [7:0]  cmt2_wdest_r, cmt3_wdest_r;
    reg         cmt2_wen_r, cmt3_wen_r;
    reg  [7:0]  cmt2_ld_en_r, cmt3_ld_en_r;
    reg  [31:0] cmt2_ld_paddr_r, cmt2_ld_vaddr_r;
    reg  [31:0] cmt3_ld_paddr_r, cmt3_ld_vaddr_r;
    reg         cmt2_is_cnt_r, cmt3_is_cnt_r;
    reg  [63:0] cmt2_timer64_r, cmt3_timer64_r;

    wire dbg2_is_ld_w = (rob_cmt2_inst[31:26] == 6'h0a) && (rob_cmt2_inst[25:22] == 4'h2);
    wire dbg2_is_ld_h = (rob_cmt2_inst[31:26] == 6'h0a) && (rob_cmt2_inst[25:22] == 4'h1);
    wire dbg2_is_ld_b = (rob_cmt2_inst[31:26] == 6'h0a) && (rob_cmt2_inst[25:22] == 4'h0);
    wire dbg2_is_ld_hu= (rob_cmt2_inst[31:26] == 6'h0a) && (rob_cmt2_inst[25:22] == 4'h9);
    wire dbg2_is_ld_bu= (rob_cmt2_inst[31:26] == 6'h0a) && (rob_cmt2_inst[25:22] == 4'h8);
    wire dbg2_is_ll_w = (rob_cmt2_inst[31:29] == 3'b001) && (rob_cmt2_inst[28:24] == 5'b00000);
    wire dbg2_is_rdcntvl = (rob_cmt2_inst[31:15] == 17'b0) && (rob_cmt2_inst[14:10] == 5'h18)
                        && (rob_cmt2_inst[9:5] == 5'h0) && (rob_cmt2_inst[4:0] != 5'h0);
    wire dbg2_is_rdcntvh = (rob_cmt2_inst[31:15] == 17'b0) && (rob_cmt2_inst[14:10] == 5'h19)
                        && (rob_cmt2_inst[9:5] == 5'h0);
    wire dbg2_is_cntinst = dbg2_is_rdcntvl | dbg2_is_rdcntvh;
    wire [63:0] dbg2_timer64 = dbg2_is_rdcntvh ? {cmt_arf_wdata2, 32'b0}
                                               : {32'b0, cmt_arf_wdata2};
    wire dbg3_is_ld_w = (rob_cmt3_inst[31:26] == 6'h0a) && (rob_cmt3_inst[25:22] == 4'h2);
    wire dbg3_is_ld_h = (rob_cmt3_inst[31:26] == 6'h0a) && (rob_cmt3_inst[25:22] == 4'h1);
    wire dbg3_is_ld_b = (rob_cmt3_inst[31:26] == 6'h0a) && (rob_cmt3_inst[25:22] == 4'h0);
    wire dbg3_is_ld_hu= (rob_cmt3_inst[31:26] == 6'h0a) && (rob_cmt3_inst[25:22] == 4'h9);
    wire dbg3_is_ld_bu= (rob_cmt3_inst[31:26] == 6'h0a) && (rob_cmt3_inst[25:22] == 4'h8);
    wire dbg3_is_ll_w = (rob_cmt3_inst[31:29] == 3'b001) && (rob_cmt3_inst[28:24] == 5'b00000);
    wire dbg3_is_rdcntvl = (rob_cmt3_inst[31:15] == 17'b0) && (rob_cmt3_inst[14:10] == 5'h18)
                        && (rob_cmt3_inst[9:5] == 5'h0) && (rob_cmt3_inst[4:0] != 5'h0);
    wire dbg3_is_rdcntvh = (rob_cmt3_inst[31:15] == 17'b0) && (rob_cmt3_inst[14:10] == 5'h19)
                        && (rob_cmt3_inst[9:5] == 5'h0);
    wire dbg3_is_cntinst = dbg3_is_rdcntvl | dbg3_is_rdcntvh;
    wire [63:0] dbg3_timer64 = dbg3_is_rdcntvh ? {cmt_arf_wdata3, 32'b0}
                                               : {32'b0, cmt_arf_wdata3};

    always @(posedge clk) begin
        if (reset) begin
            cmt0_valid_r <= 1'b0;  cmt1_valid_r <= 1'b0;
            cmt2_valid_r <= 1'b0;  cmt3_valid_r <= 1'b0;
            excp_flush_r <= 1'b0;  ertn_flush_r <= 1'b0;
            cmt0_pc_r <= 32'b0;    cmt0_inst_r <= 32'b0;  cmt0_wdata_r <= 32'b0;
            cmt0_wdest_r <= 8'b0;  cmt0_wen_r <= 1'b0;
            cmt0_ld_en_r <= 8'b0;  cmt0_st_en_r <= 8'b0;
            cmt0_ld_paddr_r <= 32'b0; cmt0_ld_vaddr_r <= 32'b0;
            cmt0_st_paddr_r <= 32'b0; cmt0_st_vaddr_r <= 32'b0; cmt0_st_data_r <= 32'b0;
            cmt0_is_cnt_r <= 1'b0; cmt0_timer64_r <= 64'b0;
            cmt0_is_tlbfill_r <= 1'b0; cmt0_tlbfill_idx_r <= 5'b0;
            cmt0_csr_rstat_r <= 1'b0; cmt0_csr_data_r <= 32'b0;
            excp_pc_r <= 32'b0;    excp_inst_r <= 32'b0;  excp_ecode_r <= 8'b0;
            cmt1_pc_r <= 32'b0;    cmt1_inst_r <= 32'b0;  cmt1_wdata_r <= 32'b0;
            cmt1_wdest_r <= 8'b0;  cmt1_wen_r <= 1'b0;
            cmt1_ld_en_r <= 8'b0;  cmt1_st_en_r <= 8'b0;
            cmt1_ld_paddr_r <= 32'b0; cmt1_ld_vaddr_r <= 32'b0;
            cmt1_st_paddr_r <= 32'b0; cmt1_st_vaddr_r <= 32'b0; cmt1_st_data_r <= 32'b0;
            cmt1_is_cnt_r <= 1'b0; cmt1_timer64_r <= 64'b0;
            cmt1_is_tlbfill_r <= 1'b0; cmt1_tlbfill_idx_r <= 5'b0;
            cmt1_csr_rstat_r <= 1'b0; cmt1_csr_data_r <= 32'b0;
            cmt2_pc_r <= 32'b0; cmt2_inst_r <= 32'b0; cmt2_wdata_r <= 32'b0;
            cmt2_wdest_r <= 8'b0; cmt2_wen_r <= 1'b0;
            cmt2_ld_en_r <= 8'b0;
            cmt2_ld_paddr_r <= 32'b0; cmt2_ld_vaddr_r <= 32'b0;
            cmt2_is_cnt_r <= 1'b0; cmt2_timer64_r <= 64'b0;
            cmt3_pc_r <= 32'b0; cmt3_inst_r <= 32'b0; cmt3_wdata_r <= 32'b0;
            cmt3_wdest_r <= 8'b0; cmt3_wen_r <= 1'b0;
            cmt3_ld_en_r <= 8'b0;
            cmt3_ld_paddr_r <= 32'b0; cmt3_ld_vaddr_r <= 32'b0;
            cmt3_is_cnt_r <= 1'b0; cmt3_timer64_r <= 64'b0;
        end else begin
            cmt0_valid_r    <= cmt_dbg0_valid;
            cmt0_pc_r       <= cmt_dbg0_pc;
            cmt0_inst_r     <= cmt_dbg0_inst;
            cmt0_wen_r      <= cmt_dbg0_wen[0];
            cmt0_wdest_r    <= {3'b0, cmt_dbg0_wnum};
            cmt0_wdata_r    <= cmt_dbg0_wdata;
            cmt0_ld_en_r    <= (cmt_dbg0_valid && rob_cmt0_is_load)
                               ? {2'b0, dbg0_is_ll_w, dbg0_is_ld_w, dbg0_is_ld_hu,
                                  dbg0_is_ld_h, dbg0_is_ld_bu, dbg0_is_ld_b} : 8'b0;
            cmt0_ld_paddr_r <= cmt0_paddr_eff;
            cmt0_ld_vaddr_r <= cmt0_vaddr_eff;
            cmt0_st_en_r    <= (cmt_dbg0_valid && rob_cmt0_is_store)
                               ? {4'b0, dbg0_is_sc_w, dbg0_is_st_w, dbg0_is_st_h, dbg0_is_st_b} : 8'b0;
            cmt0_st_paddr_r <= cmt0_paddr_eff;
            cmt0_st_vaddr_r <= cmt0_vaddr_eff;
            cmt0_st_data_r  <= cmt0_result_eff;
            cmt0_is_cnt_r   <= cmt_dbg0_valid && dbg0_is_cntinst;
            cmt0_timer64_r  <= dbg0_timer64;
            cmt0_is_tlbfill_r  <= cmt_dbg0_valid && dbg0_is_tlbfill;
            cmt0_tlbfill_idx_r <= csr_rand_index;
            cmt0_csr_rstat_r <= cmt_dbg0_valid && dbg0_is_csr_estat;
            cmt0_csr_data_r  <= diff_csr_estat;
            excp_flush_r    <= cmt_flush_req && (cmt_flush_type == `FLUSH_EXCP);
            ertn_flush_r    <= cmt_flush_req && (cmt_flush_type == `FLUSH_ERTN);
            excp_pc_r       <= cmt_csr_pc;
            excp_inst_r     <= cmt_dbg0_inst;
            excp_ecode_r    <= diff_wb_ecode;
            cmt1_valid_r    <= cmt_dbg1_valid;
            cmt1_pc_r       <= cmt_dbg1_pc;
            cmt1_inst_r     <= cmt_dbg1_inst;
            cmt1_wen_r      <= cmt_dbg1_we;
            cmt1_wdest_r    <= {3'b0, cmt_dbg1_wnum};
            cmt1_wdata_r    <= cmt_dbg1_wdata;
            cmt1_ld_en_r    <= (cmt_dbg1_valid && rob_cmt1_is_load)
                               ? {2'b0, dbg1_is_ll_w, dbg1_is_ld_w, dbg1_is_ld_hu,
                                  dbg1_is_ld_h, dbg1_is_ld_bu, dbg1_is_ld_b} : 8'b0;
            cmt1_ld_paddr_r <= cmt1_paddr_eff;
            cmt1_ld_vaddr_r <= cmt1_vaddr_eff;
            cmt1_st_en_r    <= (cmt_dbg1_valid && rob_cmt1_is_store)
                               ? {4'b0, dbg1_is_sc_w, dbg1_is_st_w, dbg1_is_st_h, dbg1_is_st_b} : 8'b0;
            cmt1_st_paddr_r <= cmt1_paddr_eff;
            cmt1_st_vaddr_r <= cmt1_vaddr_eff;
            cmt1_st_data_r  <= cmt1_result_eff;
            cmt1_is_cnt_r   <= cmt_dbg1_valid && dbg1_is_cntinst;
            cmt1_timer64_r  <= dbg1_timer64;
            cmt1_is_tlbfill_r  <= cmt_dbg1_valid && dbg1_is_tlbfill;
            cmt1_tlbfill_idx_r <= csr_rand_index;
            cmt1_csr_rstat_r <= cmt_dbg1_valid && dbg1_is_csr_estat;
            cmt1_csr_data_r  <= diff_csr_estat;
            // 四宽：仅在 dual head + next pair simple 时有效；与 ARF we2/we3 同拍
            cmt2_valid_r    <= cmt_quad_retire;
            cmt2_pc_r       <= rob_cmt2_pc;
            cmt2_inst_r     <= rob_cmt2_inst;
            cmt2_wen_r      <= cmt_arf_we2;
            cmt2_wdest_r    <= {3'b0, cmt_arf_waddr2};
            cmt2_wdata_r    <= cmt_arf_wdata2;
            cmt2_ld_en_r    <= (cmt_quad_retire && rob_cmt2_is_load)
                               ? {2'b0, dbg2_is_ll_w, dbg2_is_ld_w, dbg2_is_ld_hu,
                                  dbg2_is_ld_h, dbg2_is_ld_bu, dbg2_is_ld_b} : 8'b0;
            cmt2_ld_paddr_r <= rob_cmt2_paddr;
            cmt2_ld_vaddr_r <= rob_cmt2_vaddr;
            cmt2_is_cnt_r   <= cmt_quad_retire && dbg2_is_cntinst;
            cmt2_timer64_r  <= dbg2_timer64;
            cmt3_valid_r    <= cmt_quad_retire;
            cmt3_pc_r       <= rob_cmt3_pc;
            cmt3_inst_r     <= rob_cmt3_inst;
            cmt3_wen_r      <= cmt_arf_we3;
            cmt3_wdest_r    <= {3'b0, cmt_arf_waddr3};
            cmt3_wdata_r    <= cmt_arf_wdata3;
            cmt3_ld_en_r    <= (cmt_quad_retire && rob_cmt3_is_load)
                               ? {2'b0, dbg3_is_ll_w, dbg3_is_ld_w, dbg3_is_ld_hu,
                                  dbg3_is_ld_h, dbg3_is_ld_bu, dbg3_is_ld_b} : 8'b0;
            cmt3_ld_paddr_r <= rob_cmt3_paddr;
            cmt3_ld_vaddr_r <= rob_cmt3_vaddr;
            cmt3_is_cnt_r   <= cmt_quad_retire && dbg3_is_cntinst;
            cmt3_timer64_r  <= dbg3_timer64;
        end
    end

    // DifftestInstrCommit 的 DPI 带 WITH_EN(valid)：valid=0 时不会调用 C 侧，
    // 而 Difftest::step() 又要求 commit[] 从 index0 连续有效。
    // ROB 成对分配后可能出现「只退 odd 槽」(cmt1_head)：若直接绑到 index1，
    // 会留下空洞 → 本拍丢提交、且 stale commit[1] 会和下拍 index0 拼成假双提交
    // （func_lab19 开头表现为 this_pc: right=1c000008 wrong=1c000004）。
    // 出口处压成无空洞队列：仅槽1时并入 index0；双提交时保持 0/1 原序。
    // Store/LoadEvent 必须与打包后的 commit 下标对齐，否则会漏报 cmt1_head 的 store。
    wire        diff_cmt_slot1_only = cmt1_valid_r && !cmt0_valid_r;
    wire        diff_cmt0_v    = cmt0_valid_r | diff_cmt_slot1_only;
    wire        diff_cmt1_v    = cmt0_valid_r & cmt1_valid_r;
    wire [31:0] diff_cmt0_pc   = cmt0_valid_r ? cmt0_pc_r    : cmt1_pc_r;
    wire [31:0] diff_cmt0_inst = cmt0_valid_r ? cmt0_inst_r  : cmt1_inst_r;
    wire        diff_cmt0_wen  = cmt0_valid_r ? cmt0_wen_r   : cmt1_wen_r;
    wire [7:0]  diff_cmt0_wdest= cmt0_valid_r ? cmt0_wdest_r : cmt1_wdest_r;
    wire [31:0] diff_cmt0_wdata= cmt0_valid_r ? cmt0_wdata_r : cmt1_wdata_r;
    wire [7:0]  diff_cmt0_ld_en= cmt0_valid_r ? cmt0_ld_en_r : cmt1_ld_en_r;
    wire [31:0] diff_cmt0_ld_paddr = cmt0_valid_r ? cmt0_ld_paddr_r : cmt1_ld_paddr_r;
    wire [31:0] diff_cmt0_ld_vaddr = cmt0_valid_r ? cmt0_ld_vaddr_r : cmt1_ld_vaddr_r;
    wire [7:0]  diff_st0_en    = cmt0_valid_r ? cmt0_st_en_r : cmt1_st_en_r;
    wire [31:0] diff_st0_paddr = cmt0_valid_r ? cmt0_st_paddr_r : cmt1_st_paddr_r;
    wire [31:0] diff_st0_vaddr = cmt0_valid_r ? cmt0_st_vaddr_r : cmt1_st_vaddr_r;
    // LSU/ROB 中 store data 是按写选通复制的内存字（便于 SB/DCache）；
    // NEMU StoreEvent 要「落在目标字节道、其余为 0」：st.b@+0→0xa，st.h@+2→0x00f00000。
    // 用 vaddr[1:0] 生成字节掩码，从复制字里剥出与 REF 同口径的值。
    wire [31:0] diff_st0_data_raw = cmt0_valid_r ? cmt0_st_data_r : cmt1_st_data_r;
    wire [31:0] diff_st0_mask = diff_st0_en[0]
                                  ? (32'h000000ff << {diff_st0_vaddr[1:0], 3'b0})
                                  : diff_st0_en[1]
                                    ? (32'h0000ffff << {diff_st0_vaddr[1], 4'b0})
                                    : 32'hffffffff;
    wire [31:0] diff_st0_data = diff_st0_data_raw & diff_st0_mask;
    wire [7:0]  diff_st1_en   = diff_cmt1_v ? cmt1_st_en_r : 8'b0;
    wire [31:0] diff_st1_mask = diff_st1_en[0]
                                  ? (32'h000000ff << {cmt1_st_vaddr_r[1:0], 3'b0})
                                  : diff_st1_en[1]
                                    ? (32'h0000ffff << {cmt1_st_vaddr_r[1], 4'b0})
                                    : 32'hffffffff;
    wire [31:0] diff_st1_data = cmt1_st_data_r & diff_st1_mask;
    wire        diff_cmt0_cnt = cmt0_valid_r ? cmt0_is_cnt_r : cmt1_is_cnt_r;
    wire [63:0] diff_cmt0_tmr = cmt0_valid_r ? cmt0_timer64_r : cmt1_timer64_r;
    wire        diff_cmt0_fill = cmt0_valid_r ? cmt0_is_tlbfill_r : cmt1_is_tlbfill_r;
    wire [4:0]  diff_cmt0_fidx = cmt0_valid_r ? cmt0_tlbfill_idx_r : cmt1_tlbfill_idx_r;
    wire        diff_cmt0_rstat = cmt0_valid_r ? cmt0_csr_rstat_r : cmt1_csr_rstat_r;
    wire [31:0] diff_cmt0_cdata = cmt0_valid_r ? cmt0_csr_data_r  : cmt1_csr_data_r;

    DifftestInstrCommit diff_instr_commit0(
        .clock          (clk),
        .coreid         (DIFFTEST_COREID),
        .index          (8'd0),
        .valid          (diff_cmt0_v),
        .pc             ({32'b0, diff_cmt0_pc}),
        .instr          (diff_cmt0_inst),
        .skip           (1'b0),
        .is_TLBFILL     (diff_cmt0_fill),
        .TLBFILL_index  (diff_cmt0_fidx),
        .is_CNTinst     (diff_cmt0_cnt),
        .timer_64_value (diff_cmt0_tmr),
        .wen            (diff_cmt0_wen),
        .wdest          (diff_cmt0_wdest),
        .wdata          ({32'b0, diff_cmt0_wdata}),
        .csr_rstat      (diff_cmt0_v & diff_cmt0_rstat),
        .csr_data       (diff_cmt0_cdata)
    );

    DifftestInstrCommit diff_instr_commit1(
        .clock          (clk),
        .coreid         (DIFFTEST_COREID),
        .index          (8'd1),
        .valid          (diff_cmt1_v),
        .pc             ({32'b0, cmt1_pc_r}),
        .instr          (cmt1_inst_r),
        .skip           (1'b0),
        .is_TLBFILL     (diff_cmt1_v & cmt1_is_tlbfill_r),
        .TLBFILL_index  (cmt1_tlbfill_idx_r),
        .is_CNTinst     (diff_cmt1_v & cmt1_is_cnt_r),
        .timer_64_value (cmt1_timer64_r),
        .wen            (cmt1_wen_r),
        .wdest          (cmt1_wdest_r),
        .wdata          ({32'b0, cmt1_wdata_r}),
        .csr_rstat      (diff_cmt1_v & cmt1_csr_rstat_r),
        .csr_data       (cmt1_csr_data_r)
    );

    DifftestExcpEvent diff_excp_event(
        .clock         (clk),
        .coreid        (DIFFTEST_COREID),
        .excp_valid    (excp_flush_r),
        .eret          (ertn_flush_r),
        .intrNo        ({21'b0, diff_csr_estat[12:2]}),
        .cause         ({24'b0, excp_ecode_r}),
        .exceptionPC   ({32'b0, excp_pc_r}),
        .exceptionInst (excp_inst_r)
    );

    DifftestTrapEvent diff_trap_event(
        .clock    (clk),
        .coreid   (DIFFTEST_COREID),
        .valid    (1'b0),
        .code     (3'b0),
        .pc       (64'b0),
        .cycleCnt (64'b0),
        .instrCnt (64'b0)
    );

    DifftestStoreEvent diff_store_event0(
        .clock      (clk),
        .coreid     (DIFFTEST_COREID),
        .index      (8'd0),
        .valid      (diff_st0_en),
        .storePAddr ({32'b0, diff_st0_paddr}),
        .storeVAddr ({32'b0, diff_st0_vaddr}),
        .storeData  ({32'b0, diff_st0_data})
    );

    DifftestStoreEvent diff_store_event1(
        .clock      (clk),
        .coreid     (DIFFTEST_COREID),
        .index      (8'd1),
        .valid      (diff_st1_en),
        .storePAddr ({32'b0, cmt1_st_paddr_r}),
        .storeVAddr ({32'b0, cmt1_st_vaddr_r}),
        .storeData  ({32'b0, diff_st1_data})
    );

    DifftestLoadEvent diff_load_event0(
        .clock  (clk),
        .coreid (DIFFTEST_COREID),
        .index  (8'd0),
        .valid  (diff_cmt0_ld_en),
        .paddr  ({32'b0, diff_cmt0_ld_paddr}),
        .vaddr  ({32'b0, diff_cmt0_ld_vaddr})
    );

    DifftestLoadEvent diff_load_event1(
        .clock  (clk),
        .coreid (DIFFTEST_COREID),
        .index  (8'd1),
        .valid  (diff_cmt1_v ? cmt1_ld_en_r : 8'b0),
        .paddr  ({32'b0, cmt1_ld_paddr_r}),
        .vaddr  ({32'b0, cmt1_ld_vaddr_r})
    );

    // 四宽提交：head 双提交时 index 0/1 已连续；cmt2/3 紧接 2/3，无空洞。
    // stores 不进 simple 路径，StoreEvent 2/3 恒 0。
    DifftestInstrCommit diff_instr_commit2(
        .clock          (clk),
        .coreid         (DIFFTEST_COREID),
        .index          (8'd2),
        .valid          (cmt2_valid_r),
        .pc             ({32'b0, cmt2_pc_r}),
        .instr          (cmt2_inst_r),
        .skip           (1'b0),
        .is_TLBFILL     (1'b0),
        .TLBFILL_index  (5'b0),
        .is_CNTinst     (cmt2_valid_r & cmt2_is_cnt_r),
        .timer_64_value (cmt2_timer64_r),
        .wen            (cmt2_wen_r),
        .wdest          (cmt2_wdest_r),
        .wdata          ({32'b0, cmt2_wdata_r}),
        .csr_rstat      (1'b0),
        .csr_data       (32'b0)
    );

    DifftestInstrCommit diff_instr_commit3(
        .clock          (clk),
        .coreid         (DIFFTEST_COREID),
        .index          (8'd3),
        .valid          (cmt3_valid_r),
        .pc             ({32'b0, cmt3_pc_r}),
        .instr          (cmt3_inst_r),
        .skip           (1'b0),
        .is_TLBFILL     (1'b0),
        .TLBFILL_index  (5'b0),
        .is_CNTinst     (cmt3_valid_r & cmt3_is_cnt_r),
        .timer_64_value (cmt3_timer64_r),
        .wen            (cmt3_wen_r),
        .wdest          (cmt3_wdest_r),
        .wdata          ({32'b0, cmt3_wdata_r}),
        .csr_rstat      (1'b0),
        .csr_data       (32'b0)
    );

    DifftestLoadEvent diff_load_event2(
        .clock  (clk),
        .coreid (DIFFTEST_COREID),
        .index  (8'd2),
        .valid  (cmt2_valid_r ? cmt2_ld_en_r : 8'b0),
        .paddr  ({32'b0, cmt2_ld_paddr_r}),
        .vaddr  ({32'b0, cmt2_ld_vaddr_r})
    );

    DifftestLoadEvent diff_load_event3(
        .clock  (clk),
        .coreid (DIFFTEST_COREID),
        .index  (8'd3),
        .valid  (cmt3_valid_r ? cmt3_ld_en_r : 8'b0),
        .paddr  ({32'b0, cmt3_ld_paddr_r}),
        .vaddr  ({32'b0, cmt3_ld_vaddr_r})
    );

    DifftestCSRRegState diff_csr_state(
        .clock     (clk),
        .coreid    (DIFFTEST_COREID),
        .crmd      ({32'b0, diff_csr_crmd}),
        .prmd      ({32'b0, diff_csr_prmd}),
        .euen      ({32'b0, diff_csr_euen}),
        .ecfg      ({32'b0, diff_csr_ecfg}),
        .estat     ({32'b0, diff_csr_estat}),
        .era       ({32'b0, diff_csr_era}),
        .badv      ({32'b0, diff_csr_badv}),
        .eentry    ({32'b0, diff_csr_eentry}),
        .tlbidx    ({32'b0, diff_csr_tlbidx}),
        .tlbehi    ({32'b0, diff_csr_tlbehi}),
        .tlbelo0   ({32'b0, diff_csr_tlbelo0}),
        .tlbelo1   ({32'b0, diff_csr_tlbelo1}),
        .asid      ({32'b0, diff_csr_asid}),
        .pgdl      ({32'b0, diff_csr_pgdl}),
        .pgdh      ({32'b0, diff_csr_pgdh}),
        .save0     ({32'b0, diff_csr_save0}),
        .save1     ({32'b0, diff_csr_save1}),
        .save2     ({32'b0, diff_csr_save2}),
        .save3     ({32'b0, diff_csr_save3}),
        .tid       ({32'b0, diff_csr_tid}),
        .tcfg      ({32'b0, diff_csr_tcfg}),
        .tval      ({32'b0, diff_csr_tval}),
        .ticlr     ({32'b0, diff_csr_ticlr}),
        .llbctl    ({32'b0, diff_csr_llbctl}),
        .tlbrentry ({32'b0, diff_csr_tlbrentry}),
        .dmw0      ({32'b0, diff_csr_dmw0}),
        .dmw1      ({32'b0, diff_csr_dmw1})
    );

    DifftestGRegState diff_greg_state(
        .clock  (clk),
        .coreid (DIFFTEST_COREID),
        .gpr_0  ({32'b0, diff_gpr_0}),
        .gpr_1  ({32'b0, diff_gpr_1}),
        .gpr_2  ({32'b0, diff_gpr_2}),
        .gpr_3  ({32'b0, diff_gpr_3}),
        .gpr_4  ({32'b0, diff_gpr_4}),
        .gpr_5  ({32'b0, diff_gpr_5}),
        .gpr_6  ({32'b0, diff_gpr_6}),
        .gpr_7  ({32'b0, diff_gpr_7}),
        .gpr_8  ({32'b0, diff_gpr_8}),
        .gpr_9  ({32'b0, diff_gpr_9}),
        .gpr_10 ({32'b0, diff_gpr_10}),
        .gpr_11 ({32'b0, diff_gpr_11}),
        .gpr_12 ({32'b0, diff_gpr_12}),
        .gpr_13 ({32'b0, diff_gpr_13}),
        .gpr_14 ({32'b0, diff_gpr_14}),
        .gpr_15 ({32'b0, diff_gpr_15}),
        .gpr_16 ({32'b0, diff_gpr_16}),
        .gpr_17 ({32'b0, diff_gpr_17}),
        .gpr_18 ({32'b0, diff_gpr_18}),
        .gpr_19 ({32'b0, diff_gpr_19}),
        .gpr_20 ({32'b0, diff_gpr_20}),
        .gpr_21 ({32'b0, diff_gpr_21}),
        .gpr_22 ({32'b0, diff_gpr_22}),
        .gpr_23 ({32'b0, diff_gpr_23}),
        .gpr_24 ({32'b0, diff_gpr_24}),
        .gpr_25 ({32'b0, diff_gpr_25}),
        .gpr_26 ({32'b0, diff_gpr_26}),
        .gpr_27 ({32'b0, diff_gpr_27}),
        .gpr_28 ({32'b0, diff_gpr_28}),
        .gpr_29 ({32'b0, diff_gpr_29}),
        .gpr_30 ({32'b0, diff_gpr_30}),
        .gpr_31 ({32'b0, diff_gpr_31})
    );
`endif

`ifdef SYNTHESIS
// synthesis translate_off
// 性能仿真结束时打印前端/cache/IPC（无 digftest 时 testbench 的 inst_total 恒为 0）
reg [63:0] perf_cycle_count;
reg [63:0] perf_retire_count;
reg [63:0] stall_rob_full_cyc;
reg [63:0] stall_sb_full_cyc;
reg [63:0] perf_cmt_dual_cyc;     // 双提交拍数
reg [63:0] perf_cmt_any_cyc;      // 至少提交 1 条的拍数
reg [63:0] perf_dis_dual_cyc;     // 同拍双分发
reg [63:0] perf_dis_any_cyc;      // 至少分发 1 条
reg [63:0] perf_dis_dual_alu_cyc; // 同拍双 ALU 入站（alu0+alu1 push）
reg [63:0] perf_rn_alloc_cyc;      // rename 成功分配 ROB/装入 dispatch
reg [63:0] perf_turnover_refill_cyc; // dispatch 有旧指令时同拍腾空并 refill
reg [63:0] stall_dispatch_cyc;     // IB 有指令但 dispatch 无法整体腾空
reg [63:0] stall_rename_rob_cyc;   // IB 有指令但 ROB 达到安全满阈值
reg [63:0] perf_ib_three_avail_cyc;
reg [63:0] perf_ib_four_avail_cyc;
reg [63:0] perf_three_legal_cyc;
reg [63:0] perf_three_raw_cyc;
reg [63:0] perf_three_res_block_cyc;
reg [63:0] perf_three_alu_cyc;
reg [63:0] perf_three_mem_cyc;
reg [63:0] perf_three_mdu_cyc;
`ifdef SOC_USE
`else
reg [31:0] probe_cmt_idle_cyc;     // 连续无提交拍；过长则 $finish 打 PERF（抓 Linux 挂死）
`endif
// 前端性能计数：RAS / predec / flush / redirect / IB / FTQ settle
reg [63:0] perf_predec_ras_call;
reg [63:0] perf_predec_ras_ret;
reg [63:0] perf_flush_cyc;
reg [63:0] perf_predec_redirect_cyc;
reg [63:0] perf_ib_empty_cyc;      // 无 pop valid 且未满
reg [63:0] perf_ib_push_stall_cyc; // IB 反压（!can_push）
reg [63:0] perf_ftq_settle_cyc;    // head_blk_settling
reg [63:0] perf_ftq_pending_cyc;   // FTQ 有待 IFU 取块

wire [1:0] probe_three_alu_n = {1'b0, dec0_futype[`FU_ALU]}
                             + {1'b0, dec1_futype[`FU_ALU]}
                             + {1'b0, dec2_futype[`FU_ALU]};
wire [1:0] probe_three_mem_n = {1'b0, dec0_futype[`FU_MEM]}
                             + {1'b0, dec1_futype[`FU_MEM]}
                             + {1'b0, dec2_futype[`FU_MEM]};
wire [1:0] probe_three_mdu_n = {1'b0, dec0_futype[`FU_MDU]}
                             + {1'b0, dec1_futype[`FU_MDU]}
                             + {1'b0, dec2_futype[`FU_MDU]};
wire probe_three_resource_legal = (probe_three_alu_n <= 3)
                                && (probe_three_mem_n <= 2)
                                && (probe_three_mdu_n <= 1);
wire probe_dec0_writes = dec0_rf_we && (dec0_rd_addr != 5'b0);
wire probe_dec1_writes = dec1_rf_we && (dec1_rd_addr != 5'b0);
wire probe_dec2_raw = (dec2_use_src0
                       && ((probe_dec1_writes && (dec2_src0_addr == dec1_rd_addr))
                           || (probe_dec0_writes && (dec2_src0_addr == dec0_rd_addr))))
                    || (dec2_use_src1
                       && ((probe_dec1_writes && (dec2_src1_addr == dec1_rd_addr))
                           || (probe_dec0_writes && (dec2_src1_addr == dec0_rd_addr))));
wire probe_dec2_l0_csr = dec2_priv_vec[`PRIV_CSR_WR]
                       && `CSR_NUM_IS_L0_NOFLUSH(dec2_csr_num);
wire probe_first_two_l0_csr = (dec0_priv_vec[`PRIV_CSR_WR]
                               && `CSR_NUM_IS_L0_NOFLUSH(dec0_csr_num))
                            || (dec1_priv_vec[`PRIV_CSR_WR]
                               && `CSR_NUM_IS_L0_NOFLUSH(dec1_csr_num));
wire probe_three_legal = ib_pop2_valid && u_rename.dual_issue_ok
                       && probe_three_resource_legal
                       && !probe_first_two_l0_csr && !probe_dec2_l0_csr;


// ROB 有效项数不能只看 head/tail（每对可有 0/1/2 条有效指令），按分配与
// 提交事件维护；flush 只清当前占用，不清整次仿真的累计统计。
reg [5:0] probe_rob_entry_occ;
wire [2:0] probe_rob_alloc_n = rn_rob_alloc_en
                             ? ({2'b0, rn_a0_valid} + {2'b0, rn_a1_valid}
                                + {2'b0, rn_a2_valid})
                             : 3'd0;
wire [1:0] probe_rob_clear_n = {1'b0, cmt_rob_clear0}
                             + {1'b0, cmt_rob_clear1};

always @(posedge clk) begin
    if (reset || flush)
        probe_rob_entry_occ <= 6'd0;
    else
        probe_rob_entry_occ <= probe_rob_entry_occ
                             + {3'd0, probe_rob_alloc_n}
                             - {4'd0, probe_rob_clear_n};
end

reg [5:0] perf_rat_busy_count;
integer perf_pop_i;
always @(*) begin
    perf_rat_busy_count = 6'd0;
    for (perf_pop_i = 0; perf_pop_i < 32; perf_pop_i = perf_pop_i + 1)
        perf_rat_busy_count = perf_rat_busy_count
                            + {5'd0, u_rat.busy[perf_pop_i]};
end

// 统一队列占用采样。所有数组和层次探针均处于 translate_off 区域，
// 不参与综合，不消耗 FPGA LUT/FF/BRAM。
localparam PERF_OCC_N = 14;
reg [7:0]  perf_occ_now      [0:PERF_OCC_N-1];
reg [7:0]  perf_occ_cap      [0:PERF_OCC_N-1];
reg [7:0]  perf_occ_max      [0:PERF_OCC_N-1];
reg [63:0] perf_occ_sum      [0:PERF_OCC_N-1];
reg [63:0] perf_occ_half_cyc [0:PERF_OCC_N-1]; // >= 50% 有效容量的周期数
reg [63:0] perf_occ_high_cyc [0:PERF_OCC_N-1]; // >= 75% 有效容量
reg [63:0] perf_occ_full_cyc [0:PERF_OCC_N-1];
integer perf_occ_i;

always @(*) begin
    // ROB 物理 16 对，因 ROB_GUARD=5，实际最多允许 11 对/22 条在途。
    perf_occ_now[0]  = {{(8-`ROB_PAIR_W){1'b0}},
                        (u_rob.tail - u_rob.head)};
    perf_occ_cap[0]  = (1 << `ROB_PAIR_W) - `ROB_GUARD;
    perf_occ_now[1]  = {2'd0, probe_rob_entry_occ};
    perf_occ_cap[1]  = 2 * ((1 << `ROB_PAIR_W) - `ROB_GUARD);
    perf_occ_now[2]  = {7'd0, dis0_valid} + {7'd0, dis1_valid}
                     + {7'd0, dis2_valid};
    perf_occ_cap[2]  = 8'd3;
    perf_occ_now[3]  = {{(8-`RS_ALU_OCC_W){1'b0}}, rsa0_occupancy};
    perf_occ_cap[3]  = `RS_ALU_SIZE;
    perf_occ_now[4]  = {{(8-`RS_ALU_OCC_W){1'b0}}, rsa1_occupancy};
    perf_occ_cap[4]  = `RS_ALU_SIZE;
    perf_occ_now[5]  = {{(8-`RS_MEM_OCC_W){1'b0}}, rsm_occupancy};
    perf_occ_cap[5]  = `RS_MEM_SIZE;
    perf_occ_now[6]  = {6'd0, rsd_occupancy};
    perf_occ_cap[6]  = `RS_MDU_SIZE;
    perf_occ_now[7]  = {{(7-`SB_W){1'b0}}, u_store_buffer.count};
    perf_occ_cap[7]  = `SB_SIZE;
    perf_occ_now[8]  = {{(7-`IB_W){1'b0}}, u_inst_buffer.count};
    perf_occ_cap[8]  = `IB_SIZE;
    perf_occ_now[9]  = {{(8-`FTQ_W){1'b0}},
                        (u_ftq.bpu_ptr - u_ftq.cmt_ptr)};
    // FTQ almost-full 在保留项达到 SIZE-2 时反压，故以 14 为有效容量。
    perf_occ_cap[9]  = `FTQ_SIZE - 2;
    perf_occ_now[10] = {{(8-`FTQ_W){1'b0}},
                        (u_ftq.bpu_ptr - u_ftq.ifu_ptr)};
    perf_occ_cap[10] = `FTQ_SIZE;
    perf_occ_now[11] = {2'd0, perf_rat_busy_count};
    perf_occ_cap[11] = 8'd31; // r0 永不 busy
    perf_occ_now[12] = {{(7-`RAS_W){1'b0}}, u_bpu.u_ras.spec_cnt};
    perf_occ_cap[12] = `RAS_DEPTH;
    perf_occ_now[13] = {{(7-`RAS_W){1'b0}}, u_bpu.u_ras.cmt_cnt};
    perf_occ_cap[13] = `RAS_DEPTH;
end

always @(posedge clk) begin
    if (reset) begin
        perf_cycle_count      <= 64'd0;
        perf_retire_count     <= 64'd0;
        stall_rob_full_cyc    <= 64'd0;
        stall_sb_full_cyc     <= 64'd0;
        perf_cmt_dual_cyc     <= 64'd0;
        perf_cmt_any_cyc      <= 64'd0;
        perf_dis_dual_cyc     <= 64'd0;
        perf_dis_any_cyc      <= 64'd0;
        perf_dis_dual_alu_cyc <= 64'd0;
        perf_rn_alloc_cyc      <= 64'd0;
        perf_turnover_refill_cyc <= 64'd0;
        stall_dispatch_cyc     <= 64'd0;
        stall_rename_rob_cyc   <= 64'd0;
        perf_ib_three_avail_cyc <= 64'd0;
        perf_ib_four_avail_cyc  <= 64'd0;
        perf_three_legal_cyc    <= 64'd0;
        perf_three_raw_cyc      <= 64'd0;
        perf_three_res_block_cyc <= 64'd0;
        perf_three_alu_cyc      <= 64'd0;
        perf_three_mem_cyc      <= 64'd0;
        perf_three_mdu_cyc      <= 64'd0;
`ifdef SOC_USE
`else
        probe_cmt_idle_cyc     <= 32'd0;
`endif
        // 前端性能计数
        perf_predec_ras_call      <= 64'd0;
        perf_predec_ras_ret       <= 64'd0;
        perf_flush_cyc            <= 64'd0;
        perf_predec_redirect_cyc  <= 64'd0;
        perf_ib_empty_cyc         <= 64'd0;
        perf_ib_push_stall_cyc    <= 64'd0;
        perf_ftq_settle_cyc       <= 64'd0;
        perf_ftq_pending_cyc      <= 64'd0;
        for (perf_occ_i = 0; perf_occ_i < PERF_OCC_N; perf_occ_i = perf_occ_i + 1) begin
            perf_occ_max[perf_occ_i]      <= 8'd0;
            perf_occ_sum[perf_occ_i]      <= 64'd0;
            perf_occ_half_cyc[perf_occ_i] <= 64'd0;
            perf_occ_high_cyc[perf_occ_i] <= 64'd0;
            perf_occ_full_cyc[perf_occ_i] <= 64'd0;
        end
    end else begin
        perf_cycle_count  <= perf_cycle_count + 64'd1;
        perf_retire_count <= perf_retire_count
                           + {63'd0, cmt_dbg0_valid}
                           + {63'd0, cmt_dbg1_valid}
                           + (cmt_quad_retire ? 64'd2 : 64'd0);
`ifdef SOC_USE
`else
        if (cmt_dbg0_valid || cmt_dbg1_valid || cmt_quad_retire)
            probe_cmt_idle_cyc <= 32'd0;
        else if (probe_cmt_idle_cyc != 32'hffff_ffff)
            probe_cmt_idle_cyc <= probe_cmt_idle_cyc + 32'd1;
        // 已跑过一段后连续 200k 拍无提交 → 视为挂死，干净退出以 dump PERF/SB dbg
        if ((perf_retire_count > 64'd100000) && (probe_cmt_idle_cyc == 32'd200000)) begin
            $display("[myCPU] commit stall watchdog: idle=%0d cyc retire=%0d",
                     probe_cmt_idle_cyc, perf_retire_count);
            $display("[myCPU] ROB head0: v=%b c=%b ld=%b st=%b unc=%b pc=%h inst=%h robid=%h excp=%h priv=%h",
                     rob_cmt0_valid, rob_cmt0_complete, rob_cmt0_is_load, rob_cmt0_is_store,
                     rob_cmt0_uncached, rob_cmt0_pc, rob_cmt0_inst, rob_head_robid0,
                     rob_cmt0_excp, rob_cmt0_priv_vec);
            $display("[myCPU] ROB head1: v=%b c=%b ld=%b st=%b unc=%b pc=%h inst=%h",
                     rob_cmt1_valid, rob_cmt1_complete, rob_cmt1_is_load, rob_cmt1_is_store,
                     rob_cmt1_uncached, rob_cmt1_pc, rob_cmt1_inst);
            $display("[myCPU] commit blk: flush_pend=%b sb_empty=%b unc_inflight=%b ibar0=%b cacop0=%b",
                     flush, sb_empty, lsu_unc_inflight,
                     rob_cmt0_valid && rob_cmt0_complete && rob_cmt0_priv_vec[`PRIV_IBAR] && !sb_empty,
                     rob_cmt0_valid && rob_cmt0_complete && rob_cmt0_priv_vec[`PRIV_CACOP] && !sb_empty);
            $display("[myCPU] LSU: a_v=%b d_v=%b d_ld=%b d_st=%b d_unc=%b d_req=%b d_drop=%b h_v=%b m_v=%b",
                     u_lsu.a_valid, u_lsu.d_valid, u_lsu.d_is_load, u_lsu.d_is_store,
                     u_lsu.d_uncached, u_lsu.d_req_sent, u_lsu.d_drop, u_lsu.h_valid,
                     u_lsu.m_valid_oh);
            $display("[myCPU] LSU d: robid=%h vaddr=%h paddr=%h ord_blk=%b sb_hit=%b sb_part=%b ld_gate=%b need_dc=%b",
                     u_lsu.d_robid, u_lsu.d_vaddr, u_lsu.d_paddr,
                     u_lsu.store_order_block, u_lsu.d_sb_hit, u_lsu.d_sb_partial,
                     u_lsu.d_ld_gate, u_lsu.d_need_dc);
            $display("[myCPU] LSU miss0: v=%b drop=%b robid=%h paddr=%h",
                     u_lsu.m_valid[0], u_lsu.m_drop[0], u_lsu.m_robid[0], u_lsu.m_paddr[0]);
            if (`LSU_MISS_DEPTH > 1)
                $display("[myCPU] LSU miss1: v=%b drop=%b robid=%h paddr=%h",
                         u_lsu.m_valid[1], u_lsu.m_drop[1], u_lsu.m_robid[1], u_lsu.m_paddr[1]);
            $display("[myCPU] LSU a: robid=%h", u_lsu.a_robid);
            $display("[myCPU] D$: state=%0d pend_v=%b pend_st=%b mshr_busy=%b wr_req=%b",
                     u_dcache.state, u_dcache.pend_valid, u_dcache.pend_is_st,
                     u_dcache.mshr_busy_oh, sb_dc_wr_req);
            $display("[myCPU] SB: full=%b empty=%b count=%0d head=%0d tail=%0d inflight=%b valid=%b",
                     sb_full, sb_empty, u_store_buffer.count, u_store_buffer.head,
                     u_store_buffer.tail, u_store_buffer.inflight, u_store_buffer.valid);
            $finish;
        end
`endif
        if (rob_full)
            stall_rob_full_cyc <= stall_rob_full_cyc + 64'd1;
        if (sb_full)
            stall_sb_full_cyc <= stall_sb_full_cyc + 64'd1;
        if (cmt_dbg0_valid && cmt_dbg1_valid)
            perf_cmt_dual_cyc <= perf_cmt_dual_cyc + 64'd1;
        if (cmt_dbg0_valid || cmt_dbg1_valid)
            perf_cmt_any_cyc <= perf_cmt_any_cyc + 64'd1;
        if (dis0_fire && dis1_fire)
            perf_dis_dual_cyc <= perf_dis_dual_cyc + 64'd1;
        if (dis0_fire || dis1_fire)
            perf_dis_any_cyc <= perf_dis_any_cyc + 64'd1;
        if (u_dispatch.rs_alu0_push_valid_o && u_dispatch.rs_alu1_push_valid_o)
            perf_dis_dual_alu_cyc <= perf_dis_dual_alu_cyc + 64'd1;
        if (rn_rob_alloc_en)
            perf_rn_alloc_cyc <= perf_rn_alloc_cyc + 64'd1;
        if (rn_rob_alloc_en && (dis0_valid || dis1_valid))
            perf_turnover_refill_cyc <= perf_turnover_refill_cyc + 64'd1;
        if ((ib_pop0_valid || ib_pop1_valid) && !dispatch_ready && !rob_full)
            stall_dispatch_cyc <= stall_dispatch_cyc + 64'd1;
        if ((ib_pop0_valid || ib_pop1_valid) && rob_full)
            stall_rename_rob_cyc <= stall_rename_rob_cyc + 64'd1;
        if (ib_pop2_valid)
            perf_ib_three_avail_cyc <= perf_ib_three_avail_cyc + 64'd1;
        if (u_inst_buffer.count >= 4)
            perf_ib_four_avail_cyc <= perf_ib_four_avail_cyc + 64'd1;
        if (probe_three_legal)
            perf_three_legal_cyc <= perf_three_legal_cyc + 64'd1;
        if (probe_three_legal && probe_dec2_raw)
            perf_three_raw_cyc <= perf_three_raw_cyc + 64'd1;
        if (ib_pop2_valid && !probe_three_legal)
            perf_three_res_block_cyc <= perf_three_res_block_cyc + 64'd1;
        if (probe_three_legal && dec2_futype[`FU_ALU])
            perf_three_alu_cyc <= perf_three_alu_cyc + 64'd1;
        if (probe_three_legal && dec2_futype[`FU_MEM])
            perf_three_mem_cyc <= perf_three_mem_cyc + 64'd1;
        if (probe_three_legal && dec2_futype[`FU_MDU])
            perf_three_mdu_cyc <= perf_three_mdu_cyc + 64'd1;
        // RAS / predec / flush / redirect
        if (predec_ras_call)
            perf_predec_ras_call <= perf_predec_ras_call + 64'd1;
        if (predec_ras_ret)
            perf_predec_ras_ret <= perf_predec_ras_ret + 64'd1;
        if (flush)
            perf_flush_cyc <= perf_flush_cyc + 64'd1;
        if (predec_redirect)
            perf_predec_redirect_cyc <= perf_predec_redirect_cyc + 64'd1;
        // IB empty / push stall
        if (!ib_pop0_valid && (u_inst_buffer.count < `IB_SIZE))
            perf_ib_empty_cyc <= perf_ib_empty_cyc + 64'd1;
        if (!ib_can_push)
            perf_ib_push_stall_cyc <= perf_ib_push_stall_cyc + 64'd1;
        // FTQ settle / pending-to-IFU
        if (u_ftq.head_blk_settling)
            perf_ftq_settle_cyc <= perf_ftq_settle_cyc + 64'd1;
        if (u_ftq.ifu_ptr != u_ftq.bpu_ptr)
            perf_ftq_pending_cyc <= perf_ftq_pending_cyc + 64'd1;
        for (perf_occ_i = 0; perf_occ_i < PERF_OCC_N; perf_occ_i = perf_occ_i + 1) begin
            perf_occ_sum[perf_occ_i] <= perf_occ_sum[perf_occ_i]
                                      + {56'd0, perf_occ_now[perf_occ_i]};
            if (perf_occ_now[perf_occ_i] > perf_occ_max[perf_occ_i])
                perf_occ_max[perf_occ_i] <= perf_occ_now[perf_occ_i];
            // occupancy >= 50%
            if ((perf_occ_now[perf_occ_i] * 2) >= perf_occ_cap[perf_occ_i])
                perf_occ_half_cyc[perf_occ_i] <= perf_occ_half_cyc[perf_occ_i] + 64'd1;
            if ((perf_occ_now[perf_occ_i] * 4) >= (perf_occ_cap[perf_occ_i] * 3))
                perf_occ_high_cyc[perf_occ_i] <= perf_occ_high_cyc[perf_occ_i] + 64'd1;
            if (perf_occ_now[perf_occ_i] >= perf_occ_cap[perf_occ_i])
                perf_occ_full_cyc[perf_occ_i] <= perf_occ_full_cyc[perf_occ_i] + 64'd1;
        end
    end
end

// 64bit 无符号 → real 安全转换。Verilator(4.x) 对宽向量隐式转 real 走 32bit
// 有符号 ITORD 在计数达到 2^31 后会得到负数；按 16 bit 分段转换，
// 保留完整的 64 bit 无符号计数。
// Simulation-only real-valued report expressions.  The unsigned cast keeps
// 64-bit counters positive before conversion to IEEE-754 real values.
`define PERF_REAL(_value) real'($unsigned(_value))
`define PERF_RATE(_num, _den) \
    (((_den) == 64'd0) ? 0.0 : \
     (100.0 * `PERF_REAL(_num) / `PERF_REAL(_den)))
`define PERF_AVG_OCC(_sum, _cycles) \
    (((_cycles) == 64'd0) ? 0.0 : \
     (`PERF_REAL(_sum) / `PERF_REAL(_cycles)))
`define PERF_IPC(_insts, _cycles) \
    (((_cycles) == 64'd0) ? 0.0 : \
     (`PERF_REAL(_insts) / `PERF_REAL(_cycles)))
`define PERF_MPKI(_mispred, _retire) \
    (((_retire) == 64'd0) ? 0.0 : \
     (1000.0 * `PERF_REAL(_mispred) / `PERF_REAL(_retire)))
`define PERF_AVG_LAT(_sum, _count) \
    (((_count) == 64'd0) ? 0.0 : \
     (`PERF_REAL(_sum) / `PERF_REAL(_count)))

final begin
    $display("");
    $display("==================== myCPU PERF (sim) ====================");
    $display("IFU diag:           ftq_valid=%0d accept=%0d pre_stall=%0d",
             u_ifu.diag_ftq_valid, u_ifu.diag_ftq_accept,
             u_ifu.diag_ftq_pre_stall);
    $display("  pre_wait_req=%0d pre_wait_if=%0d if_wait_data=%0d if_wait_ib=%0d",
             u_ifu.diag_pre_wait_req, u_ifu.diag_pre_wait_if,
             u_ifu.diag_if_wait_data, u_ifu.diag_if_wait_ib);
    $display("  I$ outstanding=%0d req=%0d addr_ok=%0d data_ok=%0d mismatch=%0d/%0d",
             u_ifu.diag_ic_outstanding, u_ifu.diag_ic_req,
             u_ifu.diag_ic_addr_ok, u_ifu.diag_ic_data_ok,
             u_ifu.diag_pre_rsp_mismatch, u_ifu.diag_if_rsp_mismatch);
    $display("  I$ uncached=%0d direct/pre/replay=%0d/%0d/%0d first/last=%08x/%08x",
             u_ifu.diag_ic_uncached, u_ifu.diag_ic_uncached_direct,
             u_ifu.diag_ic_uncached_pre, u_ifu.diag_ic_uncached_replay,
             u_ifu.diag_first_uncached_pc, u_ifu.diag_last_uncached_pc);
    $display("Commit IPC:         retire=%0d  cycles=%0d  IPC=%.6f",
             perf_retire_count, perf_cycle_count,
             `PERF_IPC(perf_retire_count, perf_cycle_count));
    $display("Commit dual-issue:  dual_cyc=%0d  any_cyc=%0d  dual_rate=%.2f%%  (of commit cycles)",
             perf_cmt_dual_cyc, perf_cmt_any_cyc,
             `PERF_RATE(perf_cmt_dual_cyc, perf_cmt_any_cyc));
    $display("  vs all cycles:    dual_rate=%.2f%%  IPC_util=%.2f%% of 2.0 peak",
             `PERF_RATE(perf_cmt_dual_cyc, perf_cycle_count),
             `PERF_RATE(perf_retire_count, perf_cycle_count * 2));
    $display("Dispatch dual:      dual_cyc=%0d  any_cyc=%0d  dual_rate=%.2f%%  dual_ALU=%0d",
             perf_dis_dual_cyc, perf_dis_any_cyc,
             `PERF_RATE(perf_dis_dual_cyc, perf_dis_any_cyc),
             perf_dis_dual_alu_cyc);
    $display("Rename/dispatch:    alloc_cyc=%0d  turnover_refill=%0d  dispatch_stall=%0d  rob_stall=%0d",
             perf_rn_alloc_cyc, perf_turnover_refill_cyc,
             stall_dispatch_cyc, stall_rename_rob_cyc);
    $display("Three-wide probe:   ib3=%0d ib4=%0d legal=%0d raw=%0d blocked=%0d",
             perf_ib_three_avail_cyc, perf_ib_four_avail_cyc,
             perf_three_legal_cyc, perf_three_raw_cyc,
             perf_three_res_block_cyc);
    $display("  legal slot2 FU:   alu=%0d mem=%0d mdu=%0d  legal/all=%.2f%%",
             perf_three_alu_cyc, perf_three_mem_cyc, perf_three_mdu_cyc,
             `PERF_RATE(perf_three_legal_cyc, perf_ib_three_avail_cyc));
    $display("ROB quad probe:     ready_pair=%0d simple_pair=%0d",
             u_rob.rob_quad_ready_opp, u_rob.rob_quad_simple_opp);
    $display("BPU all-branch:     total=%0d  mispred=%0d  accuracy=%.2f%%",
             u_bpu.commit_all_branch_count,
             u_bpu.commit_all_mispred_count,
             `PERF_RATE(u_bpu.commit_all_branch_count - u_bpu.commit_all_mispred_count,
                       u_bpu.commit_all_branch_count));
    $display("BPU cond-branch:    total=%0d  mispred=%0d  accuracy=%.2f%%",
             u_bpu.commit_cond_branch_count,
             u_bpu.commit_cond_mispred_count,
             `PERF_RATE(u_bpu.commit_cond_branch_count - u_bpu.commit_cond_mispred_count,
                       u_bpu.commit_cond_branch_count));
    $display("FTB (P1 response):  resp=%0d  hit=%0d  hit_rate=%.2f%%",
             u_bpu.u_ftb.ftb_response_total,
             u_bpu.u_ftb.ftb_hit_total,
             `PERF_RATE(u_bpu.u_ftb.ftb_hit_total, u_bpu.u_ftb.ftb_response_total));
    $display("ICache (cached):    access=%0d  hit=%0d  hit_rate=%.2f%%",
             u_icache.ic_access_total,
             u_icache.ic_hit_total,
             `PERF_RATE(u_icache.ic_hit_total, u_icache.ic_access_total));
    $display("  I$ miss lat:      n=%0d  avg=%.2f  max=%0d  MPKI=%.3f",
             u_icache.ic_miss_n,
             `PERF_AVG_LAT(u_icache.ic_miss_lat_sum, u_icache.ic_miss_n),
             u_icache.ic_miss_lat_max,
             `PERF_MPKI(u_icache.ic_miss_n, perf_retire_count));
    $display("DCache (cached):    access=%0d  hit=%0d  hit_rate=%.2f%%",
             u_dcache.dc_access_total,
             u_dcache.dc_hit_total,
             `PERF_RATE(u_dcache.dc_hit_total, u_dcache.dc_access_total));
    $display("  DCache load:      access=%0d  hit=%0d  hit_rate=%.2f%%",
             u_dcache.dc_ld_access_total,
             u_dcache.dc_ld_hit_total,
             `PERF_RATE(u_dcache.dc_ld_hit_total, u_dcache.dc_ld_access_total));
    $display("  DCache store:     access=%0d  hit=%0d  hit_rate=%.2f%%",
             u_dcache.dc_st_access_total,
             u_dcache.dc_st_hit_total,
             `PERF_RATE(u_dcache.dc_st_hit_total, u_dcache.dc_st_access_total));
    $display("  D$ ld miss lat:   n=%0d  avg=%.2f  max=%0d  st_miss=%0d",
             u_dcache.dc_ld_miss_n,
             `PERF_AVG_LAT(u_dcache.dc_ld_miss_lat_sum, u_dcache.dc_ld_miss_n),
             u_dcache.dc_ld_miss_lat_max,
             u_dcache.dc_st_miss_total);
    $display("  D$ CWF probe:     early_opp=%0d  beat1_lo=%0d  beat1_hi=%0d",
             u_dcache.dc_cwf_early_opp,
             u_dcache.dc_cwf_beat1_lo,
             u_dcache.dc_cwf_beat1_hi);
    $display("L2 (line rd):       access=%0d  hit=%0d  miss=%0d  hit_rate=%.2f%%",
             u_l2cache.l2_rd_access_total,
             u_l2cache.l2_rd_hit_total,
             u_l2cache.l2_rd_miss_total,
             `PERF_RATE(u_l2cache.l2_rd_hit_total, u_l2cache.l2_rd_access_total));
    $display("---- stall / mem ----");
    $display("ROB full cycles:    %0d  (%.2f%%)",
             stall_rob_full_cyc, `PERF_RATE(stall_rob_full_cyc, perf_cycle_count));
    $display("SB  full cycles:    %0d  (%.2f%%)",
             stall_sb_full_cyc, `PERF_RATE(stall_sb_full_cyc, perf_cycle_count));
    $display("SB nonempty/drain:  nonempty=%0d  (%.2f%%)  wr_req=%0d  (%.2f%%)",
             u_store_buffer.sb_nonempty_cyc,
             `PERF_RATE(u_store_buffer.sb_nonempty_cyc, perf_cycle_count),
             u_store_buffer.sb_wr_req_cyc,
             `PERF_RATE(u_store_buffer.sb_wr_req_cyc, perf_cycle_count));
    $display("D$ MWAIT cycles:    %0d  (%.2f%%)",
             u_dcache.dc_mwait_cycles, `PERF_RATE(u_dcache.dc_mwait_cycles, perf_cycle_count));
    $display("D$ pend cycles:     %0d  (%.2f%%)  push=%0d",
             u_dcache.dc_pend_cycles, `PERF_RATE(u_dcache.dc_pend_cycles, perf_cycle_count),
             u_dcache.dc_pend_push_total);
    $display("D$ MSHR busy:       %0d  (%.2f%%)",
             u_dcache.dc_mshr_busy_cycles, `PERF_RATE(u_dcache.dc_mshr_busy_cycles, perf_cycle_count));
    // MSHR 占用 avg/max/cap（与队列 occupancy 同口径）
    $display("D$ MSHR occupancy:  avg=%.3f  max=%0d  cap=%0d",
             `PERF_AVG_OCC(u_dcache.dc_mshr_occ_sum, perf_cycle_count),
             u_dcache.dc_mshr_occ_max, `DC_MSHR_DEPTH);
    $display("LSU store-order:    %0d  (%.2f%%)",
             u_lsu.lsu_store_order_stall_cyc,
             `PERF_RATE(u_lsu.lsu_store_order_stall_cyc, perf_cycle_count));
    $display("LSU DC wait:        %0d  (%.2f%%)",
             u_lsu.lsu_dc_wait_cyc, `PERF_RATE(u_lsu.lsu_dc_wait_cyc, perf_cycle_count));
    $display("LSU STQ:            full=%0d  (%.2f%%)  avg=%.3f  max=%0d  cap=%0d",
             u_lsu.lsu_stq_full_cyc, `PERF_RATE(u_lsu.lsu_stq_full_cyc, perf_cycle_count),
             `PERF_AVG_OCC(u_lsu.lsu_stq_occ_sum, perf_cycle_count),
             u_lsu.lsu_stq_occ_max, `STQ_DEPTH);
    $display("LSU pipe diag:      issue=%0d qfull=%0d ablock=%0d dc_fire=%0d cached=%0d uncached=%0d",
             u_lsu.lsu_issue_accept_cnt, u_lsu.lsu_q_full_cyc,
             u_lsu.lsu_a_block_cyc, u_lsu.lsu_dc_fire_cnt,
             u_lsu.lsu_dc_cached_fire_cnt, u_lsu.lsu_dc_uncached_fire_cnt);
    $display("LSU D load cycles:  cached=%0d uncached=%0d uc_not_head=%0d uc_head=%0d",
             u_lsu.lsu_d_cached_load_cyc, u_lsu.lsu_d_uncached_load_cyc,
             u_lsu.lsu_d_uncached_not_head_cyc, u_lsu.lsu_d_uncached_head_cyc);
    $display("LSU D blockers:     no_token=%0d sb_wait=%0d hold=%0d dc_not_accept=%0d",
             u_lsu.lsu_d_no_token_cyc, u_lsu.lsu_d_sb_wait_cyc,
             u_lsu.lsu_d_h_wait_cyc, u_lsu.lsu_d_dc_not_accept_cyc);
    $display("LSU fused pair:    accept=%0d safe=%0d fallback=%0d dc_fire=%0d hit=%0d miss=%0d",
             u_lsu.lsu_pair_accept_cnt, u_lsu.lsu_pair_agu_safe_cnt,
             u_lsu.lsu_pair_agu_fallback_cnt, u_lsu.lsu_pair_dc_fire_cnt,
             u_lsu.lsu_pair_hit_cnt, u_lsu.lsu_pair_miss_cnt);
    $display("LSU pending load:  set=%0d hit_clear=%0d miss_clear=%0d live=%0d max=%0d",
             u_lsu.lsu_pending_load_set_cnt,
             u_lsu.lsu_pending_load_clear_hit_cnt,
             u_lsu.lsu_pending_load_clear_miss_cnt,
             u_lsu.lsu_pending_load_occ_now,
             u_lsu.lsu_pending_load_occ_max);
    $display("LSU wait-store:    slot_cyc=%0d fill_hit_pipe=%0d fill_mshr=%0d",
             u_lsu.lsu_store_wait_slot_cyc,
             u_lsu.lsu_store_fill_hit_pipe_cnt,
              u_lsu.lsu_store_fill_mshr_cnt);
    $display("LSU wait-base:     slot_cyc=%0d fill_hit_pipe=%0d fill_mshr=%0d",
             u_lsu.lsu_base_wait_slot_cyc,
             u_lsu.lsu_base_fill_hit_pipe_cnt,
             u_lsu.lsu_base_fill_mshr_cnt);
    $display("RS_MEM wait-store: pending_issue=%0d miss_issue=%0d raw_issue=%0d pending_resp_issue=%0d candidate_cyc=%0d",
             u_rs_mem.rsm_pending_store_issue_cnt,
             u_rs_mem.rsm_miss_store_issue_cnt,
             u_rs_mem.rsm_raw_store_issue_cnt,
             u_rs_mem.rsm_pending_response_issue_cnt,
              u_rs_mem.rsm_pending_store_candidate_cyc);
    $display("RS_MEM wait-base:  issue=%0d candidate_cyc=%0d",
             u_rs_mem.rsm_pending_base_issue_cnt,
             u_rs_mem.rsm_pending_base_candidate_cyc);
    $display("RS_MEM src stall:   %0d  (%.2f%%)",
             u_rs_mem.rsm_src_stall_cyc, `PERF_RATE(u_rs_mem.rsm_src_stall_cyc, perf_cycle_count));
    $display("RS_MEM LSU stall:   %0d  (%.2f%%)",
             u_rs_mem.rsm_lsu_stall_cyc, `PERF_RATE(u_rs_mem.rsm_lsu_stall_cyc, perf_cycle_count));
    $display("RS_MEM full stall:  %0d  (%.2f%%)",
             u_rs_mem.rsm_full_stall_cyc, `PERF_RATE(u_rs_mem.rsm_full_stall_cyc, perf_cycle_count));
    $display("Dual-load decode:   mem_pair=%0d plain_load=%0d independent=%0d bases_ready=%0d",
             u_rename.ren_mem_pair_at_dispatch,
             u_rename.ren_dual_plain_load_pair,
             u_rename.ren_dual_load_independent,
             u_rename.ren_dual_load_bases_ready);
    $display("Dual-load banks:    diff=%0d same=%0d same_line=%0d (diff/ready=%.2f%%)",
             u_rename.ren_dual_load_diff_bank_count,
             u_rename.ren_dual_load_same_bank,
             u_rename.ren_dual_load_same_line,
             `PERF_RATE(u_rename.ren_dual_load_diff_bank_count,
                       u_rename.ren_dual_load_bases_ready));
    $display("Dual-load RS ready: opp=%0d same_line=%0d diff_bank=%0d same_bank_diff_line=%0d",
             u_rs_mem.rsm_dual_ready_opp,
             u_rs_mem.rsm_dual_ready_same_line,
             u_rs_mem.rsm_dual_ready_diff_bank,
             u_rs_mem.rsm_dual_ready_same_bank_diff_line);
    $display("Dual-load head pair: same_line=%0d",
             u_rs_mem.rsm_head_pair_same_line);
    // MPKI / RAS-predec / IB-FTQ / D$ outstanding / flush-redirect
    $display("---- frontend / branch / D$ outstanding ----");
    $display("Branch MPKI:        all=%.3f  cond=%.3f  (mispred*1000/retire)",
             `PERF_MPKI(u_bpu.commit_all_mispred_count, perf_retire_count),
             `PERF_MPKI(u_bpu.commit_cond_mispred_count, perf_retire_count));
    $display("RAS/predec:         ras_call=%0d  ras_ret=%0d  flush=%0d  predec_redirect=%0d",
             perf_predec_ras_call, perf_predec_ras_ret,
             perf_flush_cyc, perf_predec_redirect_cyc);
    $display("IB frontend:        empty=%0d  (%.2f%%)  push_stall=%0d  (%.2f%%)  full_occ=%0d",
             perf_ib_empty_cyc, `PERF_RATE(perf_ib_empty_cyc, perf_cycle_count),
             perf_ib_push_stall_cyc, `PERF_RATE(perf_ib_push_stall_cyc, perf_cycle_count),
             perf_occ_full_cyc[8]);
    $display("FTQ settle/pending: settle=%0d  (%.2f%%)  pending=%0d  (%.2f%%)",
             perf_ftq_settle_cyc, `PERF_RATE(perf_ftq_settle_cyc, perf_cycle_count),
             perf_ftq_pending_cyc, `PERF_RATE(perf_ftq_pending_cyc, perf_cycle_count));
    $display("FTQ P1 bypass:      offer=%0d  accept=%0d  corrected=%0d",
             u_ftq.p1_head_bypass_offer_count,
             u_ftq.p1_head_bypass_accept_count,
             u_ftq.p1_head_correction_bypass_count);
    $display("D$ AXI OS:          N/A (dual-OS not in tree; dc_os_* absent)");
    $display("Flush/redirect:     flush=%0d  (%.2f%%)  predec_redirect=%0d  (%.2f%%)",
             perf_flush_cyc, `PERF_RATE(perf_flush_cyc, perf_cycle_count),
             perf_predec_redirect_cyc, `PERF_RATE(perf_predec_redirect_cyc, perf_cycle_count));
    $display("---- queue occupancy: avg / max / effective-cap / >=50%% / >=75%% / full ----");
    $display("ROB pairs:          %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[0], perf_cycle_count), perf_occ_max[0], perf_occ_cap[0],
             perf_occ_half_cyc[0], perf_occ_high_cyc[0], perf_occ_full_cyc[0]);
    $display("ROB valid entries:  %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[1], perf_cycle_count), perf_occ_max[1], perf_occ_cap[1],
             perf_occ_half_cyc[1], perf_occ_high_cyc[1], perf_occ_full_cyc[1]);
    $display("Dispatch slots:     %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[2], perf_cycle_count), perf_occ_max[2], perf_occ_cap[2],
             perf_occ_half_cyc[2], perf_occ_high_cyc[2], perf_occ_full_cyc[2]);
    $display("RS ALU0:            %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[3], perf_cycle_count), perf_occ_max[3], perf_occ_cap[3],
             perf_occ_half_cyc[3], perf_occ_high_cyc[3], perf_occ_full_cyc[3]);
    $display("RS ALU1:            %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[4], perf_cycle_count), perf_occ_max[4], perf_occ_cap[4],
             perf_occ_half_cyc[4], perf_occ_high_cyc[4], perf_occ_full_cyc[4]);
    $display("RS MEM:             %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[5], perf_cycle_count), perf_occ_max[5], perf_occ_cap[5],
             perf_occ_half_cyc[5], perf_occ_high_cyc[5], perf_occ_full_cyc[5]);
    $display("RS MDU:             %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[6], perf_cycle_count), perf_occ_max[6], perf_occ_cap[6],
             perf_occ_half_cyc[6], perf_occ_high_cyc[6], perf_occ_full_cyc[6]);
    $display("Store buffer:       %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[7], perf_cycle_count), perf_occ_max[7], perf_occ_cap[7],
             perf_occ_half_cyc[7], perf_occ_high_cyc[7], perf_occ_full_cyc[7]);
    $display("Instruction buffer: %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[8], perf_cycle_count), perf_occ_max[8], perf_occ_cap[8],
             perf_occ_half_cyc[8], perf_occ_high_cyc[8], perf_occ_full_cyc[8]);
    $display("FTQ retained:       %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[9], perf_cycle_count), perf_occ_max[9], perf_occ_cap[9],
             perf_occ_half_cyc[9], perf_occ_high_cyc[9], perf_occ_full_cyc[9]);
    $display("FTQ to IFU pending: %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[10], perf_cycle_count), perf_occ_max[10], perf_occ_cap[10],
             perf_occ_half_cyc[10], perf_occ_high_cyc[10], perf_occ_full_cyc[10]);
    $display("RAT busy mappings:  %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[11], perf_cycle_count), perf_occ_max[11], perf_occ_cap[11],
             perf_occ_half_cyc[11], perf_occ_high_cyc[11], perf_occ_full_cyc[11]);
    $display("RAS speculative:    %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[12], perf_cycle_count), perf_occ_max[12], perf_occ_cap[12],
             perf_occ_half_cyc[12], perf_occ_high_cyc[12], perf_occ_full_cyc[12]);
    $display("RAS committed:      %.3f / %0d / %0d / %0d / %0d / %0d",
             `PERF_AVG_OCC(perf_occ_sum[13], perf_cycle_count), perf_occ_max[13], perf_occ_cap[13],
             perf_occ_half_cyc[13], perf_occ_high_cyc[13], perf_occ_full_cyc[13]);
    $display("FTB update queue:   max=%0d/%0d  overflow=%0d",
             u_bpu.u_ftb.ftb_update_queue_max_occupancy, `FTB_UPDATE_Q_DEPTH,
             u_bpu.u_ftb.ftb_update_overflow_count);
    $display("  update traffic:   request=%0d  enqueue=%0d  tail_merge=%0d  dequeue=%0d  real_write=%0d",
             u_bpu.u_ftb.ftb_update_request_count,
             u_bpu.u_ftb.ftb_update_enqueue_count,
             u_bpu.u_ftb.ftb_update_tail_merge_count,
             u_bpu.u_ftb.ftb_update_dequeue_count,
             u_bpu.u_ftb.ftb_update_write_count);
    $display("FTB update filter:  commit_req=%0d  skipped_hit=%0d  sent=%0d  predec_sent=%0d",
             u_bpu.ftb_commit_update_request_count,
             u_bpu.ftb_commit_update_filtered_count,
             u_bpu.ftb_update_sent_count,
             u_bpu.ftb_predec_update_sent_count);
    $display("P0 fallback BTB:    query=%0d  hit=%0d  hit_rate=%.2f%%  taken=%0d",
             u_bpu.u_fallback_btb.fallback_query_count,
             u_bpu.u_fallback_btb.fallback_hit_count,
             `PERF_RATE(u_bpu.u_fallback_btb.fallback_hit_count,
                       u_bpu.u_fallback_btb.fallback_query_count),
             u_bpu.u_fallback_btb.fallback_taken_count);
    $display("  fallback types:   cond=%0d  uncond=%0d  call=%0d  ret=%0d",
             u_bpu.u_fallback_btb.fallback_cond_hit_count,
             u_bpu.u_fallback_btb.fallback_uncond_hit_count,
             u_bpu.u_fallback_btb.fallback_call_hit_count,
             u_bpu.u_fallback_btb.fallback_ret_hit_count);
    $display("  fallback train:   update=%0d  direction=%0d  replacement=%0d",
             u_bpu.u_fallback_btb.fallback_update_count,
             u_bpu.u_fallback_btb.fallback_direction_train_count,
             u_bpu.u_fallback_btb.fallback_replacement_count);
    $display("P1 correction:      total=%0d  uBTB_hit=%0d  uBTB_miss=%0d  direction=%0d  target=%0d  length=%0d",
             u_bpu.p1_correction_count,
             u_bpu.p1_correction_from_ubtb_hit_count,
             u_bpu.p1_correction_from_ubtb_miss_count,
             u_bpu.p1_correction_direction_count,
             u_bpu.p1_correction_target_count,
             u_bpu.p1_correction_length_count);
    $display("Predecode train Q:  max=%0d/2  request=%0d  direct=%0d  enqueue=%0d  merge=%0d  dequeue=%0d  overflow=%0d",
             u_bpu.predec_train_queue_max_occupancy,
             u_bpu.predec_train_request_count,
             u_bpu.predec_train_direct_count,
             u_bpu.predec_train_enqueue_count,
             u_bpu.predec_train_merge_count,
             u_bpu.predec_train_dequeue_count,
             u_bpu.predec_train_overflow_count);
    $display("TAGE update queue:  max=%0d/%0d  overflow=%0d  pipe_max=%0d",
             u_bpu.u_tage.tage_update_queue_max_occupancy, `TAGE_UPDATE_Q_DEPTH,
             u_bpu.u_tage.tage_update_overflow_count,
             u_bpu.u_tage.tage_update_pipeline_max_pending_count);
    $display("TAGE providers:     base=%0d/%0d  t0=%0d/%0d  t1=%0d/%0d  t2=%0d/%0d  t3=%0d/%0d",
             u_bpu.u_tage.tage_provider_base_correct_count,
             u_bpu.u_tage.tage_provider_base_count,
             u_bpu.u_tage.tage_provider_t0_correct_count,
             u_bpu.u_tage.tage_provider_t0_count,
             u_bpu.u_tage.tage_provider_t1_correct_count,
             u_bpu.u_tage.tage_provider_t1_count,
             u_bpu.u_tage.tage_provider_t2_correct_count,
             u_bpu.u_tage.tage_provider_t2_count,
             u_bpu.u_tage.tage_provider_t3_correct_count,
             u_bpu.u_tage.tage_provider_t3_count);
    $display("TAGE weak/alt:      weak=%0d/%0d  disagree=%0d  provider_better=%0d  alt_better=%0d",
             u_bpu.u_tage.tage_weak_provider_correct_count,
             u_bpu.u_tage.tage_weak_provider_count,
             u_bpu.u_tage.tage_provider_alt_disagree_count,
             u_bpu.u_tage.tage_provider_better_count,
             u_bpu.u_tage.tage_alt_better_count);
    $display("  weak disagree:    total=%0d  provider_better=%0d  alt_better=%0d",
             u_bpu.u_tage.tage_weak_disagree_count,
             u_bpu.u_tage.tage_weak_provider_better_count,
             u_bpu.u_tage.tage_weak_alt_better_count);
    $display("TAGE allocation:    success=%0d  failure=%0d  provider_update_lost=%0d  train=%0d",
             u_bpu.u_tage.tage_allocation_success_count,
             u_bpu.u_tage.tage_allocation_failure_count,
             u_bpu.u_tage.tage_provider_update_lost_count,
             u_bpu.u_tage.tage_train_count);
    $display("==========================================================");
    $display("");
end
// synthesis translate_on
`endif

endmodule
