#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 14 14:29:40 2016
# Process ID: 21157
# Current directory: /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2
# Command line: vivado -log design_2_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2/design_2_wrapper.vdi
# Journal file: /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1751.602 ; gain = 492.461 ; free physical = 241 ; free virtual = 5015
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_2_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1751.605 ; gain = 803.500 ; free physical = 252 ; free virtual = 5006
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1815.633 ; gain = 64.023 ; free physical = 250 ; free virtual = 5004
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1686d3632

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2041619e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1815.633 ; gain = 0.000 ; free physical = 246 ; free virtual = 5001

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 1393 cells.
Phase 2 Constant Propagation | Checksum: 1aa2050d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1815.633 ; gain = 0.000 ; free physical = 235 ; free virtual = 4990

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4349 unconnected nets.
INFO: [Opt 31-11] Eliminated 5599 unconnected cells.
Phase 3 Sweep | Checksum: 11c91ae45

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1815.633 ; gain = 0.000 ; free physical = 233 ; free virtual = 4988

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1815.633 ; gain = 0.000 ; free physical = 233 ; free virtual = 4988
Ending Logic Optimization Task | Checksum: 11c91ae45

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1815.633 ; gain = 0.000 ; free physical = 227 ; free virtual = 4989

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 11c91ae45

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 203 ; free virtual = 4834
Ending Power Optimization Task | Checksum: 11c91ae45

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2074.797 ; gain = 259.164 ; free physical = 203 ; free virtual = 4834
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2074.797 ; gain = 323.188 ; free physical = 203 ; free virtual = 4834
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 201 ; free virtual = 4834
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2/design_2_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 189 ; free virtual = 4824
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 189 ; free virtual = 4824

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: c58d0cf8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 189 ; free virtual = 4825

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: c58d0cf8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 188 ; free virtual = 4823

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.6 ClockRegionPlacementChecker

Phase 1.1.1.5 DSPChecker

Phase 1.1.1.4 IOLockPlacementChecker
Phase 1.1.1.5 DSPChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.10 DisallowedInsts
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821
Phase 1.1.1.10 DisallowedInsts | Checksum: c58d0cf8

Phase 1.1.1.11 CascadeElementConstraintsChecker

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.12 Laguna PBlock Checker
Phase 1.1.1.12 Laguna PBlock Checker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.13 ShapePlacementValidityChecker
Phase 1.1.1.11 CascadeElementConstraintsChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.14 HdioRelatedChecker
Phase 1.1.1.14 HdioRelatedChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821
Phase 1.1.1.6 ClockRegionPlacementChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: c58d0cf8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821
Phase 1.1.1.13 ShapePlacementValidityChecker | Checksum: c58d0cf8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 4821
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: c58d0cf8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 4820
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: c58d0cf8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 4820

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: c58d0cf8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 4821

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: eb9f413f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 4821
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: eb9f413f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 4821
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d7d1640c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 4821

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 141c88213

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 4821

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 141c88213

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 4821
Phase 1.2.1 Place Init Design | Checksum: 1ba189b58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 166 ; free virtual = 4810
Phase 1.2 Build Placer Netlist Model | Checksum: 1ba189b58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 166 ; free virtual = 4810

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ba189b58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 166 ; free virtual = 4810
Phase 1 Placer Initialization | Checksum: 1ba189b58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 166 ; free virtual = 4810

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: a800d3f9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 161 ; free virtual = 4802

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a800d3f9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 161 ; free virtual = 4802

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d598da62

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 161 ; free virtual = 4802

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1da364866

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 161 ; free virtual = 4802

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1da364866

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 161 ; free virtual = 4802

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10e0dea7a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 160 ; free virtual = 4802

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10e0dea7a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 160 ; free virtual = 4802

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 125052308

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: bc62bf99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: bc62bf99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: bc62bf99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801
Phase 3 Detail Placement | Checksum: bc62bf99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: c37e1016

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4800

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.941. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 10972e739

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4800
Phase 4.1 Post Commit Optimization | Checksum: 10972e739

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4800

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 10972e739

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 10972e739

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 10972e739

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 10972e739

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1a1e040e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a1e040e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801
Ending Placer Task | Checksum: 142bf01f2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 159 ; free virtual = 4801
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 154 ; free virtual = 4801
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 149 ; free virtual = 4793
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 147 ; free virtual = 4791
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 147 ; free virtual = 4791
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7e6b726c ConstDB: 0 ShapeSum: c4538f86 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10e764666

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 154 ; free virtual = 4731

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10e764666

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 154 ; free virtual = 4731

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e764666

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 142 ; free virtual = 4720

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e764666

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 142 ; free virtual = 4720
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2065983a4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 140 ; free virtual = 4718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.039  | TNS=0.000  | WHS=-0.208 | THS=-87.529|

Phase 2 Router Initialization | Checksum: 1f835e4db

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 140 ; free virtual = 4718

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1840da745

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 122 ; free virtual = 4700

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f2c3f733

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fdf58bcb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698
Phase 4 Rip-up And Reroute | Checksum: fdf58bcb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 169232a01

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.163  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 169232a01

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 169232a01

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698
Phase 5 Delay and Skew Optimization | Checksum: 169232a01

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14c77c716

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.163  | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14c77c716

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698
Phase 6 Post Hold Fix | Checksum: 14c77c716

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.589546 %
  Global Horizontal Routing Utilization  = 0.801506 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c604a33b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c604a33b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9759073c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.163  | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9759073c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 120 ; free virtual = 4698

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 119 ; free virtual = 4698
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2074.797 ; gain = 0.000 ; free physical = 137 ; free virtual = 4695
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2/design_2_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 14:30:57 2016...
