// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        data_V_data_4_V_dout,
        data_V_data_4_V_empty_n,
        data_V_data_4_V_read,
        data_V_data_5_V_dout,
        data_V_data_5_V_empty_n,
        data_V_data_5_V_read,
        data_V_data_6_V_dout,
        data_V_data_6_V_empty_n,
        data_V_data_6_V_read,
        data_V_data_7_V_dout,
        data_V_data_7_V_empty_n,
        data_V_data_7_V_read,
        data_V_data_8_V_dout,
        data_V_data_8_V_empty_n,
        data_V_data_8_V_read,
        data_V_data_9_V_dout,
        data_V_data_9_V_empty_n,
        data_V_data_9_V_read,
        data_V_data_10_V_dout,
        data_V_data_10_V_empty_n,
        data_V_data_10_V_read,
        data_V_data_11_V_dout,
        data_V_data_11_V_empty_n,
        data_V_data_11_V_read,
        data_V_data_12_V_dout,
        data_V_data_12_V_empty_n,
        data_V_data_12_V_read,
        data_V_data_13_V_dout,
        data_V_data_13_V_empty_n,
        data_V_data_13_V_read,
        data_V_data_14_V_dout,
        data_V_data_14_V_empty_n,
        data_V_data_14_V_read,
        data_V_data_15_V_dout,
        data_V_data_15_V_empty_n,
        data_V_data_15_V_read,
        data_V_data_16_V_dout,
        data_V_data_16_V_empty_n,
        data_V_data_16_V_read,
        data_V_data_17_V_dout,
        data_V_data_17_V_empty_n,
        data_V_data_17_V_read,
        data_V_data_18_V_dout,
        data_V_data_18_V_empty_n,
        data_V_data_18_V_read,
        data_V_data_19_V_dout,
        data_V_data_19_V_empty_n,
        data_V_data_19_V_read,
        data_V_data_20_V_dout,
        data_V_data_20_V_empty_n,
        data_V_data_20_V_read,
        data_V_data_21_V_dout,
        data_V_data_21_V_empty_n,
        data_V_data_21_V_read,
        data_V_data_22_V_dout,
        data_V_data_22_V_empty_n,
        data_V_data_22_V_read,
        data_V_data_23_V_dout,
        data_V_data_23_V_empty_n,
        data_V_data_23_V_read,
        data_V_data_24_V_dout,
        data_V_data_24_V_empty_n,
        data_V_data_24_V_read,
        data_V_data_25_V_dout,
        data_V_data_25_V_empty_n,
        data_V_data_25_V_read,
        data_V_data_26_V_dout,
        data_V_data_26_V_empty_n,
        data_V_data_26_V_read,
        data_V_data_27_V_dout,
        data_V_data_27_V_empty_n,
        data_V_data_27_V_read,
        data_V_data_28_V_dout,
        data_V_data_28_V_empty_n,
        data_V_data_28_V_read,
        data_V_data_29_V_dout,
        data_V_data_29_V_empty_n,
        data_V_data_29_V_read,
        data_V_data_30_V_dout,
        data_V_data_30_V_empty_n,
        data_V_data_30_V_read,
        data_V_data_31_V_dout,
        data_V_data_31_V_empty_n,
        data_V_data_31_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write,
        res_V_data_16_V_din,
        res_V_data_16_V_full_n,
        res_V_data_16_V_write,
        res_V_data_17_V_din,
        res_V_data_17_V_full_n,
        res_V_data_17_V_write,
        res_V_data_18_V_din,
        res_V_data_18_V_full_n,
        res_V_data_18_V_write,
        res_V_data_19_V_din,
        res_V_data_19_V_full_n,
        res_V_data_19_V_write,
        res_V_data_20_V_din,
        res_V_data_20_V_full_n,
        res_V_data_20_V_write,
        res_V_data_21_V_din,
        res_V_data_21_V_full_n,
        res_V_data_21_V_write,
        res_V_data_22_V_din,
        res_V_data_22_V_full_n,
        res_V_data_22_V_write,
        res_V_data_23_V_din,
        res_V_data_23_V_full_n,
        res_V_data_23_V_write,
        res_V_data_24_V_din,
        res_V_data_24_V_full_n,
        res_V_data_24_V_write,
        res_V_data_25_V_din,
        res_V_data_25_V_full_n,
        res_V_data_25_V_write,
        res_V_data_26_V_din,
        res_V_data_26_V_full_n,
        res_V_data_26_V_write,
        res_V_data_27_V_din,
        res_V_data_27_V_full_n,
        res_V_data_27_V_write,
        res_V_data_28_V_din,
        res_V_data_28_V_full_n,
        res_V_data_28_V_write,
        res_V_data_29_V_din,
        res_V_data_29_V_full_n,
        res_V_data_29_V_write,
        res_V_data_30_V_din,
        res_V_data_30_V_full_n,
        res_V_data_30_V_write,
        res_V_data_31_V_din,
        res_V_data_31_V_full_n,
        res_V_data_31_V_write
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [19:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [19:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [19:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [19:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
input  [19:0] data_V_data_4_V_dout;
input   data_V_data_4_V_empty_n;
output   data_V_data_4_V_read;
input  [19:0] data_V_data_5_V_dout;
input   data_V_data_5_V_empty_n;
output   data_V_data_5_V_read;
input  [19:0] data_V_data_6_V_dout;
input   data_V_data_6_V_empty_n;
output   data_V_data_6_V_read;
input  [19:0] data_V_data_7_V_dout;
input   data_V_data_7_V_empty_n;
output   data_V_data_7_V_read;
input  [19:0] data_V_data_8_V_dout;
input   data_V_data_8_V_empty_n;
output   data_V_data_8_V_read;
input  [19:0] data_V_data_9_V_dout;
input   data_V_data_9_V_empty_n;
output   data_V_data_9_V_read;
input  [19:0] data_V_data_10_V_dout;
input   data_V_data_10_V_empty_n;
output   data_V_data_10_V_read;
input  [19:0] data_V_data_11_V_dout;
input   data_V_data_11_V_empty_n;
output   data_V_data_11_V_read;
input  [19:0] data_V_data_12_V_dout;
input   data_V_data_12_V_empty_n;
output   data_V_data_12_V_read;
input  [19:0] data_V_data_13_V_dout;
input   data_V_data_13_V_empty_n;
output   data_V_data_13_V_read;
input  [19:0] data_V_data_14_V_dout;
input   data_V_data_14_V_empty_n;
output   data_V_data_14_V_read;
input  [19:0] data_V_data_15_V_dout;
input   data_V_data_15_V_empty_n;
output   data_V_data_15_V_read;
input  [19:0] data_V_data_16_V_dout;
input   data_V_data_16_V_empty_n;
output   data_V_data_16_V_read;
input  [19:0] data_V_data_17_V_dout;
input   data_V_data_17_V_empty_n;
output   data_V_data_17_V_read;
input  [19:0] data_V_data_18_V_dout;
input   data_V_data_18_V_empty_n;
output   data_V_data_18_V_read;
input  [19:0] data_V_data_19_V_dout;
input   data_V_data_19_V_empty_n;
output   data_V_data_19_V_read;
input  [19:0] data_V_data_20_V_dout;
input   data_V_data_20_V_empty_n;
output   data_V_data_20_V_read;
input  [19:0] data_V_data_21_V_dout;
input   data_V_data_21_V_empty_n;
output   data_V_data_21_V_read;
input  [19:0] data_V_data_22_V_dout;
input   data_V_data_22_V_empty_n;
output   data_V_data_22_V_read;
input  [19:0] data_V_data_23_V_dout;
input   data_V_data_23_V_empty_n;
output   data_V_data_23_V_read;
input  [19:0] data_V_data_24_V_dout;
input   data_V_data_24_V_empty_n;
output   data_V_data_24_V_read;
input  [19:0] data_V_data_25_V_dout;
input   data_V_data_25_V_empty_n;
output   data_V_data_25_V_read;
input  [19:0] data_V_data_26_V_dout;
input   data_V_data_26_V_empty_n;
output   data_V_data_26_V_read;
input  [19:0] data_V_data_27_V_dout;
input   data_V_data_27_V_empty_n;
output   data_V_data_27_V_read;
input  [19:0] data_V_data_28_V_dout;
input   data_V_data_28_V_empty_n;
output   data_V_data_28_V_read;
input  [19:0] data_V_data_29_V_dout;
input   data_V_data_29_V_empty_n;
output   data_V_data_29_V_read;
input  [19:0] data_V_data_30_V_dout;
input   data_V_data_30_V_empty_n;
output   data_V_data_30_V_read;
input  [19:0] data_V_data_31_V_dout;
input   data_V_data_31_V_empty_n;
output   data_V_data_31_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [15:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [15:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [15:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [15:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;
output  [15:0] res_V_data_16_V_din;
input   res_V_data_16_V_full_n;
output   res_V_data_16_V_write;
output  [15:0] res_V_data_17_V_din;
input   res_V_data_17_V_full_n;
output   res_V_data_17_V_write;
output  [15:0] res_V_data_18_V_din;
input   res_V_data_18_V_full_n;
output   res_V_data_18_V_write;
output  [15:0] res_V_data_19_V_din;
input   res_V_data_19_V_full_n;
output   res_V_data_19_V_write;
output  [15:0] res_V_data_20_V_din;
input   res_V_data_20_V_full_n;
output   res_V_data_20_V_write;
output  [15:0] res_V_data_21_V_din;
input   res_V_data_21_V_full_n;
output   res_V_data_21_V_write;
output  [15:0] res_V_data_22_V_din;
input   res_V_data_22_V_full_n;
output   res_V_data_22_V_write;
output  [15:0] res_V_data_23_V_din;
input   res_V_data_23_V_full_n;
output   res_V_data_23_V_write;
output  [15:0] res_V_data_24_V_din;
input   res_V_data_24_V_full_n;
output   res_V_data_24_V_write;
output  [15:0] res_V_data_25_V_din;
input   res_V_data_25_V_full_n;
output   res_V_data_25_V_write;
output  [15:0] res_V_data_26_V_din;
input   res_V_data_26_V_full_n;
output   res_V_data_26_V_write;
output  [15:0] res_V_data_27_V_din;
input   res_V_data_27_V_full_n;
output   res_V_data_27_V_write;
output  [15:0] res_V_data_28_V_din;
input   res_V_data_28_V_full_n;
output   res_V_data_28_V_write;
output  [15:0] res_V_data_29_V_din;
input   res_V_data_29_V_full_n;
output   res_V_data_29_V_write;
output  [15:0] res_V_data_30_V_din;
input   res_V_data_30_V_full_n;
output   res_V_data_30_V_write;
output  [15:0] res_V_data_31_V_din;
input   res_V_data_31_V_full_n;
output   res_V_data_31_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg data_V_data_4_V_read;
reg data_V_data_5_V_read;
reg data_V_data_6_V_read;
reg data_V_data_7_V_read;
reg data_V_data_8_V_read;
reg data_V_data_9_V_read;
reg data_V_data_10_V_read;
reg data_V_data_11_V_read;
reg data_V_data_12_V_read;
reg data_V_data_13_V_read;
reg data_V_data_14_V_read;
reg data_V_data_15_V_read;
reg data_V_data_16_V_read;
reg data_V_data_17_V_read;
reg data_V_data_18_V_read;
reg data_V_data_19_V_read;
reg data_V_data_20_V_read;
reg data_V_data_21_V_read;
reg data_V_data_22_V_read;
reg data_V_data_23_V_read;
reg data_V_data_24_V_read;
reg data_V_data_25_V_read;
reg data_V_data_26_V_read;
reg data_V_data_27_V_read;
reg data_V_data_28_V_read;
reg data_V_data_29_V_read;
reg data_V_data_30_V_read;
reg data_V_data_31_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;
reg res_V_data_16_V_write;
reg res_V_data_17_V_write;
reg res_V_data_18_V_write;
reg res_V_data_19_V_write;
reg res_V_data_20_V_write;
reg res_V_data_21_V_write;
reg res_V_data_22_V_write;
reg res_V_data_23_V_write;
reg res_V_data_24_V_write;
reg res_V_data_25_V_write;
reg res_V_data_26_V_write;
reg res_V_data_27_V_write;
reg res_V_data_28_V_write;
reg res_V_data_29_V_write;
reg res_V_data_30_V_write;
reg res_V_data_31_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    data_V_data_4_V_blk_n;
reg    data_V_data_5_V_blk_n;
reg    data_V_data_6_V_blk_n;
reg    data_V_data_7_V_blk_n;
reg    data_V_data_8_V_blk_n;
reg    data_V_data_9_V_blk_n;
reg    data_V_data_10_V_blk_n;
reg    data_V_data_11_V_blk_n;
reg    data_V_data_12_V_blk_n;
reg    data_V_data_13_V_blk_n;
reg    data_V_data_14_V_blk_n;
reg    data_V_data_15_V_blk_n;
reg    data_V_data_16_V_blk_n;
reg    data_V_data_17_V_blk_n;
reg    data_V_data_18_V_blk_n;
reg    data_V_data_19_V_blk_n;
reg    data_V_data_20_V_blk_n;
reg    data_V_data_21_V_blk_n;
reg    data_V_data_22_V_blk_n;
reg    data_V_data_23_V_blk_n;
reg    data_V_data_24_V_blk_n;
reg    data_V_data_25_V_blk_n;
reg    data_V_data_26_V_blk_n;
reg    data_V_data_27_V_blk_n;
reg    data_V_data_28_V_blk_n;
reg    data_V_data_29_V_blk_n;
reg    data_V_data_30_V_blk_n;
reg    data_V_data_31_V_blk_n;
reg    res_V_data_0_V_blk_n;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg    res_V_data_16_V_blk_n;
reg    res_V_data_17_V_blk_n;
reg    res_V_data_18_V_blk_n;
reg    res_V_data_19_V_blk_n;
reg    res_V_data_20_V_blk_n;
reg    res_V_data_21_V_blk_n;
reg    res_V_data_22_V_blk_n;
reg    res_V_data_23_V_blk_n;
reg    res_V_data_24_V_blk_n;
reg    res_V_data_25_V_blk_n;
reg    res_V_data_26_V_blk_n;
reg    res_V_data_27_V_blk_n;
reg    res_V_data_28_V_blk_n;
reg    res_V_data_29_V_blk_n;
reg    res_V_data_30_V_blk_n;
reg    res_V_data_31_V_blk_n;
reg   [15:0] reg_1492;
wire    io_acc_block_signal_op17;
reg    ap_block_state1;
wire    io_acc_block_signal_op83;
wire    io_acc_block_signal_op149;
wire    io_acc_block_signal_op215;
wire    io_acc_block_signal_op281;
wire    io_acc_block_signal_op347;
wire    io_acc_block_signal_op413;
wire    io_acc_block_signal_op479;
wire    io_acc_block_signal_op545;
wire    io_acc_block_signal_op611;
wire    io_acc_block_signal_op677;
wire    io_acc_block_signal_op743;
wire    io_acc_block_signal_op809;
wire    io_acc_block_signal_op875;
wire    io_acc_block_signal_op941;
reg   [15:0] reg_1497;
reg   [15:0] reg_1502;
reg   [15:0] reg_1507;
reg   [15:0] reg_1512;
reg   [15:0] reg_1517;
reg   [15:0] reg_1522;
reg   [15:0] reg_1527;
reg   [15:0] reg_1532;
reg   [15:0] reg_1537;
reg   [15:0] reg_1542;
reg   [15:0] reg_1547;
reg   [15:0] reg_1552;
reg   [15:0] reg_1557;
reg   [15:0] reg_1562;
reg   [15:0] reg_1567;
reg   [15:0] reg_1572;
reg   [15:0] reg_1577;
reg   [15:0] reg_1582;
reg   [15:0] reg_1587;
reg   [15:0] reg_1592;
reg   [15:0] reg_1597;
reg   [15:0] reg_1602;
reg   [15:0] reg_1607;
reg   [15:0] reg_1612;
reg   [15:0] reg_1617;
reg   [15:0] reg_1622;
reg   [15:0] reg_1627;
reg   [15:0] reg_1632;
reg   [15:0] reg_1637;
reg   [15:0] reg_1642;
reg   [15:0] reg_1647;
wire    grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_ready;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_0_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_1_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_2_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_3_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_4_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_5_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_6_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_7_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_8_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_9_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_10_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_11_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_12_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_13_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_14_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_15_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_16_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_17_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_18_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_19_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_20_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_21_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_22_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_23_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_24_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_25_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_26_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_27_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_28_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_29_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_30_V_read;
reg   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_31_V_read;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_0;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_1;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_2;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_3;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_4;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_5;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_6;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_7;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_8;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_9;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_10;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_11;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_12;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_13;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_14;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_15;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_16;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_17;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_18;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_19;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_20;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_21;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_22;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_23;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_24;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_25;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_26;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_27;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_28;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_29;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_30;
wire   [15:0] grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_31;
wire    io_acc_block_signal_op1071;
wire    io_acc_block_signal_op1204;
reg    ap_block_state16;
wire   [11:0] trunc_ln_fu_1652_p4;
wire   [11:0] trunc_ln1148_1_fu_1667_p4;
wire   [11:0] trunc_ln1148_2_fu_1682_p4;
wire   [11:0] trunc_ln1148_3_fu_1697_p4;
wire   [11:0] trunc_ln1148_4_fu_1712_p4;
wire   [11:0] trunc_ln1148_5_fu_1727_p4;
wire   [11:0] trunc_ln1148_6_fu_1742_p4;
wire   [11:0] trunc_ln1148_7_fu_1757_p4;
wire   [11:0] trunc_ln1148_8_fu_1772_p4;
wire   [11:0] trunc_ln1148_9_fu_1787_p4;
wire   [11:0] trunc_ln1148_s_fu_1802_p4;
wire   [11:0] trunc_ln1148_10_fu_1817_p4;
wire   [11:0] trunc_ln1148_11_fu_1832_p4;
wire   [11:0] trunc_ln1148_12_fu_1847_p4;
wire   [11:0] trunc_ln1148_13_fu_1862_p4;
wire   [11:0] trunc_ln1148_14_fu_1877_p4;
wire   [11:0] trunc_ln1148_15_fu_1892_p4;
wire   [11:0] trunc_ln1148_16_fu_1907_p4;
wire   [11:0] trunc_ln1148_17_fu_1922_p4;
wire   [11:0] trunc_ln1148_18_fu_1937_p4;
wire   [11:0] trunc_ln1148_19_fu_1952_p4;
wire   [11:0] trunc_ln1148_20_fu_1967_p4;
wire   [11:0] trunc_ln1148_21_fu_1982_p4;
wire   [11:0] trunc_ln1148_22_fu_1997_p4;
wire   [11:0] trunc_ln1148_23_fu_2012_p4;
wire   [11:0] trunc_ln1148_24_fu_2027_p4;
wire   [11:0] trunc_ln1148_25_fu_2042_p4;
wire   [11:0] trunc_ln1148_26_fu_2057_p4;
wire   [11:0] trunc_ln1148_27_fu_2072_p4;
wire   [11:0] trunc_ln1148_28_fu_2087_p4;
wire   [11:0] trunc_ln1148_29_fu_2102_p4;
wire   [11:0] trunc_ln1148_30_fu_2117_p4;
reg   [15:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
end

compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104(
    .ap_ready(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_ready),
    .in_elem_data_0_V_read(data_V_data_0_V_dout),
    .in_elem_data_1_V_read(data_V_data_1_V_dout),
    .in_elem_data_2_V_read(data_V_data_2_V_dout),
    .in_elem_data_3_V_read(data_V_data_3_V_dout),
    .in_elem_data_4_V_read(data_V_data_4_V_dout),
    .in_elem_data_5_V_read(data_V_data_5_V_dout),
    .in_elem_data_6_V_read(data_V_data_6_V_dout),
    .in_elem_data_7_V_read(data_V_data_7_V_dout),
    .in_elem_data_8_V_read(data_V_data_8_V_dout),
    .in_elem_data_9_V_read(data_V_data_9_V_dout),
    .in_elem_data_10_V_read(data_V_data_10_V_dout),
    .in_elem_data_11_V_read(data_V_data_11_V_dout),
    .in_elem_data_12_V_read(data_V_data_12_V_dout),
    .in_elem_data_13_V_read(data_V_data_13_V_dout),
    .in_elem_data_14_V_read(data_V_data_14_V_dout),
    .in_elem_data_15_V_read(data_V_data_15_V_dout),
    .in_elem_data_16_V_read(data_V_data_16_V_dout),
    .in_elem_data_17_V_read(data_V_data_17_V_dout),
    .in_elem_data_18_V_read(data_V_data_18_V_dout),
    .in_elem_data_19_V_read(data_V_data_19_V_dout),
    .in_elem_data_20_V_read(data_V_data_20_V_dout),
    .in_elem_data_21_V_read(data_V_data_21_V_dout),
    .in_elem_data_22_V_read(data_V_data_22_V_dout),
    .in_elem_data_23_V_read(data_V_data_23_V_dout),
    .in_elem_data_24_V_read(data_V_data_24_V_dout),
    .in_elem_data_25_V_read(data_V_data_25_V_dout),
    .in_elem_data_26_V_read(data_V_data_26_V_dout),
    .in_elem_data_27_V_read(data_V_data_27_V_dout),
    .in_elem_data_28_V_read(data_V_data_28_V_dout),
    .in_elem_data_29_V_read(data_V_data_29_V_dout),
    .in_elem_data_30_V_read(data_V_data_30_V_dout),
    .in_elem_data_31_V_read(data_V_data_31_V_dout),
    .data_window_0_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_0_V_read),
    .data_window_1_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_1_V_read),
    .data_window_2_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_2_V_read),
    .data_window_3_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_3_V_read),
    .data_window_4_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_4_V_read),
    .data_window_5_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_5_V_read),
    .data_window_6_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_6_V_read),
    .data_window_7_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_7_V_read),
    .data_window_8_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_8_V_read),
    .data_window_9_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_9_V_read),
    .data_window_10_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_10_V_read),
    .data_window_11_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_11_V_read),
    .data_window_12_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_12_V_read),
    .data_window_13_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_13_V_read),
    .data_window_14_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_14_V_read),
    .data_window_15_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_15_V_read),
    .data_window_16_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_16_V_read),
    .data_window_17_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_17_V_read),
    .data_window_18_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_18_V_read),
    .data_window_19_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_19_V_read),
    .data_window_20_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_20_V_read),
    .data_window_21_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_21_V_read),
    .data_window_22_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_22_V_read),
    .data_window_23_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_23_V_read),
    .data_window_24_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_24_V_read),
    .data_window_25_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_25_V_read),
    .data_window_26_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_26_V_read),
    .data_window_27_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_27_V_read),
    .data_window_28_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_28_V_read),
    .data_window_29_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_29_V_read),
    .data_window_30_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_30_V_read),
    .data_window_31_V_read(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_31_V_read),
    .ap_return_0(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_0),
    .ap_return_1(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_1),
    .ap_return_2(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_2),
    .ap_return_3(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_3),
    .ap_return_4(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_4),
    .ap_return_5(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_5),
    .ap_return_6(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_6),
    .ap_return_7(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_7),
    .ap_return_8(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_8),
    .ap_return_9(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_9),
    .ap_return_10(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_10),
    .ap_return_11(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_11),
    .ap_return_12(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_12),
    .ap_return_13(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_13),
    .ap_return_14(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_14),
    .ap_return_15(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_15),
    .ap_return_16(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_16),
    .ap_return_17(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_17),
    .ap_return_18(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_18),
    .ap_return_19(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_19),
    .ap_return_20(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_20),
    .ap_return_21(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_21),
    .ap_return_22(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_22),
    .ap_return_23(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_23),
    .ap_return_24(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_24),
    .ap_return_25(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_25),
    .ap_return_26(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_26),
    .ap_return_27(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_27),
    .ap_return_28(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_28),
    .ap_return_29(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_29),
    .ap_return_30(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_30),
    .ap_return_31(grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_31)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_1492 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_0;
        reg_1497 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_1;
        reg_1502 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_2;
        reg_1507 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_3;
        reg_1512 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_4;
        reg_1517 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_5;
        reg_1522 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_6;
        reg_1527 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_7;
        reg_1532 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_8;
        reg_1537 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_9;
        reg_1542 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_10;
        reg_1547 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_11;
        reg_1552 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_12;
        reg_1557 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_13;
        reg_1562 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_14;
        reg_1567 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_15;
        reg_1572 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_16;
        reg_1577 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_17;
        reg_1582 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_18;
        reg_1587 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_19;
        reg_1592 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_20;
        reg_1597 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_21;
        reg_1602 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_22;
        reg_1607 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_23;
        reg_1612 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_24;
        reg_1617 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_25;
        reg_1622 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_26;
        reg_1627 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_27;
        reg_1632 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_28;
        reg_1637 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_29;
        reg_1642 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_30;
        reg_1647 <= grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_31;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_10_V_blk_n = data_V_data_10_V_empty_n;
    end else begin
        data_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_10_V_read = 1'b1;
    end else begin
        data_V_data_10_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_11_V_blk_n = data_V_data_11_V_empty_n;
    end else begin
        data_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_11_V_read = 1'b1;
    end else begin
        data_V_data_11_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_12_V_blk_n = data_V_data_12_V_empty_n;
    end else begin
        data_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_12_V_read = 1'b1;
    end else begin
        data_V_data_12_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_13_V_blk_n = data_V_data_13_V_empty_n;
    end else begin
        data_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_13_V_read = 1'b1;
    end else begin
        data_V_data_13_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_14_V_blk_n = data_V_data_14_V_empty_n;
    end else begin
        data_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_14_V_read = 1'b1;
    end else begin
        data_V_data_14_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_15_V_blk_n = data_V_data_15_V_empty_n;
    end else begin
        data_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_15_V_read = 1'b1;
    end else begin
        data_V_data_15_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_16_V_blk_n = data_V_data_16_V_empty_n;
    end else begin
        data_V_data_16_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_16_V_read = 1'b1;
    end else begin
        data_V_data_16_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_17_V_blk_n = data_V_data_17_V_empty_n;
    end else begin
        data_V_data_17_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_17_V_read = 1'b1;
    end else begin
        data_V_data_17_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_18_V_blk_n = data_V_data_18_V_empty_n;
    end else begin
        data_V_data_18_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_18_V_read = 1'b1;
    end else begin
        data_V_data_18_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_19_V_blk_n = data_V_data_19_V_empty_n;
    end else begin
        data_V_data_19_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_19_V_read = 1'b1;
    end else begin
        data_V_data_19_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_20_V_blk_n = data_V_data_20_V_empty_n;
    end else begin
        data_V_data_20_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_20_V_read = 1'b1;
    end else begin
        data_V_data_20_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_21_V_blk_n = data_V_data_21_V_empty_n;
    end else begin
        data_V_data_21_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_21_V_read = 1'b1;
    end else begin
        data_V_data_21_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_22_V_blk_n = data_V_data_22_V_empty_n;
    end else begin
        data_V_data_22_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_22_V_read = 1'b1;
    end else begin
        data_V_data_22_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_23_V_blk_n = data_V_data_23_V_empty_n;
    end else begin
        data_V_data_23_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_23_V_read = 1'b1;
    end else begin
        data_V_data_23_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_24_V_blk_n = data_V_data_24_V_empty_n;
    end else begin
        data_V_data_24_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_24_V_read = 1'b1;
    end else begin
        data_V_data_24_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_25_V_blk_n = data_V_data_25_V_empty_n;
    end else begin
        data_V_data_25_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_25_V_read = 1'b1;
    end else begin
        data_V_data_25_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_26_V_blk_n = data_V_data_26_V_empty_n;
    end else begin
        data_V_data_26_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_26_V_read = 1'b1;
    end else begin
        data_V_data_26_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_27_V_blk_n = data_V_data_27_V_empty_n;
    end else begin
        data_V_data_27_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_27_V_read = 1'b1;
    end else begin
        data_V_data_27_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_28_V_blk_n = data_V_data_28_V_empty_n;
    end else begin
        data_V_data_28_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_28_V_read = 1'b1;
    end else begin
        data_V_data_28_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_29_V_blk_n = data_V_data_29_V_empty_n;
    end else begin
        data_V_data_29_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_29_V_read = 1'b1;
    end else begin
        data_V_data_29_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_30_V_blk_n = data_V_data_30_V_empty_n;
    end else begin
        data_V_data_30_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_30_V_read = 1'b1;
    end else begin
        data_V_data_30_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_31_V_blk_n = data_V_data_31_V_empty_n;
    end else begin
        data_V_data_31_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_31_V_read = 1'b1;
    end else begin
        data_V_data_31_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_4_V_blk_n = data_V_data_4_V_empty_n;
    end else begin
        data_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_4_V_read = 1'b1;
    end else begin
        data_V_data_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_5_V_blk_n = data_V_data_5_V_empty_n;
    end else begin
        data_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_5_V_read = 1'b1;
    end else begin
        data_V_data_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_6_V_blk_n = data_V_data_6_V_empty_n;
    end else begin
        data_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_6_V_read = 1'b1;
    end else begin
        data_V_data_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_7_V_blk_n = data_V_data_7_V_empty_n;
    end else begin
        data_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_7_V_read = 1'b1;
    end else begin
        data_V_data_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_8_V_blk_n = data_V_data_8_V_empty_n;
    end else begin
        data_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_8_V_read = 1'b1;
    end else begin
        data_V_data_8_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_V_data_9_V_blk_n = data_V_data_9_V_empty_n;
    end else begin
        data_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | ((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_data_9_V_read = 1'b1;
    end else begin
        data_V_data_9_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_0_V_read = reg_1492;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_0_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_0_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_10_V_read = reg_1542;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_10_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_10_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_11_V_read = reg_1547;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_11_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_11_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_12_V_read = reg_1552;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_12_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_12_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_13_V_read = reg_1557;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_13_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_13_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_14_V_read = reg_1562;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_14_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_14_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_15_V_read = reg_1567;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_15_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_15_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_16_V_read = reg_1572;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_16_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_16_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_17_V_read = reg_1577;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_17_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_17_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_18_V_read = reg_1582;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_18_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_18_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_19_V_read = reg_1587;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_19_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_19_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_1_V_read = reg_1497;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_1_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_1_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_20_V_read = reg_1592;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_20_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_20_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_21_V_read = reg_1597;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_21_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_21_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_22_V_read = reg_1602;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_22_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_22_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_23_V_read = reg_1607;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_23_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_23_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_24_V_read = reg_1612;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_24_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_24_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_25_V_read = reg_1617;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_25_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_25_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_26_V_read = reg_1622;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_26_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_26_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_27_V_read = reg_1627;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_27_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_27_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_28_V_read = reg_1632;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_28_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_28_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_29_V_read = reg_1637;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_29_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_29_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_2_V_read = reg_1502;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_2_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_2_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_30_V_read = reg_1642;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_30_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_30_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_31_V_read = reg_1647;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_31_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_31_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_3_V_read = reg_1507;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_3_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_3_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_4_V_read = reg_1512;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_4_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_4_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_5_V_read = reg_1517;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_5_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_5_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_6_V_read = reg_1522;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_6_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_6_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_7_V_read = reg_1527;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_7_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_7_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_8_V_read = reg_1532;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_8_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_8_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_9_V_read = reg_1537;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_9_V_read = 16'd0;
    end else begin
        grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_9_V_read = 'bx;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_16_V_blk_n = res_V_data_16_V_full_n;
    end else begin
        res_V_data_16_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_16_V_write = 1'b1;
    end else begin
        res_V_data_16_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_17_V_blk_n = res_V_data_17_V_full_n;
    end else begin
        res_V_data_17_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_17_V_write = 1'b1;
    end else begin
        res_V_data_17_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_18_V_blk_n = res_V_data_18_V_full_n;
    end else begin
        res_V_data_18_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_18_V_write = 1'b1;
    end else begin
        res_V_data_18_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_19_V_blk_n = res_V_data_19_V_full_n;
    end else begin
        res_V_data_19_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_19_V_write = 1'b1;
    end else begin
        res_V_data_19_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_20_V_blk_n = res_V_data_20_V_full_n;
    end else begin
        res_V_data_20_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_20_V_write = 1'b1;
    end else begin
        res_V_data_20_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_21_V_blk_n = res_V_data_21_V_full_n;
    end else begin
        res_V_data_21_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_21_V_write = 1'b1;
    end else begin
        res_V_data_21_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_22_V_blk_n = res_V_data_22_V_full_n;
    end else begin
        res_V_data_22_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_22_V_write = 1'b1;
    end else begin
        res_V_data_22_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_23_V_blk_n = res_V_data_23_V_full_n;
    end else begin
        res_V_data_23_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_23_V_write = 1'b1;
    end else begin
        res_V_data_23_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_24_V_blk_n = res_V_data_24_V_full_n;
    end else begin
        res_V_data_24_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_24_V_write = 1'b1;
    end else begin
        res_V_data_24_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_25_V_blk_n = res_V_data_25_V_full_n;
    end else begin
        res_V_data_25_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_25_V_write = 1'b1;
    end else begin
        res_V_data_25_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_26_V_blk_n = res_V_data_26_V_full_n;
    end else begin
        res_V_data_26_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_26_V_write = 1'b1;
    end else begin
        res_V_data_26_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_27_V_blk_n = res_V_data_27_V_full_n;
    end else begin
        res_V_data_27_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_27_V_write = 1'b1;
    end else begin
        res_V_data_27_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_28_V_blk_n = res_V_data_28_V_full_n;
    end else begin
        res_V_data_28_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_28_V_write = 1'b1;
    end else begin
        res_V_data_28_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_29_V_blk_n = res_V_data_29_V_full_n;
    end else begin
        res_V_data_29_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_29_V_write = 1'b1;
    end else begin
        res_V_data_29_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_30_V_blk_n = res_V_data_30_V_full_n;
    end else begin
        res_V_data_30_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_30_V_write = 1'b1;
    end else begin
        res_V_data_30_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_31_V_blk_n = res_V_data_31_V_full_n;
    end else begin
        res_V_data_31_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_31_V_write = 1'b1;
    end else begin
        res_V_data_31_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op83 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((io_acc_block_signal_op149 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((io_acc_block_signal_op215 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((io_acc_block_signal_op281 == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((io_acc_block_signal_op347 == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((io_acc_block_signal_op413 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((io_acc_block_signal_op479 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((io_acc_block_signal_op545 == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((io_acc_block_signal_op611 == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((io_acc_block_signal_op677 == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((io_acc_block_signal_op743 == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((io_acc_block_signal_op809 == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((io_acc_block_signal_op875 == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((io_acc_block_signal_op941 == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (io_acc_block_signal_op17 == 1'b0) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((io_acc_block_signal_op1204 == 1'b0) | (io_acc_block_signal_op1071 == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign io_acc_block_signal_op1071 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op1204 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_31_V_full_n & res_V_data_30_V_full_n & res_V_data_2_V_full_n & res_V_data_29_V_full_n & res_V_data_28_V_full_n & res_V_data_27_V_full_n & res_V_data_26_V_full_n & res_V_data_25_V_full_n & res_V_data_24_V_full_n & res_V_data_23_V_full_n & res_V_data_22_V_full_n & res_V_data_21_V_full_n & res_V_data_20_V_full_n & res_V_data_1_V_full_n & res_V_data_19_V_full_n & res_V_data_18_V_full_n & res_V_data_17_V_full_n & res_V_data_16_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op149 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op17 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op215 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op281 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op347 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op413 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op479 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op545 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op611 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op677 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op743 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op809 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op83 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op875 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op941 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign res_V_data_0_V_din = $signed(trunc_ln_fu_1652_p4);

assign res_V_data_10_V_din = $signed(trunc_ln1148_s_fu_1802_p4);

assign res_V_data_11_V_din = $signed(trunc_ln1148_10_fu_1817_p4);

assign res_V_data_12_V_din = $signed(trunc_ln1148_11_fu_1832_p4);

assign res_V_data_13_V_din = $signed(trunc_ln1148_12_fu_1847_p4);

assign res_V_data_14_V_din = $signed(trunc_ln1148_13_fu_1862_p4);

assign res_V_data_15_V_din = $signed(trunc_ln1148_14_fu_1877_p4);

assign res_V_data_16_V_din = $signed(trunc_ln1148_15_fu_1892_p4);

assign res_V_data_17_V_din = $signed(trunc_ln1148_16_fu_1907_p4);

assign res_V_data_18_V_din = $signed(trunc_ln1148_17_fu_1922_p4);

assign res_V_data_19_V_din = $signed(trunc_ln1148_18_fu_1937_p4);

assign res_V_data_1_V_din = $signed(trunc_ln1148_1_fu_1667_p4);

assign res_V_data_20_V_din = $signed(trunc_ln1148_19_fu_1952_p4);

assign res_V_data_21_V_din = $signed(trunc_ln1148_20_fu_1967_p4);

assign res_V_data_22_V_din = $signed(trunc_ln1148_21_fu_1982_p4);

assign res_V_data_23_V_din = $signed(trunc_ln1148_22_fu_1997_p4);

assign res_V_data_24_V_din = $signed(trunc_ln1148_23_fu_2012_p4);

assign res_V_data_25_V_din = $signed(trunc_ln1148_24_fu_2027_p4);

assign res_V_data_26_V_din = $signed(trunc_ln1148_25_fu_2042_p4);

assign res_V_data_27_V_din = $signed(trunc_ln1148_26_fu_2057_p4);

assign res_V_data_28_V_din = $signed(trunc_ln1148_27_fu_2072_p4);

assign res_V_data_29_V_din = $signed(trunc_ln1148_28_fu_2087_p4);

assign res_V_data_2_V_din = $signed(trunc_ln1148_2_fu_1682_p4);

assign res_V_data_30_V_din = $signed(trunc_ln1148_29_fu_2102_p4);

assign res_V_data_31_V_din = $signed(trunc_ln1148_30_fu_2117_p4);

assign res_V_data_3_V_din = $signed(trunc_ln1148_3_fu_1697_p4);

assign res_V_data_4_V_din = $signed(trunc_ln1148_4_fu_1712_p4);

assign res_V_data_5_V_din = $signed(trunc_ln1148_5_fu_1727_p4);

assign res_V_data_6_V_din = $signed(trunc_ln1148_6_fu_1742_p4);

assign res_V_data_7_V_din = $signed(trunc_ln1148_7_fu_1757_p4);

assign res_V_data_8_V_din = $signed(trunc_ln1148_8_fu_1772_p4);

assign res_V_data_9_V_din = $signed(trunc_ln1148_9_fu_1787_p4);

assign start_out = real_start;

assign trunc_ln1148_10_fu_1817_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_11[15:4]}};

assign trunc_ln1148_11_fu_1832_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_12[15:4]}};

assign trunc_ln1148_12_fu_1847_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_13[15:4]}};

assign trunc_ln1148_13_fu_1862_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_14[15:4]}};

assign trunc_ln1148_14_fu_1877_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_15[15:4]}};

assign trunc_ln1148_15_fu_1892_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_16[15:4]}};

assign trunc_ln1148_16_fu_1907_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_17[15:4]}};

assign trunc_ln1148_17_fu_1922_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_18[15:4]}};

assign trunc_ln1148_18_fu_1937_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_19[15:4]}};

assign trunc_ln1148_19_fu_1952_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_20[15:4]}};

assign trunc_ln1148_1_fu_1667_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_1[15:4]}};

assign trunc_ln1148_20_fu_1967_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_21[15:4]}};

assign trunc_ln1148_21_fu_1982_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_22[15:4]}};

assign trunc_ln1148_22_fu_1997_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_23[15:4]}};

assign trunc_ln1148_23_fu_2012_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_24[15:4]}};

assign trunc_ln1148_24_fu_2027_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_25[15:4]}};

assign trunc_ln1148_25_fu_2042_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_26[15:4]}};

assign trunc_ln1148_26_fu_2057_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_27[15:4]}};

assign trunc_ln1148_27_fu_2072_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_28[15:4]}};

assign trunc_ln1148_28_fu_2087_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_29[15:4]}};

assign trunc_ln1148_29_fu_2102_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_30[15:4]}};

assign trunc_ln1148_2_fu_1682_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_2[15:4]}};

assign trunc_ln1148_30_fu_2117_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_31[15:4]}};

assign trunc_ln1148_3_fu_1697_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_3[15:4]}};

assign trunc_ln1148_4_fu_1712_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_4[15:4]}};

assign trunc_ln1148_5_fu_1727_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_5[15:4]}};

assign trunc_ln1148_6_fu_1742_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_6[15:4]}};

assign trunc_ln1148_7_fu_1757_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_7[15:4]}};

assign trunc_ln1148_8_fu_1772_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_8[15:4]}};

assign trunc_ln1148_9_fu_1787_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_9[15:4]}};

assign trunc_ln1148_s_fu_1802_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_10[15:4]}};

assign trunc_ln_fu_1652_p4 = {{grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_0[15:4]}};

endmodule //global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s
