#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5c10be95e0b0 .scope module, "testMultiplier" "testMultiplier" 2 3;
 .timescale -9 -12;
v0x5c10be9c3d30_0 .var "Clock", 0 0;
v0x5c10be9c3df0_0 .net "Done", 0 0, v0x5c10be9c2870_0;  1 drivers
v0x5c10be9c3f00_0 .var "Multiplicand", 3 0;
v0x5c10be9c3fa0_0 .var "Multiplier", 3 0;
v0x5c10be9c4040_0 .net "Product", 7 0, L_0x5c10be9d7ae0;  1 drivers
v0x5c10be9c4130_0 .var "Reset", 0 0;
v0x5c10be9c4220_0 .var "Start", 0 0;
E_0x5c10be970f20 .event anyedge, v0x5c10be9c2870_0;
S_0x5c10be99ff00 .scope module, "uut" "multiplier" 2 15, 3 107 0, S_0x5c10be95e0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Product";
    .port_info 1 /INPUT 4 "Multiplicand";
    .port_info 2 /INPUT 4 "Multiplier";
    .port_info 3 /INPUT 1 "Start";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 1 "Done";
v0x5c10be9c2c10_0 .net "A", 3 0, L_0x5c10be9c4ef0;  1 drivers
v0x5c10be9c2d10_0 .net "AS", 0 0, v0x5c10be9c2050_0;  1 drivers
v0x5c10be9c2dd0_0 .net "Clock", 0 0, v0x5c10be9c3d30_0;  1 drivers
v0x5c10be9c2f00_0 .net "Done", 0 0, v0x5c10be9c2870_0;  alias, 1 drivers
v0x5c10be9c2fd0_0 .net "LA0", 0 0, v0x5c10be9c2110_0;  1 drivers
v0x5c10be9c30c0_0 .net "LA1", 0 0, v0x5c10be9c21b0_0;  1 drivers
v0x5c10be9c31b0_0 .net "LM", 0 0, v0x5c10be9c2250_0;  1 drivers
v0x5c10be9c32a0_0 .net "LQ0", 0 0, v0x5c10be9c22f0_0;  1 drivers
v0x5c10be9c3390_0 .net "LQ1", 0 0, v0x5c10be9c23e0_0;  1 drivers
v0x5c10be9c34c0_0 .net "M", 3 0, L_0x5c10be9c4310;  1 drivers
v0x5c10be9c3560_0 .net "Multiplicand", 3 0, v0x5c10be9c3f00_0;  1 drivers
v0x5c10be9c3620_0 .net "Multiplier", 3 0, v0x5c10be9c3fa0_0;  1 drivers
v0x5c10be9c3700_0 .net "Product", 7 0, L_0x5c10be9d7ae0;  alias, 1 drivers
v0x5c10be9c37e0_0 .net "Q", 3 0, L_0x5c10be9c47a0;  1 drivers
v0x5c10be9c38c0_0 .net "Qm1", 0 0, v0x5c10be9bed00_0;  1 drivers
v0x5c10be9c39b0_0 .net "Reset", 0 0, v0x5c10be9c4130_0;  1 drivers
v0x5c10be9c3a50_0 .net "Start", 0 0, v0x5c10be9c4220_0;  1 drivers
v0x5c10be9c3af0_0 .net "co", 0 0, L_0x5c10be9c55a0;  1 drivers
v0x5c10be9c3b90_0 .net "sum", 3 0, L_0x5c10be9d7040;  1 drivers
L_0x5c10be9c4310 .concat8 [ 1 1 1 1], v0x5c10be9bd8b0_0, v0x5c10be9bd970_0, v0x5c10be9bda30_0, v0x5c10be9bdaf0_0;
L_0x5c10be9c4410 .part v0x5c10be9c3f00_0, 3, 1;
L_0x5c10be9c4530 .part v0x5c10be9c3f00_0, 2, 1;
L_0x5c10be9c45d0 .part v0x5c10be9c3f00_0, 1, 1;
L_0x5c10be9c46d0 .part v0x5c10be9c3f00_0, 0, 1;
L_0x5c10be9c47a0 .concat8 [ 1 1 1 1], v0x5c10be9be970_0, v0x5c10be9bea30_0, v0x5c10be9beb80_0, v0x5c10be9bec40_0;
L_0x5c10be9c49a0 .part v0x5c10be9c3fa0_0, 3, 1;
L_0x5c10be9c4a40 .part v0x5c10be9c3fa0_0, 2, 1;
L_0x5c10be9c4b30 .part v0x5c10be9c3fa0_0, 1, 1;
L_0x5c10be9c4c90 .part v0x5c10be9c3fa0_0, 0, 1;
L_0x5c10be9c4dc0 .part L_0x5c10be9c4ef0, 0, 1;
L_0x5c10be9c4ef0 .concat8 [ 1 1 1 1], v0x5c10be9bcaf0_0, v0x5c10be9bcbb0_0, v0x5c10be9bcc70_0, v0x5c10be9bcd30_0;
L_0x5c10be9c50c0 .part L_0x5c10be9d7040, 3, 1;
L_0x5c10be9c51c0 .part L_0x5c10be9d7040, 2, 1;
L_0x5c10be9c5310 .part L_0x5c10be9d7040, 1, 1;
L_0x5c10be9c53b0 .part L_0x5c10be9d7040, 0, 1;
L_0x5c10be9d7040 .concat8 [ 1 1 1 1], L_0x5c10be9c5990, L_0x5c10be9c5800, L_0x5c10be9c5760, L_0x5c10be9c5640;
L_0x5c10be9d7220 .part L_0x5c10be9c4ef0, 3, 1;
L_0x5c10be9d7360 .part L_0x5c10be9c4ef0, 2, 1;
L_0x5c10be9d7400 .part L_0x5c10be9c4ef0, 1, 1;
L_0x5c10be9d72c0 .part L_0x5c10be9c4ef0, 0, 1;
L_0x5c10be9d7550 .part L_0x5c10be9c4310, 3, 1;
L_0x5c10be9d76b0 .part L_0x5c10be9c4310, 2, 1;
L_0x5c10be9d7750 .part L_0x5c10be9c4310, 1, 1;
L_0x5c10be9d78c0 .part L_0x5c10be9c4310, 0, 1;
L_0x5c10be9d7960 .part L_0x5c10be9c47a0, 0, 1;
L_0x5c10be9d7ae0 .concat [ 4 4 0 0], L_0x5c10be9c47a0, L_0x5c10be9c4ef0;
S_0x5c10be9910d0 .scope module, "A_reg" "rega" 3 123, 3 32 0, S_0x5c10be99ff00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "C1";
    .port_info 10 /INPUT 1 "C0";
P_0x5c10be9a06f0 .param/l "HOLD" 0 3 36, C4<11>;
P_0x5c10be9a0730 .param/l "LOAD" 0 3 36, C4<00>;
P_0x5c10be9a0770 .param/l "RST" 0 3 36, C4<01>;
P_0x5c10be9a07b0 .param/l "SHIFT" 0 3 36, C4<10>;
v0x5c10be9a1850_0 .net "C0", 0 0, v0x5c10be9c2110_0;  alias, 1 drivers
v0x5c10be95c160_0 .net "C1", 0 0, v0x5c10be9c21b0_0;  alias, 1 drivers
v0x5c10be9bc7c0_0 .net "D0", 0 0, L_0x5c10be9c53b0;  1 drivers
v0x5c10be9bc860_0 .net "D1", 0 0, L_0x5c10be9c5310;  1 drivers
v0x5c10be9bc920_0 .net "D2", 0 0, L_0x5c10be9c51c0;  1 drivers
v0x5c10be9bca30_0 .net "D3", 0 0, L_0x5c10be9c50c0;  1 drivers
v0x5c10be9bcaf0_0 .var "Q0", 0 0;
v0x5c10be9bcbb0_0 .var "Q1", 0 0;
v0x5c10be9bcc70_0 .var "Q2", 0 0;
v0x5c10be9bcd30_0 .var "Q3", 0 0;
L_0x75fbde06e018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5c10be9bcdf0_0 .net/2u *"_ivl_2", 1 0, L_0x75fbde06e018;  1 drivers
v0x5c10be9bced0_0 .net "clock", 0 0, v0x5c10be9c3d30_0;  alias, 1 drivers
E_0x5c10be9714a0 .event posedge, L_0x75fbde06e018, v0x5c10be9bced0_0;
S_0x5c10be9bd0f0 .scope module, "M_reg" "regm" 3 115, 3 3 0, S_0x5c10be99ff00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "C0";
P_0x5c10be9a2ea0 .param/l "Hold" 0 3 7, C4<0>;
P_0x5c10be9a2ee0 .param/l "Load" 0 3 7, C4<1>;
v0x5c10be9bd4a0_0 .net "C0", 0 0, v0x5c10be9c2250_0;  alias, 1 drivers
v0x5c10be9bd580_0 .net "D0", 0 0, L_0x5c10be9c46d0;  1 drivers
v0x5c10be9bd640_0 .net "D1", 0 0, L_0x5c10be9c45d0;  1 drivers
v0x5c10be9bd6e0_0 .net "D2", 0 0, L_0x5c10be9c4530;  1 drivers
v0x5c10be9bd7a0_0 .net "D3", 0 0, L_0x5c10be9c4410;  1 drivers
v0x5c10be9bd8b0_0 .var "Q0", 0 0;
v0x5c10be9bd970_0 .var "Q1", 0 0;
v0x5c10be9bda30_0 .var "Q2", 0 0;
v0x5c10be9bdaf0_0 .var "Q3", 0 0;
v0x5c10be9bdc40_0 .net "clock", 0 0, v0x5c10be9c3d30_0;  alias, 1 drivers
E_0x5c10be94b230 .event posedge, v0x5c10be9bced0_0;
S_0x5c10be9bde60 .scope module, "Q_reg" "regq" 3 119, 3 17 0, S_0x5c10be99ff00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Qm1";
    .port_info 5 /INPUT 1 "D3";
    .port_info 6 /INPUT 1 "D2";
    .port_info 7 /INPUT 1 "D1";
    .port_info 8 /INPUT 1 "D0";
    .port_info 9 /INPUT 1 "A0";
    .port_info 10 /INPUT 1 "clock";
    .port_info 11 /INPUT 1 "C1";
    .port_info 12 /INPUT 1 "C0";
P_0x5c10be9bdff0 .param/l "Hold" 0 3 21, C4<11>;
P_0x5c10be9be030 .param/l "Load" 0 3 21, C4<00>;
P_0x5c10be9be070 .param/l "Reset" 0 3 21, C4<01>;
P_0x5c10be9be0b0 .param/l "Shift" 0 3 21, C4<10>;
v0x5c10be9be400_0 .net "A0", 0 0, L_0x5c10be9c4dc0;  1 drivers
v0x5c10be9be4c0_0 .net "C0", 0 0, v0x5c10be9c22f0_0;  alias, 1 drivers
v0x5c10be9be580_0 .net "C1", 0 0, v0x5c10be9c23e0_0;  alias, 1 drivers
v0x5c10be9be620_0 .net "D0", 0 0, L_0x5c10be9c4c90;  1 drivers
v0x5c10be9be6e0_0 .net "D1", 0 0, L_0x5c10be9c4b30;  1 drivers
v0x5c10be9be7f0_0 .net "D2", 0 0, L_0x5c10be9c4a40;  1 drivers
v0x5c10be9be8b0_0 .net "D3", 0 0, L_0x5c10be9c49a0;  1 drivers
v0x5c10be9be970_0 .var "Q0", 0 0;
v0x5c10be9bea30_0 .var "Q1", 0 0;
v0x5c10be9beb80_0 .var "Q2", 0 0;
v0x5c10be9bec40_0 .var "Q3", 0 0;
v0x5c10be9bed00_0 .var "Qm1", 0 0;
v0x5c10be9bedc0_0 .net "clock", 0 0, v0x5c10be9c3d30_0;  alias, 1 drivers
S_0x5c10be9bf000 .scope module, "addsub_unit" "addsub" 3 127, 3 48 0, S_0x5c10be99ff00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 1 "r3";
    .port_info 2 /OUTPUT 1 "r2";
    .port_info 3 /OUTPUT 1 "r1";
    .port_info 4 /OUTPUT 1 "r0";
    .port_info 5 /INPUT 1 "a3";
    .port_info 6 /INPUT 1 "a2";
    .port_info 7 /INPUT 1 "a1";
    .port_info 8 /INPUT 1 "a0";
    .port_info 9 /INPUT 1 "b3";
    .port_info 10 /INPUT 1 "b2";
    .port_info 11 /INPUT 1 "b1";
    .port_info 12 /INPUT 1 "b0";
    .port_info 13 /INPUT 1 "control";
L_0x75fbde06e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c10be9bf340_0 .net/2u *"_ivl_10", 31 0, L_0x75fbde06e0a8;  1 drivers
v0x5c10be9bf440_0 .net *"_ivl_12", 0 0, L_0x5c10be9d5be0;  1 drivers
v0x5c10be9bf500_0 .net *"_ivl_14", 3 0, L_0x5c10be9d5d50;  1 drivers
v0x5c10be9bf5c0_0 .net *"_ivl_16", 4 0, L_0x5c10be9d5f00;  1 drivers
L_0x75fbde06e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c10be9bf6a0_0 .net *"_ivl_19", 0 0, L_0x75fbde06e0f0;  1 drivers
v0x5c10be9bf7d0_0 .net *"_ivl_20", 3 0, L_0x5c10be9d6070;  1 drivers
v0x5c10be9bf8b0_0 .net *"_ivl_22", 4 0, L_0x5c10be9d6260;  1 drivers
L_0x75fbde06e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c10be9bf990_0 .net *"_ivl_25", 0 0, L_0x75fbde06e138;  1 drivers
v0x5c10be9bfa70_0 .net *"_ivl_26", 4 0, L_0x5c10be9d63d0;  1 drivers
v0x5c10be9bfbe0_0 .net *"_ivl_28", 3 0, L_0x5c10be9d6580;  1 drivers
v0x5c10be9bfcc0_0 .net *"_ivl_30", 4 0, L_0x5c10be9d6760;  1 drivers
L_0x75fbde06e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c10be9bfda0_0 .net *"_ivl_33", 0 0, L_0x75fbde06e180;  1 drivers
v0x5c10be9bfe80_0 .net *"_ivl_34", 3 0, L_0x5c10be9d6920;  1 drivers
v0x5c10be9bff60_0 .net *"_ivl_36", 4 0, L_0x5c10be9d6b00;  1 drivers
L_0x75fbde06e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c10be9c0040_0 .net *"_ivl_39", 0 0, L_0x75fbde06e1c8;  1 drivers
v0x5c10be9c0120_0 .net *"_ivl_40", 4 0, L_0x5c10be9d6cd0;  1 drivers
v0x5c10be9c0200_0 .net *"_ivl_42", 4 0, L_0x5c10be9d6e10;  1 drivers
v0x5c10be9c03f0_0 .net *"_ivl_6", 31 0, L_0x5c10be9c5a60;  1 drivers
L_0x75fbde06e060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c10be9c04d0_0 .net *"_ivl_9", 30 0, L_0x75fbde06e060;  1 drivers
v0x5c10be9c05b0_0 .net "a0", 0 0, L_0x5c10be9d72c0;  1 drivers
v0x5c10be9c0670_0 .net "a1", 0 0, L_0x5c10be9d7400;  1 drivers
v0x5c10be9c0730_0 .net "a2", 0 0, L_0x5c10be9d7360;  1 drivers
v0x5c10be9c07f0_0 .net "a3", 0 0, L_0x5c10be9d7220;  1 drivers
v0x5c10be9c08b0_0 .net "b0", 0 0, L_0x5c10be9d78c0;  1 drivers
v0x5c10be9c0970_0 .net "b1", 0 0, L_0x5c10be9d7750;  1 drivers
v0x5c10be9c0a30_0 .net "b2", 0 0, L_0x5c10be9d76b0;  1 drivers
v0x5c10be9c0af0_0 .net "b3", 0 0, L_0x5c10be9d7550;  1 drivers
v0x5c10be9c0bb0_0 .net "co", 0 0, L_0x5c10be9c55a0;  alias, 1 drivers
v0x5c10be9c0c70_0 .net "control", 0 0, v0x5c10be9c2050_0;  alias, 1 drivers
v0x5c10be9c0d30_0 .net "r0", 0 0, L_0x5c10be9c5990;  1 drivers
v0x5c10be9c0df0_0 .net "r1", 0 0, L_0x5c10be9c5800;  1 drivers
v0x5c10be9c0eb0_0 .net "r2", 0 0, L_0x5c10be9c5760;  1 drivers
v0x5c10be9c0f70_0 .net "r3", 0 0, L_0x5c10be9c5640;  1 drivers
L_0x5c10be9c55a0 .part L_0x5c10be9d6e10, 4, 1;
L_0x5c10be9c5640 .part L_0x5c10be9d6e10, 3, 1;
L_0x5c10be9c5760 .part L_0x5c10be9d6e10, 2, 1;
L_0x5c10be9c5800 .part L_0x5c10be9d6e10, 1, 1;
L_0x5c10be9c5990 .part L_0x5c10be9d6e10, 0, 1;
L_0x5c10be9c5a60 .concat [ 1 31 0 0], v0x5c10be9c2050_0, L_0x75fbde06e060;
L_0x5c10be9d5be0 .cmp/eq 32, L_0x5c10be9c5a60, L_0x75fbde06e0a8;
L_0x5c10be9d5d50 .concat [ 1 1 1 1], L_0x5c10be9d72c0, L_0x5c10be9d7400, L_0x5c10be9d7360, L_0x5c10be9d7220;
L_0x5c10be9d5f00 .concat [ 4 1 0 0], L_0x5c10be9d5d50, L_0x75fbde06e0f0;
L_0x5c10be9d6070 .concat [ 1 1 1 1], L_0x5c10be9d78c0, L_0x5c10be9d7750, L_0x5c10be9d76b0, L_0x5c10be9d7550;
L_0x5c10be9d6260 .concat [ 4 1 0 0], L_0x5c10be9d6070, L_0x75fbde06e138;
L_0x5c10be9d63d0 .arith/sum 5, L_0x5c10be9d5f00, L_0x5c10be9d6260;
L_0x5c10be9d6580 .concat [ 1 1 1 1], L_0x5c10be9d72c0, L_0x5c10be9d7400, L_0x5c10be9d7360, L_0x5c10be9d7220;
L_0x5c10be9d6760 .concat [ 4 1 0 0], L_0x5c10be9d6580, L_0x75fbde06e180;
L_0x5c10be9d6920 .concat [ 1 1 1 1], L_0x5c10be9d78c0, L_0x5c10be9d7750, L_0x5c10be9d76b0, L_0x5c10be9d7550;
L_0x5c10be9d6b00 .concat [ 4 1 0 0], L_0x5c10be9d6920, L_0x75fbde06e1c8;
L_0x5c10be9d6cd0 .arith/sub 5, L_0x5c10be9d6760, L_0x5c10be9d6b00;
L_0x5c10be9d6e10 .functor MUXZ 5, L_0x5c10be9d6cd0, L_0x5c10be9d63d0, L_0x5c10be9d5be0, C4<>;
S_0x5c10be9c1400 .scope module, "controller" "FSM" 3 133, 3 55 0, S_0x5c10be99ff00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "LM";
    .port_info 1 /OUTPUT 1 "LA0";
    .port_info 2 /OUTPUT 1 "LA1";
    .port_info 3 /OUTPUT 1 "LQ0";
    .port_info 4 /OUTPUT 1 "LQ1";
    .port_info 5 /OUTPUT 1 "AS";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "Qm1";
    .port_info 9 /INPUT 1 "Q0";
    .port_info 10 /INPUT 1 "start";
    .port_info 11 /INPUT 1 "reset";
P_0x5c10be9c15e0 .param/l "Add" 0 3 63, C4<0>;
P_0x5c10be9c1620 .param/l "HD" 0 3 63, C4<0>;
P_0x5c10be9c1660 .param/l "HOLD" 0 3 62, C4<11>;
P_0x5c10be9c16a0 .param/l "LD" 0 3 63, C4<1>;
P_0x5c10be9c16e0 .param/l "LOAD" 0 3 62, C4<00>;
P_0x5c10be9c1720 .param/l "RESETCTRL" 0 3 62, C4<01>;
P_0x5c10be9c1760 .param/l "SHIFT" 0 3 62, C4<10>;
P_0x5c10be9c17a0 .param/l "Sub" 0 3 63, C4<1>;
P_0x5c10be9c17e0 .param/l "s0" 0 3 61, C4<000>;
P_0x5c10be9c1820 .param/l "s1" 0 3 61, C4<001>;
P_0x5c10be9c1860 .param/l "s2" 0 3 61, C4<010>;
P_0x5c10be9c18a0 .param/l "s3" 0 3 61, C4<011>;
P_0x5c10be9c18e0 .param/l "s4" 0 3 61, C4<100>;
v0x5c10be9c2050_0 .var "AS", 0 0;
v0x5c10be9c2110_0 .var "LA0", 0 0;
v0x5c10be9c21b0_0 .var "LA1", 0 0;
v0x5c10be9c2250_0 .var "LM", 0 0;
v0x5c10be9c22f0_0 .var "LQ0", 0 0;
v0x5c10be9c23e0_0 .var "LQ1", 0 0;
v0x5c10be9c2480_0 .var "NEXT_STATE", 2 0;
v0x5c10be9c2520_0 .net "Q0", 0 0, L_0x5c10be9d7960;  1 drivers
v0x5c10be9c25c0_0 .net "Qm1", 0 0, v0x5c10be9bed00_0;  alias, 1 drivers
v0x5c10be9c2690_0 .var "ST", 2 0;
v0x5c10be9c2730_0 .net "clock", 0 0, v0x5c10be9c3d30_0;  alias, 1 drivers
v0x5c10be9c27d0_0 .var "count", 1 0;
v0x5c10be9c2870_0 .var "done", 0 0;
v0x5c10be9c2910_0 .net "reset", 0 0, v0x5c10be9c4130_0;  alias, 1 drivers
v0x5c10be9c29d0_0 .net "start", 0 0, v0x5c10be9c4220_0;  alias, 1 drivers
E_0x5c10be9a34a0 .event posedge, v0x5c10be9c2910_0, v0x5c10be9bced0_0;
E_0x5c10be9a3530/0 .event anyedge, v0x5c10be9c27d0_0, v0x5c10be9c2520_0, v0x5c10be9bed00_0, v0x5c10be9c2690_0;
E_0x5c10be9a3530/1 .event anyedge, v0x5c10be9c29d0_0;
E_0x5c10be9a3530 .event/or E_0x5c10be9a3530/0, E_0x5c10be9a3530/1;
    .scope S_0x5c10be9bd0f0;
T_0 ;
    %wait E_0x5c10be94b230;
    %load/vec4 v0x5c10be9bd4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.3;
T_0.0 ;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x5c10be9bd7a0_0;
    %load/vec4 v0x5c10be9bd6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bd640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bd580_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bd8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bda30_0, 0;
    %assign/vec4 v0x5c10be9bdaf0_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c10be9bde60;
T_1 ;
    %wait E_0x5c10be94b230;
    %load/vec4 v0x5c10be9be580_0;
    %load/vec4 v0x5c10be9be4c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5c10be9be8b0_0;
    %load/vec4 v0x5c10be9be7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9be6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9be620_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bed00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9be970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bea30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9beb80_0, 0;
    %assign/vec4 v0x5c10be9bec40_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5c10be9be970_0;
    %assign/vec4 v0x5c10be9bed00_0, 0;
    %load/vec4 v0x5c10be9bea30_0;
    %assign/vec4 v0x5c10be9be970_0, 0;
    %load/vec4 v0x5c10be9beb80_0;
    %assign/vec4 v0x5c10be9bea30_0, 0;
    %load/vec4 v0x5c10be9bec40_0;
    %assign/vec4 v0x5c10be9beb80_0, 0;
    %load/vec4 v0x5c10be9be400_0;
    %assign/vec4 v0x5c10be9bec40_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c10be9910d0;
T_2 ;
    %wait E_0x5c10be9714a0;
    %load/vec4 v0x5c10be95c160_0;
    %load/vec4 v0x5c10be9a1850_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x5c10be9bcd30_0;
    %load/vec4 v0x5c10be9bcc70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bcbb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bcaf0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcc70_0, 0;
    %assign/vec4 v0x5c10be9bcd30_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcc70_0, 0;
    %assign/vec4 v0x5c10be9bcd30_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5c10be9bca30_0;
    %load/vec4 v0x5c10be9bc920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bc860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bc7c0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcc70_0, 0;
    %assign/vec4 v0x5c10be9bcd30_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5c10be9bcd30_0;
    %load/vec4 v0x5c10be9bcd30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bcc70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bcbb0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcc70_0, 0;
    %assign/vec4 v0x5c10be9bcd30_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5c10be9bcd30_0;
    %load/vec4 v0x5c10be9bcc70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bcbb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c10be9bcaf0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c10be9bcc70_0, 0;
    %assign/vec4 v0x5c10be9bcd30_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c10be9c1400;
T_3 ;
    %wait E_0x5c10be9a3530;
    %load/vec4 v0x5c10be9c2690_0;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %load/vec4 v0x5c10be9c2690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x5c10be9c29d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x5c10be9c2520_0;
    %load/vec4 v0x5c10be9c25c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2250_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c2110_0, 0, 1;
    %store/vec4 v0x5c10be9c21b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5c10be9c22f0_0, 0, 1;
    %store/vec4 v0x5c10be9c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c2050_0, 0, 1;
    %load/vec4 v0x5c10be9c27d0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %store/vec4 v0x5c10be9c2480_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5c10be9c1400;
T_4 ;
    %wait E_0x5c10be9a34a0;
    %load/vec4 v0x5c10be9c2910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c10be9c2690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c10be9c27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c10be9c2870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5c10be9c2480_0;
    %assign/vec4 v0x5c10be9c2690_0, 0;
    %load/vec4 v0x5c10be9c2690_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5c10be9c27d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5c10be9c27d0_0, 0;
T_4.2 ;
    %load/vec4 v0x5c10be9c2690_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x5c10be9c29d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c10be9c27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c10be9c2870_0, 0;
T_4.4 ;
    %load/vec4 v0x5c10be9c2480_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x5c10be9c27d0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %assign/vec4 v0x5c10be9c2870_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c10be95e0b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c3d30_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5c10be9c3d30_0;
    %inv;
    %store/vec4 v0x5c10be9c3d30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5c10be95e0b0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c10be9c4130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c4220_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c10be9c3f00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c10be9c3fa0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c4130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5c10be9c3f00_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5c10be9c3fa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c10be9c4220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c4220_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x5c10be9c3df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0x5c10be970f20;
    %jmp T_6.0;
T_6.1 ;
    %delay 20000, 0;
    %vpi_call 2 53 "$display", "Test 1: Multiplicand = %d, Multiplier = %d, Product = %d", v0x5c10be9c3f00_0, v0x5c10be9c3fa0_0, v0x5c10be9c4040_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c10be9c4130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c4130_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5c10be9c3f00_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5c10be9c3fa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c10be9c4220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c10be9c4220_0, 0, 1;
T_6.2 ;
    %load/vec4 v0x5c10be9c3df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0x5c10be970f20;
    %jmp T_6.2;
T_6.3 ;
    %delay 20000, 0;
    %vpi_call 2 71 "$display", "Test 3: Multiplicand = %d, Multiplier = %d, Product = %d", v0x5c10be9c3f00_0, v0x5c10be9c3fa0_0, v0x5c10be9c4040_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5c10be95e0b0;
T_7 ;
    %vpi_call 2 80 "$display", "Clock | Reset | Start | Multiplicand | Multiplier | Product | Done" {0 0 0};
    %vpi_call 2 81 "$monitor", "  %b   |   %b   |   %b   |      %d      |     %d     |   %d   |   %b", v0x5c10be9c3d30_0, v0x5c10be9c4130_0, v0x5c10be9c4220_0, v0x5c10be9c3f00_0, v0x5c10be9c3fa0_0, v0x5c10be9c4040_0, v0x5c10be9c3df0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testmultiplier.v";
    "multiplier.v";
