$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 32 % pc_in [31:0] $end
  $var wire 32 & alu_result_in [31:0] $end
  $var wire 32 ' mem_data_in [31:0] $end
  $var wire 5 ( rd_in [4:0] $end
  $var wire 2 ) wb_sel [1:0] $end
  $var wire 1 * reg_write_in $end
  $var wire 1 + mem_to_reg_in $end
  $var wire 32 , reg_data_out [31:0] $end
  $var wire 5 - rd_out [4:0] $end
  $var wire 1 . reg_write_out $end
  $scope module wb_stage_pip $end
   $var wire 1 / clk $end
   $var wire 1 0 rst $end
   $var wire 32 1 pc_in [31:0] $end
   $var wire 32 2 alu_result_in [31:0] $end
   $var wire 32 3 mem_data_in [31:0] $end
   $var wire 5 4 rd_in [4:0] $end
   $var wire 2 5 wb_sel [1:0] $end
   $var wire 1 6 reg_write_in $end
   $var wire 1 7 mem_to_reg_in $end
   $var wire 32 8 reg_data_out [31:0] $end
   $var wire 5 9 rd_out [4:0] $end
   $var wire 1 : reg_write_out $end
   $var wire 32 ; pc_4 [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000 (
b00 )
0*
0+
b00000000000000000000000000000000 ,
b00000 -
0.
0/
10
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000 4
b00 5
06
07
b00000000000000000000000000000000 8
b00000 9
0:
b00000000000000000000000000000100 ;
#5
1#
1/
#10
0#
0/
#15
1#
1/
#20
0#
0$
0/
00
#25
1#
1/
#30
0#
b00000000000000000000000100000000 %
b11011110101011011011111011101111 &
b10101010101010101010101010101010 '
b00101 (
1*
0/
b00000000000000000000000100000000 1
b11011110101011011011111011101111 2
b10101010101010101010101010101010 3
b00101 4
16
b00000000000000000000000100000100 ;
#35
1#
b11011110101011011011111011101111 ,
b00101 -
1.
1/
b11011110101011011011111011101111 8
b00101 9
1:
#40
0#
b00010001000100010001000100010001 &
b00010010001101000101011001111000 '
b01010 (
b01 )
0/
b00010001000100010001000100010001 2
b00010010001101000101011001111000 3
b01010 4
b01 5
#45
1#
b00010010001101000101011001111000 ,
b01010 -
1/
b00010010001101000101011001111000 8
b01010 9
#50
0#
b00000000000000000000001000000000 %
b00111 (
b10 )
0/
b00000000000000000000001000000000 1
b00111 4
b10 5
b00000000000000000000001000000100 ;
#55
1#
b00000000000000000000001000000100 ,
b00111 -
1/
b00000000000000000000001000000100 8
b00111 9
#60
0#
b00000000000000000000001100000000 %
b10001000100010001000100010001000 &
b11111111111111111111111111111111 '
b01111 (
b11 )
0/
b00000000000000000000001100000000 1
b10001000100010001000100010001000 2
b11111111111111111111111111111111 3
b01111 4
b11 5
b00000000000000000000001100000100 ;
#65
1#
b00000000000000000000000000000000 ,
b01111 -
1/
b00000000000000000000000000000000 8
b01111 9
