Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 14:33:40 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RO_PUF_control_sets_placed.rpt
| Design       : RO_PUF
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              84 |           22 |
| Yes          | No                    | No                     |             158 |           49 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------+-------------------------------+------------------+----------------+--------------+
|        Clock Signal        |          Enable Signal          |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------+-------------------------------+------------------+----------------+--------------+
|  display_driver/my_clk/CLK |                                 |                               |                1 |              2 |         2.00 |
|  clk_50MHz_IBUF_BUFG       |                                 | ro_index[3]_i_1_n_0           |                1 |              4 |         4.00 |
|  clk_50MHz_IBUF_BUFG       |                                 |                               |               13 |             17 |         1.31 |
|                            |                                 |                               |               21 |             27 |         1.29 |
|  clk_50MHz_IBUF_BUFG       |                                 | display_driver/my_clk/tmp_clk |                9 |             32 |         3.56 |
|  clk_50MHz_IBUF_BUFG       |                                 | std_counter[31]_i_1_n_0       |               12 |             48 |         4.00 |
|  clk_50MHz_IBUF_BUFG       | calculated_challenge[5]_i_1_n_0 |                               |               49 |            158 |         3.22 |
+----------------------------+---------------------------------+-------------------------------+------------------+----------------+--------------+


