
---------- Begin Simulation Statistics ----------
final_tick                                 1734536000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51546                       # Simulator instruction rate (inst/s)
host_mem_usage                                2369416                       # Number of bytes of host memory used
host_op_rate                                    98605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.69                       # Real time elapsed on the host
host_tick_rate                               73215486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1221153                       # Number of instructions simulated
sim_ops                                       2336020                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001735                       # Number of seconds simulated
sim_ticks                                  1734536000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1721225                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1099419                       # number of cc regfile writes
system.cpu.committedInsts                     1221153                       # Number of Instructions Simulated
system.cpu.committedOps                       2336020                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.420409                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.420409                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    288933                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   183168                       # number of floating regfile writes
system.cpu.idleCycles                           59335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28729                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   320354                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.936819                       # Inst execution rate
system.cpu.iew.exec_refs                       744411                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     292795                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  229100                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                506912                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                325                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3168                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               343581                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3864479                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                451616                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             59158                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3359485                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2257                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 15922                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27261                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 18477                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17292                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11437                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3881829                       # num instructions consuming a value
system.cpu.iew.wb_count                       3295229                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601390                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2334495                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.899774                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3351030                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4621802                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2474112                       # number of integer regfile writes
system.cpu.ipc                               0.704022                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.704022                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            101780      2.98%      2.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2446955     71.58%     74.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2484      0.07%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4911      0.14%     74.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4951      0.14%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3250      0.10%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                48934      1.43%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  684      0.02%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15924      0.47%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               18970      0.55%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2948      0.09%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               4      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               4      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              24      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             15      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               364441     10.66%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              200835      5.87%     94.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          101989      2.98%     97.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          99507      2.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3418643                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  337831                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              640469                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       289822                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             551275                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      140403                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.041070                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   78402     55.84%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   3248      2.31%     58.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    111      0.08%     58.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   226      0.16%     58.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   12      0.01%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6390      4.55%     62.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18987     13.52%     76.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             24311     17.32%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8712      6.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3119435                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8035849                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3005407                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4841823                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3862976                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3418643                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1503                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1528453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             23427                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1400                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1720661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1675202                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.040735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.764901                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              947041     56.53%     56.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               83806      5.00%     61.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               80937      4.83%     66.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               75985      4.54%     70.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               85297      5.09%     75.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               89038      5.32%     81.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              127418      7.61%     88.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               91318      5.45%     94.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               94362      5.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1675202                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.970925                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4963                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            24058                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               506912                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              343581                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1431488                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1734537                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    60                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests        27990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops          513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests        57011                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops           513                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                  486408                       # Number of BP lookups
system.cpu.branchPred.condPredicted            369276                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             26576                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               242656                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  181281                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             74.706993                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   29746                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           37933                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12375                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            25558                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1527                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1421467                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             103                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             23406                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      1477607                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.580948                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.703491                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          944708     63.93%     63.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          101062      6.84%     70.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           92301      6.25%     77.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           88611      6.00%     83.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           30507      2.06%     85.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           18734      1.27%     86.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           15224      1.03%     87.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           14199      0.96%     88.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          172261     11.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      1477607                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1221153                       # Number of instructions committed
system.cpu.commit.opsCommitted                2336020                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      422973                       # Number of memory references committed
system.cpu.commit.loads                        267090                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     261135                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     119713                       # Number of committed floating point instructions.
system.cpu.commit.integer                     2243217                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 13360                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        32963      1.41%      1.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1805176     77.28%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         2156      0.09%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         3876      0.17%     78.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         2870      0.12%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2402      0.10%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32530      1.39%     80.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          486      0.02%     80.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        12770      0.55%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        16607      0.71%     81.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1145      0.05%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           17      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           12      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       245342     10.50%     92.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       129733      5.55%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        21748      0.93%     98.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        26150      1.12%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      2336020                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        172261                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                   151264                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                908934                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    486606                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                101137                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  27261                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               164315                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3837                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                4290676                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 18308                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      453384                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      292927                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1054                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              75007                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        2437326                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      486408                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             223402                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       1562729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   61968                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  554                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5907                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                    355615                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1689                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            1675202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.877366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.481753                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   895260     53.44%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    33162      1.98%     55.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    63890      3.81%     59.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    58570      3.50%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    57572      3.44%     66.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    42909      2.56%     68.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    61086      3.65%     72.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    29855      1.78%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   432898     25.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              1675202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.280425                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.405174                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      356537                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1221                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data          459101                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total              459101                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data         478258                       # number of overall hits
system.cpu.l1d.overall_hits::total             478258                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data        110473                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total            110473                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data       110698                       # number of overall misses
system.cpu.l1d.overall_misses::total           110698                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   6153401000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   6153401000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   6153401000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   6153401000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data       569574                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total          569574                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data       588956                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total         588956                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.193957                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.193957                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.187956                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.187956                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 55700.496954                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 55700.496954                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 55587.282516                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 55587.282516                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  1                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks          11330                       # number of writebacks
system.cpu.l1d.writebacks::total                11330                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        84193                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          84193                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        84193                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         84193                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data        26280                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total        26280                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data        26430                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total        26430                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data   1728824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total   1728824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data   1734416000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total   1734416000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.046140                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.046140                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.044876                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.044876                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 65784.779300                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 65784.779300                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 65623.004162                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 65623.004162                       # average overall mshr miss latency
system.cpu.l1d.replacements                     25915                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data         313478                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total             313478                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data       100191                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total           100191                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data   5444276000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total   5444276000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data       413669                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total         413669                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.242201                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.242201                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 54338.972562                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 54338.972562                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data        84189                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total         84189                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data        16002                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total        16002                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data   1030159000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total   1030159000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.038683                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.038683                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 64376.890389                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 64376.890389                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data        145623                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total            145623                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data        10282                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total           10282                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data    709125000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total    709125000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data       155905                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total        155905                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.065950                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.065950                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 68967.613305                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 68967.613305                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data        10278                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total        10278                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data    698665000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total    698665000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.065925                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.065925                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 67976.746449                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 67976.746449                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data        19157                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total            19157                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          225                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            225                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data        19382                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total        19382                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.011609                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.011609                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          150                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          150                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data      5592000                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total      5592000                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.007739                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.007739                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data        37280                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total        37280                       # average SoftPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              502.983325                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                 330558                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs                25915                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                12.755470                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               166000                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   502.983325                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.982389                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.982389                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses              4738075                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses             4738075                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst          352313                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total              352313                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst         352313                       # number of overall hits
system.cpu.l1i.overall_hits::total             352313                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          3302                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              3302                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         3302                       # number of overall misses
system.cpu.l1i.overall_misses::total             3302                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst    209793000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total    209793000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst    209793000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total    209793000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst       355615                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total          355615                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst       355615                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total         355615                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.009285                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.009285                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.009285                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.009285                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 63535.130224                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 63535.130224                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 63535.130224                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 63535.130224                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_hits::.cpu.inst          710                       # number of demand (read+write) MSHR hits
system.cpu.l1i.demand_mshr_hits::total            710                       # number of demand (read+write) MSHR hits
system.cpu.l1i.overall_mshr_hits::.cpu.inst          710                       # number of overall MSHR hits
system.cpu.l1i.overall_mshr_hits::total           710                       # number of overall MSHR hits
system.cpu.l1i.demand_mshr_misses::.cpu.inst         2592                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         2592                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         2592                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         2592                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst    170698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total    170698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst    170698000                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total    170698000                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.007289                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.007289                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.007289                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.007289                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 65855.709877                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 65855.709877                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 65855.709877                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 65855.709877                       # average overall mshr miss latency
system.cpu.l1i.replacements                      2074                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst         352313                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total             352313                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         3302                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             3302                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst    209793000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total    209793000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst       355615                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total         355615                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.009285                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.009285                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 63535.130224                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 63535.130224                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_hits::.cpu.inst          710                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_hits::total           710                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         2592                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         2592                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst    170698000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total    170698000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.007289                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.007289                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 65855.709877                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 65855.709877                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              505.931617                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                 263297                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 2079                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               126.645984                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                78000                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   505.931617                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.988148                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.988148                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses              2847511                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses             2847511                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       19871                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  239822                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   53                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 190                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 187698                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   1734536000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  27261                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   202467                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  297747                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1361                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    528718                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                617648                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                4113845                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5758                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  75449                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3270                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 525042                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             4635124                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    10346186                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  5957592                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    374483                       # Number of floating rename lookups
system.cpu.rename.committedMaps               2780199                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1854919                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      65                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    412058                       # count of insts added to the skid buffer
system.cpu.rob.reads                          5014434                       # The number of ROB reads
system.cpu.rob.writes                         7713270                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1221153                       # Number of Instructions committed
system.cpu.thread_0.numOps                    2336020                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp            18743                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty        14908                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict          23631                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeReq              3                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeResp             3                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq           10275                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp          10275                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq        18744                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port        78775                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         7254                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total                86029                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      2416448                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       165632                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total               2582080                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                          10553                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                   229184                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples           39572                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.013494                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.115380                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                 39038     98.65%     98.65% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                   534      1.35%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total             39572                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          68341000                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             3.9                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         52858998                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            3.0                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy          5190991                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.3                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst             233                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1848                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2081                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            233                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1848                       # number of overall hits
system.l2cache.overall_hits::total               2081                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2356                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         24579                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             26935                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2356                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        24579                       # number of overall misses
system.l2cache.overall_misses::total            26935                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    162880000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   1659716000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1822596000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    162880000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   1659716000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1822596000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2589                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        26427                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           29016                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2589                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        26427                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          29016                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.910004                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.930072                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.928281                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.910004                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.930072                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.928281                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69134.125637                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67525.774035                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67666.456284                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69134.125637                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67525.774035                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67666.456284                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           3578                       # number of writebacks
system.l2cache.writebacks::total                 3578                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2356                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        24579                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        26935                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2356                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        24579                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        26935                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    160525000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1635137000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1795662000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    160525000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1635137000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1795662000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.910004                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.930072                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.928281                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.910004                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.930072                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.928281                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 68134.550085                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66525.774035                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 66666.493410                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 68134.550085                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66525.774035                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 66666.493410                       # average overall mshr miss latency
system.l2cache.replacements                     10550                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        11330                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11330                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        11330                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11330                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          511                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          511                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            3                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               3                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          126                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              126                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        10149                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          10149                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    676029000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    676029000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        10275                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        10275                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.987737                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.987737                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66610.404966                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66610.404966                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        10149                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        10149                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    665880000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    665880000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.987737                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.987737                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65610.404966                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65610.404966                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          233                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1722                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1955                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2356                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        14430                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        16786                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    162880000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    983687000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1146567000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2589                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        16152                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18741                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.910004                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.893388                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.895683                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69134.125637                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68169.577270                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68304.956511                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2356                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        14430                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        16786                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    160525000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    969257000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1129782000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.910004                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.893388                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.895683                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68134.550085                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67169.577270                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67305.016085                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            13406.828059                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  20915                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10550                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.982464                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   652.521532                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 12754.306527                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.039827                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.778461                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.818288                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         5324                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3        10160                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               938982                       # Number of tag accesses
system.l2cache.tags.data_accesses              938982                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples      3578.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2355.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     24577.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000324259652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           210                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           210                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                57483                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3311                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        26934                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        3578                       # Number of write requests accepted
system.mem_ctrl.readBursts                      26934                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      3578                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.42                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       40.11                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  26934                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  3578                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    14504                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     9061                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     3203                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      135                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                     196                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                     211                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                     212                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                     214                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                     213                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                     214                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                     212                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                     212                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                     211                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                     211                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::64                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      128.090476                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      46.545058                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1104.493959                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            208     99.05%     99.05% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::15872-16127            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            210                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.766667                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.736021                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.029625                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               133     63.33%     63.33% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      0.48%     63.81% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                68     32.38%     96.19% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 8      3.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            210                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  1723776                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                228992                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     993.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     132.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                     1734432000                       # Total gap between requests
system.mem_ctrl.avgGap                       56844.26                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       150720                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data      1572928                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks       225344                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 86893555.394641563296                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 906829261.543144702911                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 129916012.120820775628                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2355                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        24579                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks         3578                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     62872862                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    615793538                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks  67998718790                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     26697.61                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     25053.64                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  19004672.66                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       150720                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data      1573056                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        1723776                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       150720                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       150720                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks       228992                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total       228992                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2355                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        24579                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           26934                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks         3578                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           3578                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst      86893555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     906903056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         993796612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst     86893555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total     86893555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    132019168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        132019168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    132019168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst     86893555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    906903056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1125815780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 26932                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                 3521                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           696                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1           748                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           679                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           779                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           725                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5           881                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           796                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           763                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          1033                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9           969                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10          856                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          970                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          913                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13          899                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          948                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15         1014                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::16          965                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::17          845                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::18          765                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::19          825                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::20          980                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::21          820                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::22         1041                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::23          811                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::24          859                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::25          734                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::26          793                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::27          841                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::28          820                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::29          767                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::30          728                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::31          669                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            54                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             6                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2            15                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3           106                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4            60                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5           108                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6            74                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7           127                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8           228                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9           128                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10          133                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11          162                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12          187                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13          190                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14          123                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15          181                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::16           86                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::17           55                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::18           56                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::19           80                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::20          126                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::21          120                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::22          129                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::23          109                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::24          121                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::25           95                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::26           80                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::27          126                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::28          128                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::29           79                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::30          144                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::31          105                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                207571856                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               89737424                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           678666400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  7707.26                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            25199.26                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                23618                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                2894                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             87.69                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            82.19                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         3921                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   496.118337                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   299.603825                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   408.269202                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          912     23.26%     23.26% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          776     19.79%     43.05% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          316      8.06%     51.11% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511          215      5.48%     56.59% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639          182      4.64%     61.23% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767          104      2.65%     63.89% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           96      2.45%     66.34% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           71      1.81%     68.15% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1249     31.85%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         3921                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                1723648                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten              225344                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               993.722817                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               129.916012                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     5.85                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 5.17                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.68                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                87.06                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy     5557616.064000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy     7363901.260800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy    57496144.339200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy   7073489.472000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 307553833.238401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 1085546983.449602                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy 298212987.072000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   1768804954.896000                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower   1019.756843                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    449954348                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     77700000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1206881652                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy     6733385.568000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy     8893901.016000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy    55788379.718400                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy   6160174.944000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 307553833.238401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 1261805975.639999                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy 162782349.004800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   1809717999.129600                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower   1043.344156                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    238937966                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     77700000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1417898034                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16785                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3578                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6972                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10149                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16785                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port        64418                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total        64418                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  64418                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port      1952768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total      1952768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1952768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26934                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26934    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26934                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1734536000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            41062000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           66527600                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
