
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1232default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
≠
Loading clock regions from %s
13*device2v
b/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml2default:defaultZ21-13
Æ
Loading clock buffers from %s
11*device2w
c/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml2default:defaultZ21-11
©
&Loading clock placement rules from %s
318*place2i
U/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml2default:defaultZ30-318
ß
)Loading package pin functions from %s...
17*device2e
Q/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml2default:defaultZ21-17
´
Loading package from %s
16*device2z
f/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml2default:defaultZ21-16
ú
Loading io standards from %s
15*device2f
R/opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml2default:defaultZ21-15
®
+Loading device configuration modes from %s
14*device2d
P/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
ê
Parsing XDC File [%s]
179*designutils2Z
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:defaultZ20-179
ı
No cells matched '%s'.
180*	planAhead2D
0get_cells -hier -filter { NAME =~ *clk_gen_pll }2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
952default:default8@Z12-180
◊
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
952default:default8@Z17-55
 
No cells matched '%s'.
180*	planAhead2ó
Ç*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1302default:default8@Z12-180
ÿ
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1302default:default8@Z17-55
 
No cells matched '%s'.
180*	planAhead2ó
Ç*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[6].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1312default:default8@Z12-180
ÿ
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1312default:default8@Z17-55
 
No cells matched '%s'.
180*	planAhead2ó
Ç*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1322default:default8@Z12-180
ÿ
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1322default:default8@Z17-55
 
No cells matched '%s'.
180*	planAhead2ó
Ç*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1332default:default8@Z12-180
ÿ
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1332default:default8@Z17-55
 
No cells matched '%s'.
180*	planAhead2ó
Ç*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[4].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1422default:default8@Z12-180
ÿ
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1422default:default8@Z17-55
 
No cells matched '%s'.
180*	planAhead2ó
Ç*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1432default:default8@Z12-180
ÿ
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1432default:default8@Z17-55
 
No cells matched '%s'.
180*	planAhead2ó
Ç*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1442default:default8@Z12-180
ÿ
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1442default:default8@Z17-55
 
No cells matched '%s'.
180*	planAhead2ó
Ç*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1452default:default8@Z12-180
ÿ
"'%s' expects at least one object.
55*common2 
set_property2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1452default:default8@Z17-55
—
No cells matched '%s'.
180*	planAhead2
*fS2MsgOut*2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1612default:default8@Z12-180
í
wExpecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument.
1433*	planAhead2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1612default:default8@Z12-1433
˛
No nets matched '%s'.
507*	planAhead2M
9*/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/user_resetdone*2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1862default:default8@Z12-507
ﬂ
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2"
set_false_path2default:default2a
M-through [get_nets */pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/user_resetdone*]2default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
1862default:default8@Z12-1387
π
%Done setting XDC timing constraints.
35*timing2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
2032default:default8@Z38-35
÷
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2H
scemi_clkgen_pll/CLKOUT0scemi_clkgen_pll/CLKOUT02default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
2032default:default8@Z38-3
‰
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2V
scemi_scemi_clkgen_mmcm/CLKOUT0scemi_scemi_clkgen_mmcm/CLKOUT02default:default2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
2032default:default8@Z38-3
¨
Deriving generated clocks
2*timing2\
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:default2
2032default:default8@Z38-2
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:192default:default2
00:00:172default:default2
1837.4652default:default2
570.0472default:defaultZ17-268
ô
Finished Parsing XDC File [%s]
178*designutils2Z
F/mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi/fpga/xilinx/default.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
ï
!Unisim Transformation Summary:
%s111*project2ÿ
√  A total of 85 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 84 instances
2default:defaultZ1-111
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:422default:default2
00:00:422default:default2
1837.4652default:default2
1083.4382default:defaultZ17-268


End Record