From 6f76f7034b1049d579177b944b35a48f5657028d Mon Sep 17 00:00:00 2001
From: ssuloev <ssuloev@orpaltech.com>
Date: Fri, 12 May 2023 17:58:41 +0300
Subject: [PATCH] sun8i-h3: add DT-overlays

---
 arch/arm/boot/dts/Makefile                    |   2 +
 arch/arm/boot/dts/overlays/Makefile           |  29 +++++
 .../dts/overlays/README.sun8i-h3-overlays     |   1 +
 .../overlays/sun8i-h3-audioinjector-pi.dts    |  45 ++++++++
 arch/arm/boot/dts/overlays/sun8i-h3-dht11.dts |  29 +++++
 .../dts/overlays/sun8i-h3-ertft0356-drm.dts   | 102 ++++++++++++++++++
 .../boot/dts/overlays/sun8i-h3-esp32-spi.dts  |  29 +++++
 .../boot/dts/overlays/sun8i-h3-fixup.scr-cmd  |  89 +++++++++++++++
 .../boot/dts/overlays/sun8i-h3-gpio-reset.dts |  24 +++++
 .../overlays/sun8i-h3-gy-pcm5102-sound.dts    |  34 ++++++
 .../boot/dts/overlays/sun8i-h3-nrf24-spi.dts  |  75 +++++++++++++
 arch/arm/boot/dts/overlays/sun8i-h3-pwm.dts   |  40 +++++++
 .../boot/dts/overlays/sun8i-h3-spi-cs1.dts    |  41 +++++++
 .../arm/boot/dts/overlays/sun8i-h3-spidev.dts |  42 ++++++++
 arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts |  22 ++++
 arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts |  22 ++++
 arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts |  22 ++++
 .../boot/dts/overlays/sun8i-h3-usbhost0.dts   |  20 ++++
 .../boot/dts/overlays/sun8i-h3-usbhost1.dts   |  27 +++++
 .../boot/dts/overlays/sun8i-h3-usbhost2.dts   |  20 ++++
 .../boot/dts/overlays/sun8i-h3-usbhost3.dts   |  20 ++++
 .../dts/overlays/sun8i-h3-waveshare35-drm.dts |  69 ++++++++++++
 22 files changed, 804 insertions(+)
 create mode 100644 arch/arm/boot/dts/overlays/Makefile
 create mode 100644 arch/arm/boot/dts/overlays/README.sun8i-h3-overlays
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-audioinjector-pi.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-dht11.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-ertft0356-drm.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-esp32-spi.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-fixup.scr-cmd
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-gpio-reset.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-gy-pcm5102-sound.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-nrf24-spi.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-pwm.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-spi-cs1.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-spidev.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-usbhost0.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-usbhost1.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-usbhost2.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-usbhost3.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-h3-waveshare35-drm.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index efe4152..108a3a1 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -1653,3 +1653,5 @@ dtb-$(CONFIG_ARCH_ASPEED) += \
 	aspeed-bmc-vegman-n110.dtb \
 	aspeed-bmc-vegman-rx20.dtb \
 	aspeed-bmc-vegman-sx20.dtb
+
+subdir-y	:= overlays
diff --git a/arch/arm/boot/dts/overlays/Makefile b/arch/arm/boot/dts/overlays/Makefile
new file mode 100644
index 0000000..0155102
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/Makefile
@@ -0,0 +1,29 @@
+# SPDX-License-Identifier: GPL-2.0
+ifeq ($(CONFIG_OF_OVERLAY),y)
+
+dtbo-$(CONFIG_MACH_SUN8I) += \
+	sun8i-h3-audioinjector-pi.dtbo \
+	sun8i-h3-gpio-reset.dtbo \
+	sun8i-h3-nrf24-spi.dtbo \
+	sun8i-h3-esp32-spi.dtbo \
+	sun8i-h3-pwm.dtbo \
+	sun8i-h3-spi-cs1.dtbo \
+	sun8i-h3-spidev.dtbo \
+	sun8i-h3-uart1.dtbo \
+	sun8i-h3-uart2.dtbo \
+	sun8i-h3-uart3.dtbo \
+	sun8i-h3-usbhost0.dtbo \
+	sun8i-h3-usbhost2.dtbo \
+	sun8i-h3-usbhost3.dtbo \
+	sun8i-h3-ertft0356-drm.dtbo \
+	sun8i-h3-waveshare35-drm.dtbo
+
+scr-$(CONFIG_MACH_SUN8I) += sun8i-h3-fixup.scr
+
+dtbotxt-$(CONFIG_MACH_SUN8I) += README.sun8i-h3-overlays
+
+targets	+= $(dtbo-y) $(scr-y) $(dtbotxt-y)
+
+endif
+
+extra-y	:= $(dtbo-y) $(scr-y) $(dtbotxt-y)
diff --git a/arch/arm/boot/dts/overlays/README.sun8i-h3-overlays b/arch/arm/boot/dts/overlays/README.sun8i-h3-overlays
new file mode 100644
index 0000000..ae59524
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/README.sun8i-h3-overlays
@@ -0,0 +1 @@
+# overlays for sun8i-h3 (Allwinner H3)
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-audioinjector-pi.dts b/arch/arm/boot/dts/overlays/sun8i-h3-audioinjector-pi.dts
new file mode 100644
index 0000000..e1aa824
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-audioinjector-pi.dts
@@ -0,0 +1,45 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&i2s0>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2s0_pins_bclk>, <&i2s0_pins_lrck>,
+				    <&i2s0_pins_do0>, <&i2s0_pins_di>;
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c0>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			wm8731: wm8731@1a {
+				#sound-dai-cells = <0>;
+				compatible = "wlf,wm8731";
+				reg = <0x1a>;
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/";
+		__overlay__ {
+			sound {
+				compatible = "flatmax,audioinjector-pi-sound";
+				cpu-node = <&i2s0>;
+				codec-node = <&wm8731>;
+				hw-audio-format = <1>; /*I2S*/
+				status = "okay";
+                        };
+                };
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-dht11.dts b/arch/arm/boot/dts/overlays/sun8i-h3-dht11.dts
new file mode 100644
index 0000000..8da5556
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-dht11.dts
@@ -0,0 +1,29 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+                target = <&pio>;
+                __overlay__ {
+                        dht11_pins_0: dht11_pins_0 {
+                                pins = "PA8";           /*pin 31 on 40-pin GPIO connector*/
+                                function = "gpio_in";	/*in*/
+                        };
+                };
+        };
+
+	fragment@1 {
+		target-path="/";
+		__overlay__ {
+			dht11_0: dht11@0 {
+				compatible = "dht11";
+				pinctrl-names = "default";
+                                pinctrl-0 = <&dht11_pins_0>;
+				gpios = <&pio 0 8 0>;
+				status = "okay";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-ertft0356-drm.dts b/arch/arm/boot/dts/overlays/sun8i-h3-ertft0356-drm.dts
new file mode 100644
index 0000000..0fab091
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-ertft0356-drm.dts
@@ -0,0 +1,102 @@
+/*
+ * Device Tree overlay for EastRising 3.5inch TFT LCD 
+ * on SPI bus via TinyDRM
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&pio>;
+		__overlay__ {
+			ertft_tp_pins: ertft_tp_pins {
+                                pins = "PA1";
+                                function = "gpio_in";
+                        };
+
+			ertft_pin_rst: ertft_pin_rst {
+                                pins = "PA2";
+                                function = "gpio_out";
+                        };
+
+			ertft_pin_dc: ertft_pin_dc {
+                                pins = "PC7";
+                                function = "gpio_out";
+                        };
+
+			ertft_pin_bl: ertft_pin_bl {
+				pins = "PA3";
+				function = "gpio_out";
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			ertft_0: ertft@0 {
+				compatible = "eastrising,er-tft035-6",
+					     "ilitek,ili9488";
+				reg = <0>;
+				spi-max-frequency = <20000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ertft_pin_rst &ertft_pin_dc &ertft_pin_bl>;
+
+				reset-gpios = <&pio 0 2 GPIO_ACTIVE_HIGH>;	/* PA2 */
+				dc-gpios = <&pio 2 7 GPIO_ACTIVE_HIGH>;		/* PC7 */
+
+				rotation = <0>;
+				backlight = <&ertft_bl>;
+				status = "disabled";
+			};
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc";
+		__overlay__ {
+			ertft_bl: backlight {
+				compatible = "gpio-backlight";
+				gpios = <&pio 0 3 GPIO_ACTIVE_HIGH>;	/* PA3 */
+			};
+		};
+	};
+
+	fragment@3 {
+		target = <&i2c0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			ertft_tp {
+				compatible = "focaltech,ft6236";
+				reg = <0x38>;
+
+				pinctrl-names = "default";
+                                pinctrl-0 = <&ertft_tp_pins>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <0 1 IRQ_TYPE_EDGE_FALLING>;	/* PA1 */
+
+				touchscreen-size-x = <320>;
+				touchscreen-size-y = <480>;
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				touchscreen-swapped-x-y;
+				status = "disabled";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-esp32-spi.dts b/arch/arm/boot/dts/overlays/sun8i-h3-esp32-spi.dts
new file mode 100644
index 0000000..a886ffb
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-esp32-spi.dts
@@ -0,0 +1,29 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&spi0>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			esp32_spi@0 {
+				compatible = "espressif,esp32-spi";
+				reg = <0>;			/* CS0 */
+				spi-max-frequency = <2000000>;
+				spi-cpol;
+				spi-cpha;
+				handshake-gpios = <&pio 0 7 0>;	/*PA7*/
+				dataready-gpios = <&pio 0 8 0>;	/*PA8*/
+				reset-gpios	= <&pio 0 9 0>;	/*PA9*/
+				status = "okay";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-fixup.scr-cmd b/arch/arm/boot/dts/overlays/sun8i-h3-fixup.scr-cmd
new file mode 100644
index 0000000..43cad0f
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-fixup.scr-cmd
@@ -0,0 +1,89 @@
+# overlays fixup script
+# implements (or rather substitutes) overlay arguments functionality
+# using u-boot scripting, environment variables and "fdt" command
+
+
+if test -n "${param_i2s0_slot_width}"; then
+	fdt set /soc/i2s@1c22000 allwinner,slot-width-override "<${param_i2s0_slot_width}>";
+fi
+
+if test -n "${param_spidev_spi_bus}"; then
+        test "${param_spidev_spi_bus}" = "0" && setenv tmp_spi_path "spi@1c68000"
+        test "${param_spidev_spi_bus}" = "1" && setenv tmp_spi_path "spi@1c69000"
+
+        fdt set /soc/${tmp_spi_path} status "okay"
+        fdt set /soc/${tmp_spi_path}/spidev status "okay"
+
+        if test -n "${param_spidev_max_freq}"; then
+                fdt set /soc/${tmp_spi_path}/spidev spi-max-frequency "<${param_spidev_max_freq}>"
+        fi
+        if test "${param_spidev_spi_cs}" = "1"; then
+                fdt set /soc/${tmp_spi_path}/spidev reg "<1>"
+        fi
+
+        env delete tmp_spi_path
+fi
+
+if test -n "${param_nrf24_spi_bus}"; then
+        test "${param_nrf24_spi_bus}" = "0" && setenv tmp_spi_path "spi@1c68000"
+        test "${param_nrf24_spi_bus}" = "1" && setenv tmp_spi_path "spi@1c69000"
+
+        fdt set /soc/${tmp_spi_path} status "okay"
+        fdt set /soc/${tmp_spi_path}/nrf24 status "okay"
+
+        if test -n "${param_nrf24_max_freq}"; then
+                fdt set /soc/${tmp_spi_path}/nrf24 spi-max-frequency "<${param_nrf24_max_freq}>"
+        fi
+        if test -n "${param_nrf24_spi_cs}"; then
+                fdt set /soc/${tmp_spi_path}/nrf24 reg "<${param_nrf24_spi_cs}>"
+        fi
+
+	emv delete nrf24_node
+fi
+
+if test "${param_waveshare35_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@1c68000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/ws35-lcd@0 status "okay"
+	fdt set /soc/${tmp_spi_path}/ws35-ts@1 status "okay"
+
+	if test -n "${param_waveshare35_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/ws35-lcd@0 spi-max-frequency "<${param_waveshare35_max_freq}>"
+	fi
+	if test -n "${param_waveshare35_rotation}"; then
+		fdt set /soc/${tmp_spi_path}/ws35-lcd@0 rotation "<${param_waveshare35_rotation}>"
+	fi
+
+	env delete tmp_spi_path
+fi
+
+if test "${param_ertft_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@1c68000"
+	setenv tmp_i2c_path "i2c@1c2ac00"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/ertft status "okay"
+	fdt set /soc/${tmp_i2c_path} status "okay"
+	fdt set /soc/${tmp_i2c_path}/ertft_tp status "okay"
+
+	if test -n "${param_ertft_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/ertft spi-max-frequency "<${param_ertft_max_freq}>"
+	fi
+	if test -n "${param_ertft_rotation}"; then
+		fdt set /soc/${tmp_spi_path}/ertft rotation "<${param_ertft_rotation}>"
+	fi
+
+	if test "${param_ertft_tp_inverted_x}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-inverted-x
+	fi
+	if test "${param_ertft_tp_inverted_y}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-inverted-y
+	fi
+	if test "${param_ertft_tp_swapped_x_y}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-swapped-x-y
+	fi
+
+	env delete tmp_spi_path
+	env delete tmp_i2c_path
+fi
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-gpio-reset.dts b/arch/arm/boot/dts/overlays/sun8i-h3-gpio-reset.dts
new file mode 100644
index 0000000..c005a23
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-gpio-reset.dts
@@ -0,0 +1,24 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			rstc_gpio: gpio-reset-controller@0 {
+				compatible = "linux,gpio-reset-controller";
+				#reset-cells = <1>;
+
+				lcd0-reset {
+					gpios = <&pio 2 7 GPIO_ACTIVE_LOW>; /*PC7*/
+					duration-ms = <20>;
+					max-resets = <1>;
+				};
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-gy-pcm5102-sound.dts b/arch/arm/boot/dts/overlays/sun8i-h3-gy-pcm5102-sound.dts
new file mode 100644
index 0000000..da479c8
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-gy-pcm5102-sound.dts
@@ -0,0 +1,34 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&i2s0>;
+		__overlay__ {
+			pinctrl-0 = <&i2s0_pins_bclk>,
+				    <&i2s0_pins_lrck>,
+				    <&i2s0_pins_do0>;
+			pinctrl-names = "default";
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target-path = "/soc/";
+		__overlay__ {
+			pcm5102: pcm5102a-i2s@0 {
+				compatible = "ti,pcm5102a";
+				status = "okay";
+			};
+
+			sound-pcm5102 {
+				compatible = "orpaltech,gy-pcm5102-sound";
+				cpu-node = <&i2s0>;
+				codec-node = <&pcm5102>;
+				status = "okay";
+                        };
+                };
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-nrf24-spi.dts b/arch/arm/boot/dts/overlays/sun8i-h3-nrf24-spi.dts
new file mode 100644
index 0000000..a097e1c
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-nrf24-spi.dts
@@ -0,0 +1,75 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+        compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+                target = <&pio>;
+                __overlay__ {
+                        nrf0_irq_pin: nrf0_irq_pin {
+				pins = "PA3";		/*pin 15 on 40-pin GPIO connector*/
+				function = "gpio_in";
+			};
+
+			nrf0_ce_pin: nrf0_ce_pin {
+				pins = "PA2";		/*pin 22 on 40-pin GPIO connector */
+				function = "gpio_out";
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			nrf24_0: nrf24@0 {
+				compatible = "nordic,nrf24";
+				reg = <0>;
+				spi-max-frequency = <5000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&nrf0_irq_pin &nrf0_ce_pin>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <0 3 IRQ_TYPE_EDGE_FALLING>;
+
+				irq-gpios = <&pio 0 3 0>;	/*PA3*/
+				ce-gpios = <&pio 0 2 0>;	/*PA2*/
+
+				status = "disabled";
+			};
+		};
+	};
+
+	fragment@2 {
+		target = <&spi1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			nrf24_1: nrf24@0 {
+				compatible = "nordic,nrf24";
+				reg = <0>;
+				spi-max-frequency = <5000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&nrf0_irq_pin &nrf0_ce_pin>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <0 3 IRQ_TYPE_EDGE_FALLING>;
+
+				irq-gpios = <&pio 0 3 0>;	/*PA3*/
+				ce-gpios = <&pio 0 2 0>;	/*PA2*/
+
+				status = "disabled";
+			};
+		};
+	
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-pwm.dts b/arch/arm/boot/dts/overlays/sun8i-h3-pwm.dts
new file mode 100644
index 0000000..b7accc4
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-pwm.dts
@@ -0,0 +1,40 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/chosen";
+		__overlay__ {
+			/delete-property/ stdout-path;
+		};
+	};
+
+	fragment@1 {
+		target = <&uart0>;
+		__overlay__ {
+			/* uart0 must be disabled in order to release PA5 pin */
+			status = "disabled";
+		};
+	};
+
+	fragment@2 {
+		target = <&pio>;
+		__overlay__ {
+			pwm0_pin: pwm0 {
+				pins = "PA5";
+				function = "pwm0";
+			};
+		};
+	};
+
+	fragment@3 {
+		target = <&pwm>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pwm0_pin>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-spi-cs1.dts b/arch/arm/boot/dts/overlays/sun8i-h3-spi-cs1.dts
new file mode 100644
index 0000000..2434f2f
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-spi-cs1.dts
@@ -0,0 +1,41 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&pio>;
+		__overlay__ {
+			spi0_cs1: spi0_cs1_pin {
+				pins = "PA21";
+				function = "gpio_out";
+				output-high;
+			};
+
+			spi1_cs1: spi1_cs1_pin {
+				pins = "PA10";
+				function = "gpio_out";
+				output-high;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			pinctrl-names = "default", "default";
+			pinctrl-1 = <&spi0_cs1>;
+			cs-gpios = <0>, <&pio 0 21 0>; /* PA21 */
+		};
+	};
+
+	fragment@2 {
+		target = <&spi1>;
+		__overlay__ {
+			pinctrl-names = "default", "default";
+			pinctrl-1 = <&spi1_cs1>;
+			cs-gpios = <0>, <&pio 0 10 0>; /* PA10 */
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-spidev.dts b/arch/arm/boot/dts/overlays/sun8i-h3-spidev.dts
new file mode 100644
index 0000000..a34c88f
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-spidev.dts
@@ -0,0 +1,42 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			spi0 = "/soc/spi@01c68000";
+			spi1 = "/soc/spi@01c69000";
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			spidev {
+				compatible = "spidev";
+				status = "disabled";
+				reg = <0>;
+				spi-max-frequency = <2000000>;
+			};
+		};
+	};
+
+	fragment@2 {
+		target = <&spi1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			spidev {
+				compatible = "spidev";
+				status = "disabled";
+				reg = <0>;
+				spi-max-frequency = <2000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts b/arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts
new file mode 100644
index 0000000..8a4f7e4
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			serial1 = "/soc/serial@01c28400";
+		};
+	};
+
+	fragment@1 {
+		target = <&uart1>;
+		 __overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&uart1_pins>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts b/arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts
new file mode 100644
index 0000000..499a1b4
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			serial2 = "/soc/serial@01c28800";
+		};
+	};
+
+	fragment@1 {
+		target = <&uart2>;
+		 __overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&uart2_pins>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts b/arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts
new file mode 100644
index 0000000..b5734c5
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			serial3 = "/soc/serial@01c28c00";
+		};
+	};
+
+	fragment@1 {
+		target = <&uart3>;
+		 __overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&uart3_pins>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-usbhost0.dts b/arch/arm/boot/dts/overlays/sun8i-h3-usbhost0.dts
new file mode 100644
index 0000000..ff1d82f
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-usbhost0.dts
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&ehci0>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&ohci0>;
+		 __overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-usbhost1.dts b/arch/arm/boot/dts/overlays/sun8i-h3-usbhost1.dts
new file mode 100644
index 0000000..1a919ac
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-usbhost1.dts
@@ -0,0 +1,27 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&ehci1>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&ohci1>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&usbphy>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-usbhost2.dts b/arch/arm/boot/dts/overlays/sun8i-h3-usbhost2.dts
new file mode 100644
index 0000000..bf0c4f5
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-usbhost2.dts
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&ehci2>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&ohci2>;
+		 __overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-usbhost3.dts b/arch/arm/boot/dts/overlays/sun8i-h3-usbhost3.dts
new file mode 100644
index 0000000..f737075
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-usbhost3.dts
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&ehci3>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&ohci3>;
+		 __overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-h3-waveshare35-drm.dts b/arch/arm/boot/dts/overlays/sun8i-h3-waveshare35-drm.dts
new file mode 100644
index 0000000..19ac477
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-waveshare35-drm.dts
@@ -0,0 +1,69 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&pio>;
+		__overlay__ {
+			ws35_irq: ws35_irq_pin {
+				pins = "PA1";
+				function = "gpio_in";
+			};
+			ws35_rst: ws35_rst_pin {
+                                pins = "PA2";
+                                function = "gpio_out";
+                        };
+			ws35_dc: ws35_dc_pin {
+                                pins = "PC7";
+                                function = "gpio_out";
+                        };
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			ws35_lcd: ws35-lcd@0 {
+				compatible = "waveshare,rpi-lcd-35","ilitek,ili9486";
+				reg = <0>;
+
+				spi-max-frequency = <16000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ws35_irq &ws35_rst &ws35_dc>;
+
+				reset-gpios = <&pio 0 2 0>;
+				dc-gpios = <&pio 2 7 0>;
+				rotation = <0>;
+
+				status = "disabled";
+			};
+
+			ws35_ts: ws35-ts@1 {
+				compatible = "ti,ads7846";
+				reg = <1>;
+
+				spi-max-frequency = <2000000>;
+
+				interrupts = <0 1 IRQ_TYPE_EDGE_FALLING>;
+				interrupt-parent = <&pio>;
+
+				pendown-gpio = <&pio 0 1 0>;
+
+				ti,swap-xy;
+				ti,x-plate-ohms = /bits/ 16 <60>;
+				ti,pressure-max = /bits/ 16 <255>;
+
+				status = "disabled";
+			};
+		};
+	};
+};
-- 
2.25.1

