//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_div_sub_0 // -- Begin function triton_poi_fused_div_sub_0
                                        // @triton_poi_fused_div_sub_0
.visible .entry triton_poi_fused_div_sub_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused_div_sub_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_div_sub_0_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_div_sub_0_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_div_sub_0_param_3,
	.param .u32 triton_poi_fused_div_sub_0_param_4
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<79>;
	.reg .f32 	%f<25>;
	.reg .b64 	%rd<28>;
	.loc	1 19 0                          // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:19:0

// %bb.0:
	ld.param.u64 	%rd21, [triton_poi_fused_div_sub_0_param_0];
	ld.param.u64 	%rd22, [triton_poi_fused_div_sub_0_param_1];
$L__tmp0:
	.loc	1 21 28                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:21:33
	shl.b32 	%r58, %r1, 10;
	ld.param.u64 	%rd23, [triton_poi_fused_div_sub_0_param_2];
	ld.param.u64 	%rd24, [triton_poi_fused_div_sub_0_param_3];
	.loc	1 22 36                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:22:36
	mov.u32 	%r59, %tid.x;
	shl.b32 	%r60, %r59, 2;
	and.b32  	%r61, %r60, 508;
	.loc	1 22 23                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:22:23
	or.b32  	%r62, %r58, %r61;
	.loc	1 25 21                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:25:21
	bfe.s32 	%r63, %r1, 21, 1;
	shr.u32 	%r64, %r63, 20;
	add.s32 	%r65, %r64, %r62;
	shr.s32 	%r66, %r65, 12;
	add.s32 	%r67, %r65, 512;
	shr.s32 	%r68, %r67, 12;
	.loc	1 25 29                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:25:29
	mul.hi.s32 	%r69, %r66, 1431655766;
	shr.u32 	%r70, %r69, 31;
	add.s32 	%r71, %r69, %r70;
	mul.lo.s32 	%r72, %r71, 3;
	sub.s32 	%r73, %r66, %r72;
	mul.hi.s32 	%r74, %r68, 1431655766;
	shr.u32 	%r75, %r74, 31;
	add.s32 	%r76, %r74, %r75;
	mul.lo.s32 	%r77, %r76, 3;
	sub.s32 	%r78, %r68, %r77;
	.loc	1 26 30                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:26:30
	mul.wide.s32 	%rd25, %r62, 4;
	add.s64 	%rd1, %rd21, %rd25;
	add.s64 	%rd2, %rd1, 2048;
	mov.pred 	%p1, -1;
	.loc	1 26 35                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.v4.b32 { %r6, %r7, %r8, %r9 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r7;
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 27 30                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:27:30
	mul.wide.s32 	%rd26, %r73, 4;
	add.s64 	%rd3, %rd22, %rd26;
	mul.wide.s32 	%rd27, %r78, 4;
	add.s64 	%rd7, %rd22, %rd27;
	.loc	1 27 35                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:27:35
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f12, %r13;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f14, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f16, %r17;
	.loc	1 28 30                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:28:30
	add.s64 	%rd11, %rd23, %rd26;
	add.s64 	%rd15, %rd23, %rd27;
	.loc	1 28 35                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:28:35
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r28 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r31 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r34 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r37, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r37 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r40 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r43 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r46 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r49, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r49 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 29 18                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:29:18
	sub.f32 	%f17, %f1, %f9;
	sub.f32 	%f18, %f2, %f10;
	sub.f32 	%f19, %f3, %f11;
	sub.f32 	%f20, %f4, %f12;
	sub.f32 	%f21, %f5, %f13;
	sub.f32 	%f22, %f6, %f14;
	sub.f32 	%f23, %f7, %f15;
	sub.f32 	%f24, %f8, %f16;
	.loc	1 30 18                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:30:18
	mov.b32 	%r27, %f17;
	// begin inline asm
	div.full.f32 %r50, %r27, %r28;
	// end inline asm
	mov.b32 	%r30, %f18;
	// begin inline asm
	div.full.f32 %r51, %r30, %r31;
	// end inline asm
	mov.b32 	%r33, %f19;
	// begin inline asm
	div.full.f32 %r52, %r33, %r34;
	// end inline asm
	mov.b32 	%r36, %f20;
	// begin inline asm
	div.full.f32 %r53, %r36, %r37;
	// end inline asm
	mov.b32 	%r39, %f21;
	// begin inline asm
	div.full.f32 %r54, %r39, %r40;
	// end inline asm
	mov.b32 	%r42, %f22;
	// begin inline asm
	div.full.f32 %r55, %r42, %r43;
	// end inline asm
	mov.b32 	%r45, %f23;
	// begin inline asm
	div.full.f32 %r56, %r45, %r46;
	// end inline asm
	mov.b32 	%r48, %f24;
	// begin inline asm
	div.full.f32 %r57, %r48, %r49;
	// end inline asm
	.loc	1 31 25                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:31:25
	add.s64 	%rd19, %rd24, %rd25;
	add.s64 	%rd20, %rd19, 2048;
	.loc	1 31 36                         // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:31:36
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd19 + 0 ], { %r50, %r51, %r52, %r53 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd20 + 0 ], { %r54, %r55, %r56, %r57 };
	// end inline asm
	.loc	1 31 4                          // chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py:31:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/hi/chia5uo4ie5qktvw7olyn2q6mdvre6bz5fxs3iffier5f4xb3swl.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 104
.b8 105
.b8 97
.b8 53
.b8 117
.b8 111
.b8 52
.b8 105
.b8 101
.b8 53
.b8 113
.b8 107
.b8 116
.b8 118
.b8 119
.b8 55
.b8 111
.b8 108
.b8 121
.b8 110
.b8 50
.b8 113
.b8 54
.b8 109
.b8 100
.b8 118
.b8 114
.b8 101
.b8 54
.b8 98
.b8 122
.b8 53
.b8 102
.b8 120
.b8 115
.b8 51
.b8 105
.b8 102
.b8 102
.b8 105
.b8 101
.b8 114
.b8 53
.b8 102
.b8 52
.b8 120
.b8 98
.b8 51
.b8 115
.b8 119
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 104
.b8 105
.b8 0
	}
	.section	.debug_macinfo	{	}
