#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55da9a6d3f20 .scope module, "xor_tb" "xor_tb" 2 3;
 .timescale 0 0;
v0x55da9a6f63b0_0 .var "A0", 0 0;
v0x55da9a6f6450_0 .var "B0", 0 0;
v0x55da9a6f6510_0 .net "out", 0 0, v0x55da9a6f5630_0;  1 drivers
S_0x55da9a6d3c10 .scope module, "xor0" "fpga_xor" 2 8, 3 5 0, S_0x55da9a6d3f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x55da9a6f5cb0_0 .net "a", 0 0, v0x55da9a6f63b0_0;  1 drivers
v0x55da9a6f5d50_0 .net "anot", 0 0, v0x55da9a6f2cc0_0;  1 drivers
v0x55da9a6f5ea0_0 .net "b", 0 0, v0x55da9a6f6450_0;  1 drivers
v0x55da9a6f5f40_0 .net "bnot", 0 0, v0x55da9a6f40e0_0;  1 drivers
v0x55da9a6f6070_0 .net "out", 0 0, v0x55da9a6f5630_0;  alias, 1 drivers
v0x55da9a6f6110_0 .net "w1", 0 0, v0x55da9a6f0490_0;  1 drivers
v0x55da9a6f6240_0 .net "w2", 0 0, v0x55da9a6f1830_0;  1 drivers
S_0x55da9a6d38d0 .scope module, "and0" "fpga_and" 3 11, 4 3 0, S_0x55da9a6d3c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A0";
    .port_info 1 /INPUT 1 "B0";
    .port_info 2 /OUTPUT 1 "out";
v0x55da9a6f08d0_0 .net "A0", 0 0, v0x55da9a6f63b0_0;  alias, 1 drivers
v0x55da9a6f0990_0 .net "B0", 0 0, v0x55da9a6f40e0_0;  alias, 1 drivers
v0x55da9a6f0a30_0 .net "out", 0 0, v0x55da9a6f0490_0;  alias, 1 drivers
S_0x55da9a6bedf0 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55da9a6d38d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x7f75ac786498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f75ac7864e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f6ef0 .functor OR 1, L_0x7f75ac786498, L_0x7f75ac7864e0, C4<0>, C4<0>;
L_0x55da9a6f6f90 .functor AND 1, v0x55da9a6f63b0_0, v0x55da9a6f40e0_0, C4<1>, C4<1>;
L_0x55da9a6f7030 .functor BUFZ 1, L_0x55da9a6f6f90, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f7240 .functor BUFZ 1, L_0x55da9a6f6ef0, C4<0>, C4<0>, C4<0>;
v0x55da9a6cef70_0 .net "A0", 0 0, v0x55da9a6f63b0_0;  alias, 1 drivers
v0x55da9a6efd60_0 .net "A1", 0 0, L_0x7f75ac786498;  1 drivers
v0x55da9a6efe20_0 .net "B0", 0 0, v0x55da9a6f40e0_0;  alias, 1 drivers
v0x55da9a6efec0_0 .net "B1", 0 0, L_0x7f75ac7864e0;  1 drivers
v0x55da9a6eff80_0 .net *"_ivl_12", 0 0, L_0x55da9a6f7240;  1 drivers
v0x55da9a6f00b0_0 .net *"_ivl_7", 0 0, L_0x55da9a6f7030;  1 drivers
L_0x7f75ac786378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f0190_0 .net "d0", 0 0, L_0x7f75ac786378;  1 drivers
L_0x7f75ac7863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f0250_0 .net "d1", 0 0, L_0x7f75ac7863c0;  1 drivers
L_0x7f75ac786408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f0310_0 .net "d2", 0 0, L_0x7f75ac786408;  1 drivers
L_0x7f75ac786450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f03d0_0 .net "d3", 0 0, L_0x7f75ac786450;  1 drivers
v0x55da9a6f0490_0 .var "out", 0 0;
v0x55da9a6f0550_0 .net "s0", 0 0, L_0x55da9a6f6f90;  1 drivers
v0x55da9a6f0610_0 .net "s1", 0 0, L_0x55da9a6f6ef0;  1 drivers
v0x55da9a6f06d0_0 .net "sel", 1 0, L_0x55da9a6f7120;  1 drivers
E_0x55da9a6c29c0 .event edge, v0x55da9a6f06d0_0;
L_0x55da9a6f7120 .concat8 [ 1 1 0 0], L_0x55da9a6f7240, L_0x55da9a6f7030;
S_0x55da9a6f0ad0 .scope module, "and1" "fpga_and" 3 12, 4 3 0, S_0x55da9a6d3c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A0";
    .port_info 1 /INPUT 1 "B0";
    .port_info 2 /OUTPUT 1 "out";
v0x55da9a6f1c70_0 .net "A0", 0 0, v0x55da9a6f6450_0;  alias, 1 drivers
v0x55da9a6f1d30_0 .net "B0", 0 0, v0x55da9a6f2cc0_0;  alias, 1 drivers
v0x55da9a6f1e00_0 .net "out", 0 0, v0x55da9a6f1830_0;  alias, 1 drivers
S_0x55da9a6f0cb0 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55da9a6f0ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x7f75ac786648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f75ac786690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f7560 .functor OR 1, L_0x7f75ac786648, L_0x7f75ac786690, C4<0>, C4<0>;
L_0x55da9a6f7600 .functor AND 1, v0x55da9a6f6450_0, v0x55da9a6f2cc0_0, C4<1>, C4<1>;
L_0x55da9a6f76a0 .functor BUFZ 1, L_0x55da9a6f7600, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f78b0 .functor BUFZ 1, L_0x55da9a6f7560, C4<0>, C4<0>, C4<0>;
v0x55da9a6f1020_0 .net "A0", 0 0, v0x55da9a6f6450_0;  alias, 1 drivers
v0x55da9a6f1100_0 .net "A1", 0 0, L_0x7f75ac786648;  1 drivers
v0x55da9a6f11c0_0 .net "B0", 0 0, v0x55da9a6f2cc0_0;  alias, 1 drivers
v0x55da9a6f1260_0 .net "B1", 0 0, L_0x7f75ac786690;  1 drivers
v0x55da9a6f1320_0 .net *"_ivl_12", 0 0, L_0x55da9a6f78b0;  1 drivers
v0x55da9a6f1450_0 .net *"_ivl_7", 0 0, L_0x55da9a6f76a0;  1 drivers
L_0x7f75ac786528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f1530_0 .net "d0", 0 0, L_0x7f75ac786528;  1 drivers
L_0x7f75ac786570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f15f0_0 .net "d1", 0 0, L_0x7f75ac786570;  1 drivers
L_0x7f75ac7865b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f16b0_0 .net "d2", 0 0, L_0x7f75ac7865b8;  1 drivers
L_0x7f75ac786600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f1770_0 .net "d3", 0 0, L_0x7f75ac786600;  1 drivers
v0x55da9a6f1830_0 .var "out", 0 0;
v0x55da9a6f18f0_0 .net "s0", 0 0, L_0x55da9a6f7600;  1 drivers
v0x55da9a6f19b0_0 .net "s1", 0 0, L_0x55da9a6f7560;  1 drivers
v0x55da9a6f1a70_0 .net "sel", 1 0, L_0x55da9a6f7790;  1 drivers
E_0x55da9a6c2840 .event edge, v0x55da9a6f1a70_0;
L_0x55da9a6f7790 .concat8 [ 1 1 0 0], L_0x55da9a6f78b0, L_0x55da9a6f76a0;
S_0x55da9a6f1f00 .scope module, "not0" "fpga_not" 3 8, 6 3 0, S_0x55da9a6d3c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55da9a6f3130_0 .net "A1", 0 0, v0x55da9a6f63b0_0;  alias, 1 drivers
v0x55da9a6f3280_0 .net "out", 0 0, v0x55da9a6f2cc0_0;  alias, 1 drivers
S_0x55da9a6f20c0 .scope module, "c2_instance" "c2" 6 5, 5 1 0, S_0x55da9a6f1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55da9a6f65b0 .functor OR 1, v0x55da9a6f63b0_0, v0x55da9a6f63b0_0, C4<0>, C4<0>;
L_0x7f75ac786138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f75ac786180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f6620 .functor AND 1, L_0x7f75ac786138, L_0x7f75ac786180, C4<1>, C4<1>;
L_0x55da9a6f6690 .functor BUFZ 1, L_0x55da9a6f6620, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f67d0 .functor BUFZ 1, L_0x55da9a6f65b0, C4<0>, C4<0>, C4<0>;
v0x55da9a6f2410_0 .net "A0", 0 0, L_0x7f75ac786138;  1 drivers
v0x55da9a6f24f0_0 .net "A1", 0 0, v0x55da9a6f63b0_0;  alias, 1 drivers
v0x55da9a6f2600_0 .net "B0", 0 0, L_0x7f75ac786180;  1 drivers
v0x55da9a6f26a0_0 .net "B1", 0 0, v0x55da9a6f63b0_0;  alias, 1 drivers
v0x55da9a6f2740_0 .net *"_ivl_12", 0 0, L_0x55da9a6f67d0;  1 drivers
v0x55da9a6f2850_0 .net *"_ivl_7", 0 0, L_0x55da9a6f6690;  1 drivers
L_0x7f75ac786018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f2930_0 .net "d0", 0 0, L_0x7f75ac786018;  1 drivers
L_0x7f75ac786060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f29f0_0 .net "d1", 0 0, L_0x7f75ac786060;  1 drivers
L_0x7f75ac7860a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f2ab0_0 .net "d2", 0 0, L_0x7f75ac7860a8;  1 drivers
L_0x7f75ac7860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f2c00_0 .net "d3", 0 0, L_0x7f75ac7860f0;  1 drivers
v0x55da9a6f2cc0_0 .var "out", 0 0;
v0x55da9a6f2d60_0 .net "s0", 0 0, L_0x55da9a6f6620;  1 drivers
v0x55da9a6f2e20_0 .net "s1", 0 0, L_0x55da9a6f65b0;  1 drivers
v0x55da9a6f2ee0_0 .net "sel", 1 0, L_0x55da9a6f6700;  1 drivers
E_0x55da9a6ac9b0 .event edge, v0x55da9a6f2ee0_0;
L_0x55da9a6f6700 .concat8 [ 1 1 0 0], L_0x55da9a6f67d0, L_0x55da9a6f6690;
S_0x55da9a6f3380 .scope module, "not1" "fpga_not" 3 9, 6 3 0, S_0x55da9a6d3c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55da9a6f4550_0 .net "A1", 0 0, v0x55da9a6f6450_0;  alias, 1 drivers
v0x55da9a6f46a0_0 .net "out", 0 0, v0x55da9a6f40e0_0;  alias, 1 drivers
S_0x55da9a6f3510 .scope module, "c2_instance" "c2" 6 5, 5 1 0, S_0x55da9a6f3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55da9a6f6a10 .functor OR 1, v0x55da9a6f6450_0, v0x55da9a6f6450_0, C4<0>, C4<0>;
L_0x7f75ac7862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f75ac786330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f6a80 .functor AND 1, L_0x7f75ac7862e8, L_0x7f75ac786330, C4<1>, C4<1>;
L_0x55da9a6f6b20 .functor BUFZ 1, L_0x55da9a6f6a80, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f6d30 .functor BUFZ 1, L_0x55da9a6f6a10, C4<0>, C4<0>, C4<0>;
v0x55da9a6f3830_0 .net "A0", 0 0, L_0x7f75ac7862e8;  1 drivers
v0x55da9a6f3910_0 .net "A1", 0 0, v0x55da9a6f6450_0;  alias, 1 drivers
v0x55da9a6f3a20_0 .net "B0", 0 0, L_0x7f75ac786330;  1 drivers
v0x55da9a6f3ac0_0 .net "B1", 0 0, v0x55da9a6f6450_0;  alias, 1 drivers
v0x55da9a6f3b60_0 .net *"_ivl_12", 0 0, L_0x55da9a6f6d30;  1 drivers
v0x55da9a6f3c70_0 .net *"_ivl_7", 0 0, L_0x55da9a6f6b20;  1 drivers
L_0x7f75ac7861c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f3d50_0 .net "d0", 0 0, L_0x7f75ac7861c8;  1 drivers
L_0x7f75ac786210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f3e10_0 .net "d1", 0 0, L_0x7f75ac786210;  1 drivers
L_0x7f75ac786258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f3ed0_0 .net "d2", 0 0, L_0x7f75ac786258;  1 drivers
L_0x7f75ac7862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f4020_0 .net "d3", 0 0, L_0x7f75ac7862a0;  1 drivers
v0x55da9a6f40e0_0 .var "out", 0 0;
v0x55da9a6f4180_0 .net "s0", 0 0, L_0x55da9a6f6a80;  1 drivers
v0x55da9a6f4240_0 .net "s1", 0 0, L_0x55da9a6f6a10;  1 drivers
v0x55da9a6f4300_0 .net "sel", 1 0, L_0x55da9a6f6c10;  1 drivers
E_0x55da9a6d54e0 .event edge, v0x55da9a6f4300_0;
L_0x55da9a6f6c10 .concat8 [ 1 1 0 0], L_0x55da9a6f6d30, L_0x55da9a6f6b20;
S_0x55da9a6f47a0 .scope module, "or0" "fpga_or" 3 14, 7 3 0, S_0x55da9a6d3c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "B1";
    .port_info 2 /OUTPUT 1 "out";
v0x55da9a6f5a70_0 .net "A1", 0 0, v0x55da9a6f0490_0;  alias, 1 drivers
v0x55da9a6f5b30_0 .net "B1", 0 0, v0x55da9a6f1830_0;  alias, 1 drivers
v0x55da9a6f5bf0_0 .net "out", 0 0, v0x55da9a6f5630_0;  alias, 1 drivers
S_0x55da9a6f4980 .scope module, "c2_instance" "c2" 7 5, 5 1 0, S_0x55da9a6f47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55da9a6f7ac0 .functor OR 1, v0x55da9a6f0490_0, v0x55da9a6f1830_0, C4<0>, C4<0>;
L_0x7f75ac7867f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f75ac786840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f7b30 .functor AND 1, L_0x7f75ac7867f8, L_0x7f75ac786840, C4<1>, C4<1>;
L_0x55da9a6f7c00 .functor BUFZ 1, L_0x55da9a6f7b30, C4<0>, C4<0>, C4<0>;
L_0x55da9a6f7e10 .functor BUFZ 1, L_0x55da9a6f7ac0, C4<0>, C4<0>, C4<0>;
v0x55da9a6f4d30_0 .net "A0", 0 0, L_0x7f75ac7867f8;  1 drivers
v0x55da9a6f4e10_0 .net "A1", 0 0, v0x55da9a6f0490_0;  alias, 1 drivers
v0x55da9a6f4f20_0 .net "B0", 0 0, L_0x7f75ac786840;  1 drivers
v0x55da9a6f4fc0_0 .net "B1", 0 0, v0x55da9a6f1830_0;  alias, 1 drivers
v0x55da9a6f50b0_0 .net *"_ivl_12", 0 0, L_0x55da9a6f7e10;  1 drivers
v0x55da9a6f51c0_0 .net *"_ivl_7", 0 0, L_0x55da9a6f7c00;  1 drivers
L_0x7f75ac7866d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f52a0_0 .net "d0", 0 0, L_0x7f75ac7866d8;  1 drivers
L_0x7f75ac786720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f5360_0 .net "d1", 0 0, L_0x7f75ac786720;  1 drivers
L_0x7f75ac786768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f5420_0 .net "d2", 0 0, L_0x7f75ac786768;  1 drivers
L_0x7f75ac7867b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55da9a6f5570_0 .net "d3", 0 0, L_0x7f75ac7867b0;  1 drivers
v0x55da9a6f5630_0 .var "out", 0 0;
v0x55da9a6f56f0_0 .net "s0", 0 0, L_0x55da9a6f7b30;  1 drivers
v0x55da9a6f57b0_0 .net "s1", 0 0, L_0x55da9a6f7ac0;  1 drivers
v0x55da9a6f5870_0 .net "sel", 1 0, L_0x55da9a6f7cf0;  1 drivers
E_0x55da9a6f4cb0 .event edge, v0x55da9a6f5870_0;
L_0x55da9a6f7cf0 .concat8 [ 1 1 0 0], L_0x55da9a6f7e10, L_0x55da9a6f7c00;
    .scope S_0x55da9a6f20c0;
T_0 ;
    %wait E_0x55da9a6ac9b0;
    %load/vec4 v0x55da9a6f2ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x55da9a6f2930_0;
    %assign/vec4 v0x55da9a6f2cc0_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x55da9a6f29f0_0;
    %assign/vec4 v0x55da9a6f2cc0_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x55da9a6f2ab0_0;
    %assign/vec4 v0x55da9a6f2cc0_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x55da9a6f2c00_0;
    %assign/vec4 v0x55da9a6f2cc0_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55da9a6f3510;
T_1 ;
    %wait E_0x55da9a6d54e0;
    %load/vec4 v0x55da9a6f4300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55da9a6f3d50_0;
    %assign/vec4 v0x55da9a6f40e0_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55da9a6f3e10_0;
    %assign/vec4 v0x55da9a6f40e0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55da9a6f3ed0_0;
    %assign/vec4 v0x55da9a6f40e0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55da9a6f4020_0;
    %assign/vec4 v0x55da9a6f40e0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55da9a6bedf0;
T_2 ;
    %wait E_0x55da9a6c29c0;
    %load/vec4 v0x55da9a6f06d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55da9a6f0190_0;
    %assign/vec4 v0x55da9a6f0490_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55da9a6f0250_0;
    %assign/vec4 v0x55da9a6f0490_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55da9a6f0310_0;
    %assign/vec4 v0x55da9a6f0490_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x55da9a6f03d0_0;
    %assign/vec4 v0x55da9a6f0490_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55da9a6f0cb0;
T_3 ;
    %wait E_0x55da9a6c2840;
    %load/vec4 v0x55da9a6f1a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55da9a6f1530_0;
    %assign/vec4 v0x55da9a6f1830_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55da9a6f15f0_0;
    %assign/vec4 v0x55da9a6f1830_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55da9a6f16b0_0;
    %assign/vec4 v0x55da9a6f1830_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55da9a6f1770_0;
    %assign/vec4 v0x55da9a6f1830_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55da9a6f4980;
T_4 ;
    %wait E_0x55da9a6f4cb0;
    %load/vec4 v0x55da9a6f5870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55da9a6f52a0_0;
    %assign/vec4 v0x55da9a6f5630_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55da9a6f5360_0;
    %assign/vec4 v0x55da9a6f5630_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55da9a6f5420_0;
    %assign/vec4 v0x55da9a6f5630_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55da9a6f5570_0;
    %assign/vec4 v0x55da9a6f5630_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55da9a6d3f20;
T_5 ;
    %vpi_call 2 12 "$dumpfile", "xor.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55da9a6d3f20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55da9a6f63b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55da9a6f6450_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55da9a6f63b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55da9a6f6450_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55da9a6f63b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55da9a6f6450_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55da9a6f63b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55da9a6f6450_0, 0, 1;
    %delay 20, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "xor_tb.v";
    "./xor.v";
    "./and.v";
    "./c2.v";
    "./not.v";
    "./or.v";
