m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/simulation/modelsim
Esevensegmentswitches
Z1 w1733398962
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z6 8D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd
Z7 FD:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd
l0
L7 1
V6WmV^lLDF;F>63knZUo?A3
!s100 Zka`:BQEc>VHnMTRlbJ9l1
Z8 OV;C;2020.1;71
31
Z9 !s110 1733400839
!i10b 1
Z10 !s108 1733400839.000000
Z11 !s90 -reportprogress|300|-93|-work|work|D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd|
!s107 D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 20 sevensegmentswitches 0 22 6WmV^lLDF;F>63knZUo?A3
!i122 0
l15
L14 29
Vl6bITB6J72[QV4DVLVU2]1
!s100 MPk4?n4^K1S_6if5WADEV1
R8
31
R9
!i10b 1
R10
R11
Z14 !s107 D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd|
!i113 1
R12
R13
