Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct  2 19:10:02 2023
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1055)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2167)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1055)
---------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: DB/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/FSM_sequential_PS_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_4/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_5/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_6/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/my_csr/CSR_MSTATUS_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 318 register/latch pins with no clock driven by root clock pin: MY_DIV/count_reg[15]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2167)
---------------------------------------------------
 There are 2167 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.457        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.457        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 2.087ns (41.881%)  route 2.896ns (58.119%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.706    10.071    SSG_DISP/CathMod/clear
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.448    14.789    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X46Y4          FDRE (Setup_fdre_C_R)       -0.524    14.529    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 2.087ns (41.881%)  route 2.896ns (58.119%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.706    10.071    SSG_DISP/CathMod/clear
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.448    14.789    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X46Y4          FDRE (Setup_fdre_C_R)       -0.524    14.529    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 2.087ns (41.881%)  route 2.896ns (58.119%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.706    10.071    SSG_DISP/CathMod/clear
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.448    14.789    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X46Y4          FDRE (Setup_fdre_C_R)       -0.524    14.529    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 2.087ns (41.881%)  route 2.896ns (58.119%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.706    10.071    SSG_DISP/CathMod/clear
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.448    14.789    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X46Y4          FDRE (Setup_fdre_C_R)       -0.524    14.529    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.087ns (42.238%)  route 2.854ns (57.762%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.664    10.029    SSG_DISP/CathMod/clear
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y7          FDRE (Setup_fdre_C_R)       -0.524    14.503    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.087ns (42.238%)  route 2.854ns (57.762%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.664    10.029    SSG_DISP/CathMod/clear
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y7          FDRE (Setup_fdre_C_R)       -0.524    14.503    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.087ns (42.238%)  route 2.854ns (57.762%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.664    10.029    SSG_DISP/CathMod/clear
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y7          FDRE (Setup_fdre_C_R)       -0.524    14.503    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.087ns (42.238%)  route 2.854ns (57.762%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.664    10.029    SSG_DISP/CathMod/clear
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y7          FDRE (Setup_fdre_C_R)       -0.524    14.503    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.087ns (42.334%)  route 2.843ns (57.666%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.652    10.018    SSG_DISP/CathMod/clear
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y8          FDRE (Setup_fdre_C_R)       -0.524    14.503    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.087ns (42.334%)  route 2.843ns (57.666%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.649     6.255    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.835    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.949    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.063    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.397 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.726     8.124    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.303     8.427 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.815     9.242    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.366 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.652    10.018    SSG_DISP/CathMod/clear
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y8          FDRE (Setup_fdre_C_R)       -0.524    14.503    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  sclk_reg/Q
                         net (fo=2, routed)           0.168     1.754    sclk
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  sclk_i_1/O
                         net (fo=1, routed)           0.000     1.799    sclk_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  sclk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/s_clk_500_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/s_clk_500_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X45Y5          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/s_clk_500_reg/Q
                         net (fo=14, routed)          0.170     1.759    SSG_DISP/CathMod/s_clk_500
    SLICE_X45Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  SSG_DISP/CathMod/s_clk_500_i_1/O
                         net (fo=1, routed)           0.000     1.804    SSG_DISP/CathMod/s_clk_500_i_1_n_0
    SLICE_X45Y5          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    SSG_DISP/CathMod/CLK
    SLICE_X45Y5          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.091     1.538    SSG_DISP/CathMod/s_clk_500_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X46Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.737    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X46Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    SSG_DISP/CathMod/CLK
    SLICE_X46Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.134     1.581    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    SSG_DISP/CathMod/CLK
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.134     1.580    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.736    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    SSG_DISP/CathMod/CLK
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.134     1.580    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.737    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.847    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    SSG_DISP/CathMod/CLK
    SLICE_X46Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.134     1.581    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X46Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X46Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    SSG_DISP/CathMod/CLK
    SLICE_X46Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.134     1.581    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    SSG_DISP/CathMod/CLK
    SLICE_X46Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.134     1.580    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.736    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    SSG_DISP/CathMod/CLK
    SLICE_X46Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.134     1.580    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X46Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.737    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.883 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X46Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    SSG_DISP/CathMod/CLK
    SLICE_X46Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.134     1.581    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y4    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y6    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y6    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y7    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y7    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y7    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y7    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y8    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y8    SSG_DISP/CathMod/clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    SSG_DISP/CathMod/clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    SSG_DISP/CathMod/clk_div_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    SSG_DISP/CathMod/clk_div_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y4    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y4    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y4    SSG_DISP/CathMod/clk_div_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y4    SSG_DISP/CathMod/clk_div_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y4    SSG_DISP/CathMod/clk_div_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    SSG_DISP/CathMod/clk_div_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    SSG_DISP/CathMod/clk_div_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    SSG_DISP/CathMod/clk_div_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    SSG_DISP/CathMod/clk_div_counter_reg[7]/C



