Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Reference
Name "a"
SID "1"
Ports [1, 1]
SourceBlock "simulink/Discrete/Difference"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
PoleZ "0.95"
ZeroZ "0.75"
ICPrevInput "0.0"
RndMeth "Floor"
DoSatur off
}
Block {
BlockType SubSystem
Name "b"
SID "29"
Ports [3, 1]
RequestExecContextInheritance off
System {
Name "b"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "20"
}
Block {
BlockType Inport
Name "i"
SID "28"
Port "2"
}
Block {
BlockType ActionPort
Name "m" Port"
SID "21"
ActionPortLabel "else { }"
}
Block {
BlockType Delay
Name "b"
SID "30"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Delay
Name "c"
SID "30"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Reference
Name "e"
SID "31"
Ports [1, 1]
SourceBlock "simulink/Discrete/Tapped Delay"
MultiThreadCoSim auto
vinit 0.0
samptime -1
NumDelays 1
includeCurrent off
}
Block {
BlockType Reference
Name "f"
SID "32"
Ports [1, 1]
SourceBlock "simulink/Discrete/Transfer Fcn\nLead or Lag"
PoleZ 0.95
ZeroZ 0.75
ICPrevInput 0.0
RndMeth Floor
DoSatur off
}
Block {
BlockType Reference
Name "e"
SID "33"
Ports [1, 1]
SourceBlock "simulink/Discrete/Tapped Delay"
MultiThreadCoSim auto
vinit 0.0
samptime -1
NumDelays 1
includeCurrent off
}
Block {
BlockType Delay
Name "g"
SID "34"
Ports [2, 1]
InputPortMap "u0,p1"
DelayLengthSource "Input port"
}
Block {
BlockType Delay
Name "h"
SID "35"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Reference
Name "i"
SID "34"
Ports [1, 1]
SourceBlock "simulink/Discrete/Tapped Delay"
MultiThreadCoSim auto
vinit 0.0
samptime -1
NumDelays 1
includeCurrent off
}
Block {
BlockType Product
Name "j"
SID "35"
Ports [1, 1]
Inputs "*"
}
Block {
BlockType Delay
Name "k"
SID "46"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType Outport
Name "e"
SID "39"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "i"
DstPort 1
}
}
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "l"
DstPort 1
}
Line {
SrcBlock "l"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
Branch {
DstBlock "l"
DstPort 2
}
Branch {
DstBlock "l"
DstPort 3
}
}
Line {
SrcBlock "m"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "j"
DstPort ifaction
}
Line {
SrcBlock "j"
SrcPort 2
DstBlock "l"
DstPort ifaction
}
Line {
SrcBlock "m"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "n"
SrcPort 1
DstBlock "n"
DstPort 2
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "o"
DstPort 2
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "n"
DstPort 3
}
Line {
SrcBlock "h"
SrcPort 3
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "l"
SrcPort 2
DstBlock "r"
DstPort 1
}
Line {
SrcBlock "r"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "p"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "q"
SrcPort 1
DstBlock "m"
DstPort 1
}
Line {
SrcBlock "q"
SrcPort 1
DstBlock "m"
DstPort 1
}
Line {
SrcBlock "q"
SrcPort 1
DstBlock "m"
DstPort 1
}
Line {
SrcBlock "q"
SrcPort 1
DstBlock "m"
DstPort 3
}
Line {
SrcBlock "n"
SrcPort 2
DstBlock "r"
DstPort 1
}
Line {
SrcBlock "r"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "n"
SrcPort 1
DstBlock "p"
DstPort 1
}
Line {
SrcBlock "p"
SrcPort 1
DstBlock "l"
DstPort 2
}
Line {
SrcBlock "q"
SrcPort 1
DstBlock "c"
DstPort 3
}
Line {
SrcBlock "r"
SrcPort 1
DstBlock "l"
DstPort 3
}
Line {
SrcBlock "b"
SrcPort 3
DstBlock "r"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "p"
DstPort 1
}
Line {
SrcBlock "p"
SrcPort 1
DstBlock "j"
DstPort 2
}
Line {
SrcBlock "q"
SrcPort 1
DstBlock "j"
DstPort 4
}
Line {
SrcBlock "r"
SrcPort 1
DstBlock "j"
DstPort 2
}
Line {
SrcBlock "k"
SrcPort 2
DstBlock "s"
DstPort 1
}
Line {
SrcBlock "s"
SrcPort 1
DstBlock "m"
DstPort 2
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "t"
DstPort 1
}
Line {
SrcBlock "t"
SrcPort 1
DstBlock "m"
DstPort 1
}
Line {
SrcBlock "u"
SrcPort 1
DstBlock "k"
DstPort 4
}
Line {
SrcBlock "v"
SrcPort 1
DstBlock "m"
DstPort 2
}
Line {
SrcBlock "p"
SrcPort 1
DstBlock "k"
DstPort 2
}
}
}