SpyGlass run started at 04:59:16 pm on Aug 24 2025 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vL-2016.06
Last compiled on May 20 2016

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vL-2016.06) from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Loading perl file for 'openmore' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/openmore/openmore-policy.pl
Version of Policy 'openmore': SpyGlass_vL-2016.06
Loading Shared library libCoreRules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libCoreRules-Linux4.spyso 
Loading Shared library libLexRules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libLexRules-Linux4.spyso 
Loading Shared library libVeLint-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libVeLint-Linux4.spyso 
Loading Shared library libVhLint-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libVhLint-Linux4.spyso 
Loading perl file for 'starc' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc/starc-policy.pl
Version of Policy 'starc': SpyGlass_vL-2016.06
Loading Shared library libVeStarc-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc/libVeStarc-Linux4.spyso 
Loading Shared library libVhStarc-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc/libVhStarc-Linux4.spyso 
Loading perl file for 'starc2005' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc2005/starc2005-policy.pl
Version of Policy 'starc2005': SpyGlass_vL-2016.06
Loading Shared library libVeStarc2002-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc2002/libVeStarc2002-Linux4.spyso 
Loading Shared library libVhStarc2002-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc2002/libVhStarc2002-Linux4.spyso 
Loading Shared library libVmixedStarc2002-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc2002/libVmixedStarc2002-Linux4.spyso 
Loading Shared library libVeStarc2005-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc2005/libVeStarc2005-Linux4.spyso 
Loading Shared library libVmixedStarc2005-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc2005/libVmixedStarc2005-Linux4.spyso 
Loading Shared library libVhStarc2005-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc2005/libVhStarc2005-Linux4.spyso 
Loading perl file for 'erc' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/erc/erc-policy.pl
Version of Policy 'erc': SpyGlass_vL-2016.06
Loading Shared library liberc-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/erc/liberc-Linux4.spyso 
Loading perl file for 'simulation' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/simulation/simulation-policy.pl
Version of Policy 'simulation': SpyGlass_vL-2016.06
Loading Shared library libvcs-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/simulation/libvcs-Linux4.spyso 
Loading perl file for 'lint' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/lint/lint-policy.pl
Version of Policy 'lint': SpyGlass_vL-2016.06
Loading perl file for 'latch' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/latch/latch-policy.pl
Version of Policy 'latch': SpyGlass_vL-2016.06
Loading Shared library liblatch-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/latch/liblatch-Linux4.spyso 
Loading perl file for 'spyglass' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/spyglass/spyglass-policy.pl
Loading perl file for 'morelint' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/morelint/morelint-policy.pl
Version of Policy 'morelint': SpyGlass_vL-2016.06
Loading Shared library libVeMoreLint-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/morelint/libVeMoreLint-Linux4.spyso 
Loading Shared library libVhMoreLint-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/morelint/libVhMoreLint-Linux4.spyso 
Loading perl file for 'timing' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/timing/timing-policy.pl
Version of Policy 'timing': SpyGlass_vL-2016.06
Loading Shared library libtiming-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/timing/libtiming-Linux4.spyso 
Loading perl file for 'auto-verify' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/auto-verify/auto-verify-policy.pl
Loading Shared library libformalRules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/auto-verify/libformalRules-Linux4.spyso 
Version of Policy 'auto-verify': SpyGlass_vL-2016.06
Version of Policy 'starc2002': SpyGlass_vL-2016.06

------------------------------------------------------
      Table of Successfully Overloaded Rules
  RuleName            Language          PolicyName
   FieldName    Original Value/Overloaded Value
------------------------------------------------------
  STARC05-1.1.1.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.1.1     VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.1.2     Verilog           starc2005
   SEVERITY:    Recommended/Mandatory

  STARC05-1.1.1.2     VHDL              starc2005
   SEVERITY:    Recommended/Mandatory

  STARC05-1.1.1.5     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-1.1.1.5     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-1.1.1.10    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       1/1

  STARC05-1.1.1.10    VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       1/1

  STARC05-1.1.2.2     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.2     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.5     Verilog           starc2005
   SEVERITY:    Recommended/Reference

  STARC05-1.1.2.5     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-1.1.2.6a    Verilog           starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-1.1.2.6a    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-1.1.2.6b    Verilog           starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-1.1.2.6b    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-1.1.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Reference

  STARC05-1.1.3.1     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-1.1.4.7     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.4.7     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2a    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2a    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2c    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2c    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.3     Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.1.5.3     VHDL              starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.2.1.1a    Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.2.1.1b    Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.2.1.2     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Error

  STARC05-1.2.1.3     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.3.1.2     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.2     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.3     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Warning

  STARC05-1.3.1.5a    Verilog           starc2005
   SEVERITY:    Prohibited/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.5a    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended3
   ORDER:       1/1

  STARC05-1.3.1.5b    Verilog           starc2005
   SEVERITY:    Prohibited/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.5b    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended3
   ORDER:       1/1

  STARC05-1.3.1.6     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-1.3.2.1a    Verilog+VHDL      starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-1.3.2.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.1.1     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.4.3.1c    Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.4.3.2     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-1.4.3.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Warning

  STARC05-1.4.3.6     Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-1.4.3.6     VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-1.5.1.1     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-1.5.1.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.6.1.4     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       0/1

  STARC05-1.6.1.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       0/1

  Prereqs_STARC05-1.6.2.1  Verilog+VHDL      starc2005
   SEVERITY:    Data/Data

  STARC05-1.6.2.1     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-1.6.2.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1
   ORDER:       1/0

  STARC05-2.1.6.2     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.1.6.2     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.1.6.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.1.6.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.2.2.1     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.2.2.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.2.2.2a    Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.2.2.2a    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.3.1.1     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.3.1.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.3.1.4     Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.3.1.4     VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.3.1.5a    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.5a    VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.3.1     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.3.1     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.3.2a    Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.3.2a    VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.3.2b    Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-2.3.3.2b    VHDL              starc2005
   SEVERITY:    Reference/Reference

  STARC05-2.3.5.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.3.6.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.4.1.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.4.1.3     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.4.1.3     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.4.1.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.4.1.5     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Error

  STARC05-2.5.1.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.4     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.5.1.6     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.5.1.7     Verilog           starc2005
   SEVERITY:    Recommended2/Warning
   ORDER:       1/0

  STARC05-2.5.1.7     VHDL              starc2005
   SEVERITY:    Recommended2/Warning
   ORDER:       1/0

  STARC05-2.5.1.8     Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.8     VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.5.2.1     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.6.1.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.6.1.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.6.2.1     Verilog           starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.6.2.1     VHDL              starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.7.1.3a    Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.7.1.3a    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.7.1.3b    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.7.1.3b    VHDL              starc2005
   SEVERITY:    Reference/Recommended3
   ORDER:       1/1

  STARC05-2.7.2.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-2.7.2.1     VHDL              starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-2.7.3.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.7.3.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.8.1.4     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.8.1.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.8.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.8.3.1     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/1

  STARC05-2.9.1.1     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-2.9.1.1     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-2.9.2.1     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.2.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.2.2     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       0/0

  STARC05-2.9.2.2     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.9.2.4     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.2.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.6.6    Verilog           starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/0

  STARC05-2.10.6.6    VHDL              starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/1

  STARC05-2.10.7.1    Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.7.1    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.11.2.1    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.11.2.1    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.11.3.1    Verilog           starc2005
   SEVERITY:    Recommended/Warning
   ORDER:       1/0

  STARC05-2.11.3.1    VHDL              starc2005
   SEVERITY:    Recommended/Warning
   ORDER:       1/1

  STARC05-2.11.4.1    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.11.4.1    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.2.7     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory
   ORDER:       0/1

  STARC05-3.1.2.7     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory
   ORDER:       0/1

  STARC05-3.1.4.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.5     Verilog           starc2005
   SEVERITY:    Reference/Recommended3

  STARC05-3.1.4.5     VHDL              starc2005
   SEVERITY:    Reference/Recommended3

  STARC05-3.3.1.1     Verilog+VHDL      starc2005

  STARC05-3.3.1.4a    Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.2.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/0

  STARC05-3.3.2.3     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.3.1     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.6.2     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.5.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-3.5.3.1     VHDL              starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-3.5.6.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.5.6.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.4.5     Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.4.4.2     Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-2.1.3.2     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.3.5     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.4.1     Verilog           starc2005
   SEVERITY:    Recommended/Reference

  STARC05-2.1.4.5     Verilog           starc2005
   SEVERITY:    Mandatory/Warning

  STARC05-2.1.4.6a    Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.4.6b    Verilog           starc2005
   SEVERITY:    Caution/Recommended3

  STARC05-2.1.5.3     Verilog           starc2005
   SEVERITY:    Recommended/Warning
   ORDER:       1/0

  STARC05-2.1.6.4     Verilog           starc2005
   SEVERITY:    Caution/Recommended2
   ORDER:       1/0

  STARC05-2.1.6.5     Verilog           starc2005
   SEVERITY:    Mandatory/Warning

  STARC05-2.2.2.2b    Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.2.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Mandatory

  STARC05-2.2.3.2     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.2.3.3     Verilog           starc2005
   SEVERITY:    Prohibited/Warning

  STARC05-2.3.1.5b    Verilog           starc2005
   SEVERITY:    Mandatory/Error

  STARC05-2.3.1.6     Verilog           starc2005
   SEVERITY:    Mandatory/Warning

  STARC05-2.3.2.1     Verilog           starc2005
   SEVERITY:    Caution/Reference

  STARC05-2.3.4.2     Verilog           starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.5.1.9     Verilog           starc2005
   SEVERITY:    Recommended2/Warning
   ORDER:       1/0

  STARC05-2.7.4.3     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.1.5     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.1.6     Verilog           starc2005
   SEVERITY:    Caution/Recommended2
   ORDER:       1/0

  STARC05-2.8.3.5     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.8.3.7     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.8.4.1a    Verilog           starc2005
   SEVERITY:    Caution/Reference
   ORDER:       1/0

  STARC05-2.8.4.1b    Verilog           starc2005
   SEVERITY:    Caution/Reference
   ORDER:       1/0

  STARC05-2.8.4.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.8.4.4     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.8.5.1     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.8.5.2     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.8.5.3     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.5.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.9.1.2a    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2b    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2c    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2d    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.1.7    Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.2.3    Verilog           starc2005
   SEVERITY:    Prohibited/Warning

  STARC05-2.10.3.2a   Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.10.3.2b   Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.10.3.2c   Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.10.3.5    Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.10.3.6    Verilog           starc2005
   SEVERITY:    Recommended/Mandatory
   ORDER:       0/1

  STARC05-2.10.5.5    Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.10.6.1    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.11.4.2    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.4a    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.4b    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.2.2.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.2.2.5     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.2.2.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.2.3.2     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.2.4.3     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-3.5.6.7     Verilog           starc2005
   SEVERITY:    Recommended3/Recommended3

  STARC05-2.10.3.7    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.1.3vb   VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-1.1.4.1vb   VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.6.4     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.1.1.3     VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.1.2.6     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.3.3     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.7.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       0/1

  STARC05-2.1.7.3     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-2.1.8.1     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-2.1.8.2     VHDL              starc2005
   SEVERITY:    Mandatory/Reference
   ORDER:       1/0

  STARC05-2.1.8.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.8.5a    VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.1.8.5b    VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.1.8.6     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.8.9     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.1.8.10    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-2.1.9.4     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.1.9.5     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory
   ORDER:       0/1

  STARC05-2.1.10.1    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.2    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.3    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.4    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.5    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.6    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.8    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended2
   ORDER:       1/0

  STARC05-2.1.10.9    VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.10.10   VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.1.10.11   VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.1.10.12   VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.10.13   VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.8     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.1.9     VHDL              starc2005
   SEVERITY:    Reference/Reference

  STARC05-2.3.2.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.3.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.1.2    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.10.1.3    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.4.3    VHDL              starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-2.10.4.7    VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.10.4.8    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.7.2    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.11.5.2    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended2

  STARC05-3.1.3.5     VHDL              starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/0

  STARC05-3.1.6.1     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-3.1.6.2     VHDL              starc2005
   SEVERITY:    Caution/Reference

  STARC05-3.2.3.3     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-3.2.4.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.5.6.3a    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.5.6.3b    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.3.1.2c    Verilog           starc2005
   SEVERITY:    Mandatory/Error

  W421                Verilog           lint
   SEVERITY:    Warning/Error

  W421                VHDL              lint
   SEVERITY:    Warning/Error

  sim_race02          Verilog           simulation
   SEVERITY:    Race/Warning

  W416                VHDL              lint
   SEVERITY:    Warning/Error

  PragmaComments-ML   Verilog           morelint
   SEVERITY:    Info/Data

  PragmaComments-ML   VHDL              morelint
   SEVERITY:    Info/Data

  W289                Verilog           lint
   SEVERITY:    Warning/Error

  W293                Verilog           lint
   SEVERITY:    Warning/Error

  W293                VHDL              lint
   SEVERITY:    Warning/Error

  W352                Verilog           lint
   SEVERITY:    Warning/Error

  W398                Verilog           lint
   SEVERITY:    Warning/Error

  W398                VHDL              lint
   SEVERITY:    Warning/Error

  W422                Verilog           lint
   SEVERITY:    Warning/Error

  W422                VHDL              lint
   SEVERITY:    Warning/Error

  W71                 Verilog           lint
   SEVERITY:    Warning/Error

  W71                 VHDL              lint
   SEVERITY:    Warning/Error

  ParamWidthMismatch-ML  Verilog           morelint
   SEVERITY:    NULL/Warning

  ReportPortInfo-ML   Verilog+VHDL      morelint
   SEVERITY:    Info/Data

  STARC05-2.1.3.1     Verilog           starc2005
   SEVERITY:    NULL/Warning

  W110                Verilog           lint
   SEVERITY:    Warning/Error

  W122                Verilog           lint
   SEVERITY:    Warning/Error

  W122                VHDL              lint
   SEVERITY:    Warning/Error

  W123                Verilog           lint
   SEVERITY:    NULL/Error

  W123                VHDL              lint
   SEVERITY:    NULL/Error

  W19                 Verilog           lint
   SEVERITY:    Warning/Error

  W218                Verilog           lint
   SEVERITY:    Warning/Error

  W505                Verilog           lint
   SEVERITY:    Warning/Error

  W505                VHDL              lint
   SEVERITY:    Warning/Error

  W66                 Verilog           lint
   SEVERITY:    Warning/Error

  InferLatch          Verilog+VHDL      openmore
   SEVERITY:    NULL/Error

  RegInputOutput-ML   Verilog+VHDL      morelint
   SEVERITY:    NULL/Data

  STARC05-2.3.4.1v    VHDL              starc2005
   SEVERITY:    NULL/Warning

  W336                Verilog           lint
   SEVERITY:    NULL/Error

  W414                Verilog           lint
   SEVERITY:    Warning/Error

  W450L               Verilog           latch
   SEVERITY:    Info/Warning

  UndrivenInTerm-ML   Verilog+VHDL      morelint
   SEVERITY:    NULL/Error

  BufClock            Verilog+VHDL      openmore
   SEVERITY:    Guideline/Warning

  checkPinConnectedToSupply  Verilog+VHDL      erc
   SEVERITY:    NULL/Error

  CombLoop            Verilog+VHDL      openmore
   SEVERITY:    (MsgLabel: CombLoop) Guideline/Error

  FlopClockConstant   Verilog+VHDL      erc
   SEVERITY:    (MsgLabel: FlopClockConstant) Warning/Error

  LatchFeedback       Verilog+VHDL      latch
   SEVERITY:    NULL/Error

  W415                Verilog+VHDL      lint
   SEVERITY:    (MsgLabel: W415) Warning/Error

  Av_case_default_missing  Verilog+VHDL      auto-verify
   SEVERITY:    NULL/Error

  STARC02-1.1.5.1     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.3     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.3     VHDL              ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.4     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.4     VHDL              ---
   SEVERITY:    Reference/Reference

  Prereqs_STARC02-1.6.2.1  Verilog+VHDL      ---
   SEVERITY:    Data/Data

  STARC02-1.6.2.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.2.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Reference

  STARC02-2.4.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.5.1.1     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended3

  STARC02-2.5.1.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.2.1.1a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.2.1.1b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.2.1.3     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.3.1.3     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.3.1.6     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.3.2.1a    Verilog+VHDL      ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-1.3.2.1b    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.3.2.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.4.1.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.4.3.1a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.4.3.1b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.4.3.2     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.4.3.4     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.5.1.1     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.5.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.5.1.5     Verilog+VHDL      ---
   SEVERITY:    Recommended/Reference

  STARC02-1.6.1.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.6.1.2     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.2.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.6.2.2a    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.3.1     Verilog+VHDL      ---
   SEVERITY:    Reference/Reference

  STARC02-1.6.3.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.5.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.3.6.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.5.1.4     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.5.2.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.4.5     Verilog           ---
   SEVERITY:    Reference/Recommended3

  STARC02-3.1.4.5     VHDL              ---
   SEVERITY:    Reference/Recommended3

  STARC02-3.3.1.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.3.1.4a    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.1.2     Verilog           ---
   SEVERITY:    Recommended/Mandatory

  STARC02-1.1.1.2     VHDL              ---
   SEVERITY:    Recommended/Mandatory

  STARC02-1.1.1.3a    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.1.1.3a    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.1.1.8     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.1.8     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.1.10    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.1.10    VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.2     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.4     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.4     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.6a    Verilog           ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-1.1.2.6a    VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-1.1.2.6b    Verilog           ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-1.1.2.6b    VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-1.1.4.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.2     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.6     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-1.1.4.6     VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-1.1.4.7     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.7     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.8     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.1.4.8     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.9     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.4.9     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.3.1.2     Verilog           ---
   SEVERITY:    Mandatory/Recommended3

  STARC02-1.3.1.2     VHDL              ---
   SEVERITY:    Mandatory/Recommended3

  STARC02-1.6.1.4     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.6.1.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.1.1     Verilog           ---
   SEVERITY:    Recommended/Reference

  STARC02-2.1.1.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.1.2     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.1.2     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.1.3.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.3.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.3.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.3.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.6.1     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.1.6.1     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.1.6.2     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.1.6.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.1.6.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.2.2.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.2.2.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.2a    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2a    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2b    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2b    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2c    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2c    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.1.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.2.2     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.2.2     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.3.3.1     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.3.1     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.3.2     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.3.2     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.6.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.6.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.6.2b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.6.2b    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.5.1.5a    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.5.1.5a    VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.6.1.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.6.1.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.6.2.1     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.1     VHDL              ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.2     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.2     VHDL              ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.7.1.3a    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.1.3a    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.1.3b    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.1.3b    VHDL              ---
   SEVERITY:    Reference/Recommended1

  STARC02-2.7.2.1     Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.7.2.1     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.7.3.1a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1b    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.3a    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3a    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3b    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3b    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3c    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3c    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.8.1.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.8.1.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.8.3.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.8.3.1     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.9.1.1     Verilog           ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.9.1.1     VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.9.2.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.2.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.9.2.2     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.9.2.3     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.9.2.3     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.9.2.4     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.2.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.3.1    Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.10.3.1    VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.6.5    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.6.5    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.11.1.4    Verilog           ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.11.1.4    VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.11.2.1    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.2.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.3.1    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.3.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.4.1    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.4.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.4     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.4     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.5.2     Verilog           ---
   SEVERITY:    Recommended/Reference

  STARC02-3.1.5.2     VHDL              ---
   SEVERITY:    Reference/Reference

  STARC02-3.2.2.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.1     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.3.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-3.2.3.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-3.5.6.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.4     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.4     VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.3.4.1     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.4.1     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.4.1.3     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.4.1.3     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.1.5.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2c    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2c    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.2a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.3.2b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.3.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.1.1     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.1.1     VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.1.5     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.1.1.5     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.3.1.5a    Verilog           ---
   SEVERITY:    Prohibited/Recommended3

  STARC02-1.3.1.5a    VHDL              ---
   SEVERITY:    Prohibited/Recommended3

  STARC02-1.3.1.5b    Verilog           ---
   SEVERITY:    Prohibited/Recommended3

  STARC02-1.3.1.5b    VHDL              ---
   SEVERITY:    Prohibited/Recommended3

  STARC02-2.6.1.4     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.6.1.4     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.2.7     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-3.1.2.7     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-3.1.4.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.5.3.1     Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-3.5.3.1     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-3.2.3.2     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-3.2.4.3     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-1.1.1.6     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.1.4.5     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-2.1.3.2     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.3.5     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.4.5     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.4.6a    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.4.6b    Verilog           ---
   SEVERITY:    Caution/Recommended3

  STARC02-2.1.5.3     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.1.6.4     Verilog           ---
   SEVERITY:    Caution/Recommended2

  STARC02-2.2.3.2     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.2.3.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.5b    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.6     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.4.2     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.7.4.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.1.3     Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.8.1.5     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.1.6     Verilog           ---
   SEVERITY:    Caution/Recommended2

  STARC02-2.8.3.4a    Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.8.3.4b    Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.8.3.5     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.8.4.1a    Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-2.8.4.1b    Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-2.8.4.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.8.4.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.8.5.1     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.8.5.2     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.8.5.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.5.4     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.9.1.2a    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2b    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2c    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2d    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.1.4b   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.1.4c   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.2.3    Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.10.3.2a   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.3.2b   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.3.2c   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.3.5    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.6    Verilog           ---
   SEVERITY:    Recommended/Mandatory

  STARC02-2.10.4.5    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.5.1    Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-2.10.6.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.4.2    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.4a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-3.2.2.5     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.2.1     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.2.3.1     Verilog           ---
   SEVERITY:    Recommended/Mandatory

  STARC02-2.3.2.1     Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-1.4.4.1     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.4.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-3.1.3.4b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.7     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.1.3b    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.1.6.1     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.1.6.4     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.3.3     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.7.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.7.3     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-2.1.8.1     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-2.1.8.2     VHDL              ---
   SEVERITY:    Mandatory/Reference

  STARC02-2.1.8.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.8.5a    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.1.8.5b    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.1.8.6     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.8.9     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.8.10    VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.1.9.4     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.1.9.5     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.1.10.1    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.2    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.3    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.4    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.5    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.6    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.8    VHDL              ---
   SEVERITY:    Prohibited/Recommended2

  STARC02-2.3.1.8     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.2.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.5.1.5b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.8.3.3     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.9.3.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.1.2    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.10.4.3    VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.10.7.2    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.11.1.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.5.2    VHDL              ---
   SEVERITY:    Prohibited/Recommended2

  STARC02-3.1.3.2c    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.6.1     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-3.1.6.2     VHDL              ---
   SEVERITY:    Caution/Reference

  STARC02-3.2.3.3     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-3.5.6.2b    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.3a    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.4.1b    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.3b    VHDL              ---
   SEVERITY:    Recommended/Recommended2
------------------------------------------------------



===================================================================================================
						   IGNORED RULES SUMMARY TABLE
===================================================================================================

 Subset-Rule            Subset-Rule   Rule Name              Rule Language  Ignored   Remarks
 Name                   Language     
---------------------------------------------------------------------------------------------------
 W263                   verilog       Av_width_mismatch_case mixed           YES      'W263' ignored by its super-set 'Av_width_mismatch_case'
 W110                   verilog       Av_width_mismatch_port mixed           YES      'W110' ignored by its super-set 'Av_width_mismatch_port'
 STARC05-2.1.3.1        verilog       Av_width_mismatch_function mixed           YES      'STARC05-2.1.3.1' ignored by its super-set 'Av_width_mismatch_function'
 STARC05-2.10.3.2a      verilog       Av_width_mismatch_expr mixed           YES      'STARC05-2.10.3.2a' ignored by its super-set 'Av_width_mismatch_expr'
 W116                   verilog       Av_width_mismatch_expr02 mixed           YES      'W116' ignored by its super-set 'Av_width_mismatch_expr02'
 W362                   verilog       Av_width_mismatch_expr03 mixed           YES      'W362' ignored by its super-set 'Av_width_mismatch_expr03'
 W467                   verilog       Av_dontcare_mismatch   mixed           YES      'W467' ignored by its super-set 'Av_dontcare_mismatch'
 W71                    verilog       Av_case_default_missing mixed           YES      'W71' ignored by its super-set 'Av_case_default_missing'
===================================================================================================


INFO [326]    SpyGlass Design Database './spyglass-1/.SG_SaveRestoreDB' can not be restored because:
              Design restore operation failed as policies 'auto-verify' were not specified during design save (saved with policies 'openmore starc starc2005 erc simulation lint latch spyglass morelint timing Audits area miscellaneous srp srs_3.1 starc2002 starcad-21 txv power_est lowpower dft_dsm dft constraints const_intern1 clock-reset').              Saving Database again
Loading perl file for 'Audits' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/Audits/Audits-policy.pl
Version of Policy 'Audits': SpyGlass_vL-2016.06
Loading Shared library libVhAudits-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/Audits/libVhAudits-Linux4.spyso 
Loading Shared library libVeAudits-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/Audits/libVeAudits-Linux4.spyso 
Loading perl file for 'area' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/area/area-policy.pl
Version of Policy 'area': SpyGlass_vL-2016.06
Loading Shared library libarea-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/area/libarea-Linux4.spyso 
Loading perl file for 'miscellaneous' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/miscellaneous/miscellaneous-policy.pl
Version of Policy 'miscellaneous': SpyGlass_vL-2016.06
Loading Shared library libmiscellaneous-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/miscellaneous/libmiscellaneous-Linux4.spyso 
Loading perl file for 'starc2002' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starc2002/starc2002-policy.pl
Loading perl file for 'starcad-21' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starcad-21/starcad-21-policy.pl
Version of Policy 'starcad-21': SpyGlass_vL-2016.06
Loading Shared library libVmixedMetho-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/starcad-21/libVmixedMetho-Linux4.spyso 
Enabling Following Rules Only For Save:
 Prereqs_STARC-1.6.2.1
Prereqs_STARC05-1.6.2.1
GenTopLevelBlocksForAutoSoc
Total Rules Enabled Only For Save : 3
##build_id : SpyGlass_vL-2016.06
##system   : Linux IC_EDA 3.10.0-1160.6.1.el7.x86_64 #1 SMP Tue Nov 17 13:59:11 UTC 2020 x86_64
##cwd      : /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -lib accellera_vlog /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_verilog \
             -lib accellera /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_vhdl \
             -lib WORK ./spyglass-1/WORK \
             -lib accellera_vlog /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_verilog \
             -lib accellera /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_vhdl \
             -nl \
             -turbo \
             -policy='openmore,starc,starc2005,erc,simulation,lint,latch,spyglass,morelint,timing,auto-verify' \
             -mixed \
             -batch \
             -rules='badimplicitSM1,badimplicitSM2,badimplicitSM4,BlockHeader,bothedges,STARC05-2.1.6.5,STARC05-2.3.1.2c,W421,W442a,W442b,W442c,W442f,sim_race02,W110a,W416,CheckDelayTimescale-ML,PragmaComments-ML,STARC05-2.10.2.3,STARC05-2.11.3.1,STARC05-2.3.1.5b,W215,W216,W289,W292,W293,W317,W352,W398,W422,W424,W426,W467,W480,W481a,W481b,W496a,W496b,W71,NoAssignX-ML,NoXInCase-ML,ParamWidthMismatch-ML,ReportPortInfo-ML,STARC05-2.1.3.1,STARC05-2.1.5.3,STARC05-2.2.3.3,STARC05-2.3.1.6,W110,W116,W122,W123,W19,W218,W240,W263,W337,W362,W486,W499,W502,W505,W66,InferLatch,RegInputOutput-ML,STARC05-2.3.4.1v,STARC05-2.5.1.7,STARC05-2.5.1.9,W336,W414,W450L,UndrivenInTerm-ML,BufClock,checkPinConnectedToSupply,CombLoop,FlopClockConstant,FlopEConst,FlopSRConst,LatchFeedback,STARC05-1.2.1.2,STARC05-1.3.1.3,STARC05-1.4.3.4,STARC05-2.1.4.5,STARC05-2.4.1.5,STARC05-2.5.1.2,W392,W415,STARC05-2.10.1.4a,STARC05-2.10.1.4b,W156,STARC05-2.3.3.1,W415a,W287b,W224,W287a,W528,mixedsenselist,W339a,STARC05-2.10.3.2a,Av_Info_Case_Analysis,Av_width_mismatch_assign,Av_width_mismatch_case,Av_width_mismatch_port,Av_width_mismatch_function,Av_signed_unsigned_mismatch,Av_width_mismatch_expr,Av_case_default_missing,Av_width_mismatch_expr03,Av_width_mismatch_expr02,Av_dontcare_mismatch' \
             -wdir './spyglass-1/lint/lint_turbo_rtl' \
             -sgdc '/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc' \
             -sgdc '/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc' \
             -dbdir './spyglass-1/.SG_SaveRestoreDB' \
             -templatedir '/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             --goal_info 'lint/lint_turbo_rtl@' \
             --template_info 'lint/lint_turbo_rtl' \
             -overloadrules 'STARC05-2.1.6.5+severity=Warning,STARC05-2.3.1.2c+severity=Error,W421+severity=Error,sim_race02+severity=Warning,W416+severity=Error,PragmaComments-ML+severity=Data,STARC05-2.10.2.3+severity=Warning,STARC05-2.11.3.1+severity=Warning,STARC05-2.3.1.5b+severity=Error,W289+severity=Error,W293+severity=Error,W352+severity=Error,W398+severity=Error,W422+severity=Error,W71+severity=Error,ParamWidthMismatch-ML+severity=Warning,ReportPortInfo-ML+severity=Data,STARC05-2.1.3.1+severity=Warning,STARC05-2.1.5.3+severity=Warning,STARC05-2.2.3.3+severity=Warning,STARC05-2.3.1.6+severity=Warning,W110+severity=Error,W122+severity=Error,W123+severity=Error,W19+severity=Error,W218+severity=Error,W505+severity=Error,W66+severity=Error,InferLatch+severity=Error,RegInputOutput-ML+severity=Data,STARC05-2.3.4.1v+severity=Warning,STARC05-2.5.1.7+severity=Warning,STARC05-2.5.1.9+severity=Warning,W336+severity=Error,W414+severity=Error,W450L+severity=Warning,UndrivenInTerm-ML+severity=Error,BufClock+severity=Warning,checkPinConnectedToSupply+severity=Error,CombLoop+msgLabel=CombLoop+severity=Error,FlopClockConstant+msgLabel=FlopClockConstant+severity=Error,LatchFeedback+severity=Error,STARC05-1.2.1.2+severity=Error,STARC05-1.3.1.3+severity=Warning,STARC05-1.4.3.4+severity=Warning,STARC05-2.1.4.5+severity=Warning,STARC05-2.4.1.5+severity=Error,W415+msgLabel=W415+severity=Error,Av_case_default_missing+severity=Error' \
             -projectwdir './spyglass-1' \
             -enable_save_restore \
             -smart_rule_execution \
             -enable_fast_traversal \
             -enable_save_restore_builtin 'true' \
             -64bit  \
             ../rtl/ALU.v \
             ../rtl/ASYNC_FIFO.v \
             ../rtl/BIT_SYNC.v \
             ../rtl/CLK_GATE.v \
             ../rtl/ClkDiv.v \
             ../rtl/controller_fsm.v \
             ../rtl/data_sampling.v \
             ../rtl/DATA_SYNC.v \
             ../rtl/deserializer.v \
             ../rtl/edge_bit_counter.v \
             ../rtl/FIFO_MEM_CNTRL.v \
             ../rtl/FIFO_RD.v \
             ../rtl/FIFO_WR.v \
             ../rtl/mux4x1.v \
             ../rtl/parity_calc.v \
             ../rtl/parity_check.v \
             ../rtl/Prescale_mux.v \
             ../rtl/PULSE_GEN.v \
             ../rtl/REG_FILE.v \
             ../rtl/RST_SYNC.v \
             ../rtl/serializer.v \
             ../rtl/stop_check.v \
             ../rtl/strt_check.v \
             ../rtl/SYS_CTRL.v \
             ../rtl/SYSTEM_TOP.v \
             ../rtl/UART.v \
             ../rtl/UART_RX.v \
             ../rtl/uart_rx_fsm.v \
             ../rtl/UART_TX.v

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal lint/lint_turbo_rtl -64bit
##spyglass_run.csh begins :
;	cd /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
;	setenv SPYGLASS_LD_PRELOAD /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libsgjemalloc-Linux4.so
;	setenv SPYGLASS_DW_PATH /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/dw_support
;	/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal lint/lint_turbo_rtl -64bit
##spyglass_run.csh ends
##files    : ../rtl/ALU.v \
             ../rtl/ASYNC_FIFO.v \
             ../rtl/BIT_SYNC.v \
             ../rtl/CLK_GATE.v \
             ../rtl/ClkDiv.v \
             ../rtl/controller_fsm.v \
             ../rtl/data_sampling.v \
             ../rtl/DATA_SYNC.v \
             ../rtl/deserializer.v \
             ../rtl/edge_bit_counter.v \
             ../rtl/FIFO_MEM_CNTRL.v \
             ../rtl/FIFO_RD.v \
             ../rtl/FIFO_WR.v \
             ../rtl/mux4x1.v \
             ../rtl/parity_calc.v \
             ../rtl/parity_check.v \
             ../rtl/Prescale_mux.v \
             ../rtl/PULSE_GEN.v \
             ../rtl/REG_FILE.v \
             ../rtl/RST_SYNC.v \
             ../rtl/serializer.v \
             ../rtl/stop_check.v \
             ../rtl/strt_check.v \
             ../rtl/SYS_CTRL.v \
             ../rtl/SYSTEM_TOP.v \
             ../rtl/UART.v \
             ../rtl/UART_RX.v \
             ../rtl/uart_rx_fsm.v \
             ../rtl/UART_TX.v

##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/openmore/CombLoopReport.rpt' in "w+" mode ...
##FILEDEBUG[spyOpenFile]: Opening file './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/lint/SignalUsageReport.rpt' in "a" mode...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/lint/SignalUsageReport.rpt' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/morelint/RegInputOutput' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/morelint/ReportPortInfo' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/morelint/ReportPortInfo.csv' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/morelint/ReportPorts' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01_en.txt' in "r" mode ...
##FILEDEBUG[sgOpenFile]: Unable to open './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01_en.txt' in "r" mode [Reason: No such file or directory]
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02_en.txt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02_en.txt' closed.
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02_en.txt' in "r" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02_en.txt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 Reading sgdc file "/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc" ...
Performing unification checks on SGDC... done

INFO [76]    Using `./spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 316) .... done (Time = 0.00s, Memory = -8.6K)
Checking Rule ReportIgnoredOverlappingRules (Rule 5 of total 316) .... done (Time = 0.00s, Memory = 1.8K)
Checking Rule TurboModeStatus (Rule 6 of total 316) .... done (Time = 0.00s, Memory = 3.2K)
Checking Rule SGDC_assume_path01 (Rule 7 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule SGDC_sdcschema02 (Rule 8 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule SGDC_clock05 (Rule 9 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 10 of total 316) .... done (Time = 0.00s, Memory = 4.0K)
Checking Rule SGDC_force_ta05 (Rule 11 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 12 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 13 of total 316) .... done (Time = 0.00s, Memory = 9.1K)
Checking Rule SGDC_voltagedomain05 (Rule 14 of total 316) .... done (Time = 0.00s, Memory = 7.5K)
Checking Rule SGDC_voltagedomain06 (Rule 15 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_voltagedomain07 (Rule 16 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 17 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 18 of total 316) .... done (Time = 0.00s, Memory = 7.5K)
Checking Rule SGDC_waive01 (Rule 19 of total 316) .... done (Time = 0.00s, Memory = -23.0K)
Checking Rule SGDC_waive02 (Rule 20 of total 316) .... done (Time = 0.00s, Memory = 7.0K)
Checking Rule SGDC_waive03 (Rule 21 of total 316) .... done (Time = 0.00s, Memory = 9.9K)
Checking Rule SGDC_waive04 (Rule 22 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 23 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 24 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 25 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 26 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 27 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 28 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 29 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 30 of total 316) .... done (Time = 0.00s, Memory = 4.0K)
Checking Rule SGDC_waive13 (Rule 31 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 32 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 33 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 34 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 35 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 36 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 37 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 38 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 39 of total 316) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_libgroup01 (Rule 40 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 41 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_libgroup04 (Rule 42 of total 316) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_power_data01 (Rule 43 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 44 of total 316) .... done (Time = 0.00s, Memory = 16.5K)
Checking Rule SGDC_abstract_port06 (Rule 45 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 46 of total 316) .... done (Time = 0.00s, Memory = 22.1K)
Checking Rule SGDC_abstract_port15 (Rule 47 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 48 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule sdc_init_rule (Rule 49 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule CMD_ignorelibs01 (Rule 50 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule ReportRuleNotRun (Rule 51 of total 316) .... done (Time = 0.01s, Memory = -12.9K)
Checking Rule STARC05-2.3.1.2c (Rule 52 of total 316) .... done (Time = 0.00s, Memory = 2.1K)
Checking Rule W442a (Rule 53 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 54 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 55 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442f (Rule 56 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 57 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 58 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 59 of total 316) .... done (Time = 0.00s, Memory = 35.5K)
Checking Rule badimplicitSM4 (Rule 60 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 61 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BlockHeader (Rule 62 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 63 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_license01 (Rule 64 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/formal_lint_lic_file' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/formal_lint_lic_file' closed.
 .... done (Time = 0.00s, Memory = -1.2K)
Checking Rule Av_setup_checks01 (Rule 65 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
Checking Rule Av_sanity01 (Rule 66 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 67 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 68 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 69 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 3 sec, 833010 KB, 2855464 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 3 sec, 833010 KB, 2855464 KB
 Analyzing source file "../rtl/ALU.v" ....
 Analyzing source file "../rtl/ASYNC_FIFO.v" ....
 Analyzing source file "../rtl/BIT_SYNC.v" ....
 Analyzing source file "../rtl/CLK_GATE.v" ....
 Analyzing source file "../rtl/ClkDiv.v" ....
 Analyzing source file "../rtl/controller_fsm.v" ....
 Analyzing source file "../rtl/data_sampling.v" ....
 Analyzing source file "../rtl/DATA_SYNC.v" ....
 Analyzing source file "../rtl/deserializer.v" ....
 Analyzing source file "../rtl/edge_bit_counter.v" ....
 Analyzing source file "../rtl/FIFO_MEM_CNTRL.v" ....
 Analyzing source file "../rtl/FIFO_RD.v" ....
 Analyzing source file "../rtl/FIFO_WR.v" ....
 Analyzing source file "../rtl/mux4x1.v" ....
 Analyzing source file "../rtl/parity_calc.v" ....
 Analyzing source file "../rtl/parity_check.v" ....
 Analyzing source file "../rtl/Prescale_mux.v" ....
 Analyzing source file "../rtl/PULSE_GEN.v" ....
 Analyzing source file "../rtl/REG_FILE.v" ....
 Analyzing source file "../rtl/RST_SYNC.v" ....
 Analyzing source file "../rtl/serializer.v" ....
 Analyzing source file "../rtl/stop_check.v" ....
 Analyzing source file "../rtl/strt_check.v" ....
 Analyzing source file "../rtl/SYS_CTRL.v" ....
 Analyzing source file "../rtl/SYSTEM_TOP.v" ....
 Analyzing source file "../rtl/UART.v" ....
 Analyzing source file "../rtl/UART_RX.v" ....
 Analyzing source file "../rtl/uart_rx_fsm.v" ....
 Analyzing source file "../rtl/UART_TX.v" ....
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 3 sec, 899557 KB, 2921768 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 66547 KB, 66304 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 3 sec, 899587 KB, 2921768 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 30 KB, 0 KB
 Elaborating Top Verilog Design Unit 'SYSTEM_TOP' .....
 done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 3 sec, 965523 KB, 2987560 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 65936 KB, 65792 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 3 sec, 965529 KB, 2987560 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 6 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 3 sec, 965532 KB, 2987560 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 3 KB, 0 KB
Checking Rule ElabSummary (Rule 70 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' closed.
 .... done (Time = 0.00s, Memory = 4.2K)
Checking Rule ReportCheckDataSummary (Rule 71 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
 Reading waiver file "./spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating WAIVER file "./spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 72 of total 316) Detected 1 top level design units: 
     SYSTEM_TOP
 .... done (Time = 0.00s, Memory = 2.7K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 73 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 74 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 75 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 76 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 77 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 78 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 79 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset02 (Rule 80 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset03 (Rule 81 of total 316) .... done (Time = 0.00s, Memory = 3.5K)
Checking Rule SGDC_libgroup03 (Rule 82 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 83 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule HdlLibDuCheck (Rule 84 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule RtlDesignInfo (Rule 85 of total 316)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 29
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 214 525 55
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 58
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 89 296 43
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 279 547 56

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 28
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 180
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 436
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 6
 .... done (Time = 0.00s, Memory = 5.5K)
Checking Rule sim_race02 (Rule 86 of total 316) .... done (Time = 0.00s, Memory = 37.6K)
Checking Rule W339a (Rule 87 of total 316) .... done (Time = 0.00s, Memory = -61.6K)
Checking Rule W416 (Rule 88 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 89 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W110a (Rule 90 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule preReq_ConsCase2 (Rule 91 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule preReq_ConsCase (Rule 92 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-AlwaysParamSetup (Rule 93 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-ProcessParamSetup (Rule 94 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Latch_VePreReqRule (Rule 95 of total 316) .... done (Time = 0.00s, Memory = 7.4K)
Checking Rule CheckCelldefine (Rule 96 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 97 of total 316) .... done (Time = 0.00s, Memory = -1.8K)
Checking Rule SGDC_waive26 (Rule 98 of total 316) .... done (Time = 0.00s, Memory = -1.1K)
Checking Rule SGDC_waive27 (Rule 99 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
Checking Rule SGDC_waive29 (Rule 100 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_RegOutputs (Rule 101 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.4.5 (Rule 102 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule STARC05-2.3.1.5b (Rule 103 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule STARC05-2.3.3.1 (Rule 104 of total 316) .... done (Time = 0.00s, Memory = 7.4K)
Checking Rule STARC05-2.3.3.1 (Rule 105 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.11.3.1 (Rule 106 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_STARC05-1.6.2.1 (Rule 107 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_STARC-1.6.2.1 (Rule 108 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.10.1.4a (Rule 109 of total 316) .... done (Time = 0.01s, Memory = -1.5K)
Checking Rule W496b (Rule 110 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule W317 (Rule 111 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 112 of total 316) .... done (Time = 0.00s, Memory = -3.2K)
Checking Rule W426 (Rule 113 of total 316) .... done (Time = 0.00s, Memory = 2050.9K)
Checking Rule W480 (Rule 114 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
Checking Rule W481a (Rule 115 of total 316) .... done (Time = 0.00s, Memory = 1.9K)
Checking Rule W481b (Rule 116 of total 316) .... done (Time = 0.00s, Memory = -0.8K)
Checking Rule W422 (Rule 117 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W156 (Rule 118 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W292 (Rule 119 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W71 (Rule 120 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W287b (Rule 121 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule W293 (Rule 122 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W398 (Rule 123 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 124 of total 316) .... done (Time = 0.00s, Memory = -1.4K)
Checking Rule W424 (Rule 125 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W467 (Rule 126 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_RegInputOutputs (Rule 127 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PragmaComments-ML (Rule 128 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/morelint/PragmaComments' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/morelint/PragmaComments' closed.
 .... done (Time = 0.00s, Memory = -1964.0K)
Checking Rule PragmaComments-ML (Rule 129 of total 316) .... done (Time = 0.00s, Memory = -8.9K)
Checking Rule CheckDelayTimescale-ML (Rule 130 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule Prereqs_InclFileSetup-ML (Rule 131 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SYSTEM_TOP
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/blocks.rpt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/blocks.rpt' closed.
 .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -7.6K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 4.5K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = -1.9K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 2.2K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -3.1K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 21.8K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 3.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -6.6K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 3.8K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 49.8K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 1.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit RST_SYNC
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 3.8K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = -1.4K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 15.4K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 4.5K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = -18.2K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 2.7K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 10.2K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 6.2K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit ClkDiv
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.01s, Memory = 22.4K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 2.7K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 3.7K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -11.6K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit Prescale_mux
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = -6.4K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 3.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 1.8K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 10.5K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 10.3K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.1K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit REG_FILE
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -1.8K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 17.5K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 2.9K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 14.9K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = -6.5K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -2.1K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 13.9K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 1.9K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -20.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit UART
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 1.9K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 1.9K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 13.0K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -2.1K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -6.8K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -17.2K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit UART_TX
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = -16.2K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 5.8K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 3.7K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 6.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 4.6K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit serializer
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 33.2K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.01s, Memory = 5.7K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 11.7K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = -1.1K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 15.5K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 2.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 2.9K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = -0.6K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.5K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit controller_fsm
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 10.5K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 11.5K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 7.9K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 1.4K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.01s, Memory = 0.6K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 18.4K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 5.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -3.8K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = -4.9K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit parity_calc
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.4K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 18.7K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = -6.8K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -3.2K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit mux4x1
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 4.7K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -5.2K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 7.5K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -7.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -16.2K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit UART_RX
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -1.6K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = -0.7K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.1K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.01s, Memory = -6.8K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 2050.1K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 11.9K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit uart_rx_fsm
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 11.4K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 3.3K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 2.2K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 18.2K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 2.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = -0.6K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 10.1K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -7.1K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 2.2K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = -7.6K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 2.4K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit edge_bit_counter
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -0.4K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 7.8K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 19.1K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 4.3K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 2.6K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit data_sampling
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 7.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.7K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 3.8K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 15.9K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.7K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 11.8K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 5.8K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 1.4K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 1.9K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit deserializer
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 17.2K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 19.0K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 10.2K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -0.6K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = -2.2K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit parity_check
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -20.2K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = -5.7K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -1.4K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit strt_check
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 17.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 4.7K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 2.4K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.2K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit stop_check
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -16.2K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = -5.4K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 6.6K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = -7.8K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 15.4K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = -7.3K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit DATA_SYNC
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 4.3K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 11.8K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 2.5K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -5.8K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = -1.8K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = -0.4K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -1.6K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = -7.7K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 2.9K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = -6.2K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 25.5K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit WORK_BIT_SYNC_1_2
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 1.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 13.9K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -6.4K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 7.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 2.1K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 3.2K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 3.2K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit PULSE_GEN
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -0.4K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 14.3K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 3.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -5.1K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 17.2K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 10.6K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SYS_CTRL
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = -5.6K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.01s, Memory = 10.3K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 7.9K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 2.7K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 19.1K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 2.8K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 2.7K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 2.4K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 3.7K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 8.5K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit CLK_GATE
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 3.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 4.7K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 2.9K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 7.6K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 9.5K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -7.6K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = -5.9K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit ALU
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 3.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 6.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 5.9K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = -3.4K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = -7.3K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 3.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 7.9K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 11.3K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 4.1K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit ASYNC_FIFO
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = -1.5K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.7K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = -13.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 4.8K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 2.5K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = -1.6K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 2.8K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit FIFO_MEM_CNTRL
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -1.3K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 11.8K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 14.6K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -7.8K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 16.2K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 1.1K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 3.8K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = -6.4K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.2K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit FIFO_WR
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 3.8K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 3.4K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 1.5K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 15.1K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = -0.7K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -2.6K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = -8.8K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = -7.1K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 10.4K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit FIFO_RD
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 13.7K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 1.3K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 3.6K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = -0.4K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 19.2K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit WORK_BIT_SYNC_4_2
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 132 of total 316) .... done (Time = 0.00s, Memory = -3.9K)
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 133 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule STARC05-2.1.5.3 (Rule 134 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 135 of total 316) .... done (Time = 0.00s, Memory = -15.7K)
    Checking Rule STARC05-2.3.1.6 (Rule 136 of total 316) .... done (Time = 0.00s, Memory = 7.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 137 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule STARC05-2.11.3.1 (Rule 138 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 139 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule W122 (Rule 140 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule W496a (Rule 141 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule W19 (Rule 142 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule W66 (Rule 143 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule W123 (Rule 144 of total 316) .... done (Time = 0.00s, Memory = 15.9K)
    Checking Rule W156 (Rule 145 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 146 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 147 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 148 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 149 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 150 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 151 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 152 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 153 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 154 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 155 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 156 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 157 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 158 of total 316) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 159 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W240 (Rule 160 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 161 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 162 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 163 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 164 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule W424 (Rule 165 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 166 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule W505 (Rule 167 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 168 of total 316) .... done (Time = 0.00s, Memory = 6.1K)
    Checking Rule W528 (Rule 169 of total 316) .... done (Time = 0.00s, Memory = 647.1K)
    Checking Rule Prereqs_Usage (Rule 170 of total 316) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 171 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 172 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 173 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 174 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule NoAssignX-ML (Rule 175 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 176 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 177 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 178 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SYSTEM_TOP
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -5.5K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -7.6K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 59.7K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 1.5K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -14.7K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 10.5K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit RST_SYNC
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 1.1K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -1.1K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 1.5K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -4.8K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -1.6K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = -3.8K)
Checking ELABDU Rules for designUnit ClkDiv
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 3.8K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 3.3K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 9.6K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 2.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 5.6K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.4K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
Checking ELABDU Rules for designUnit Prescale_mux
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 4.5K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.8K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -4.1K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 1.4K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit REG_FILE
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 5.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -2.3K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -2.6K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -4.2K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
Checking ELABDU Rules for designUnit UART
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 9.5K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 2.1K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 1.9K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit UART_TX
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = -5.7K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 1.9K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit serializer
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 23.8K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 12.2K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 2.1K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 10.2K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -12.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 9.9K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit controller_fsm
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -2.9K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 30.3K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -6.7K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 6.2K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 12.1K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.1K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.1K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 2.8K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit parity_calc
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 7.4K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 3.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -7.3K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.6K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 5.5K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 2.9K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
Checking ELABDU Rules for designUnit mux4x1
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = -6.7K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -6.1K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
Checking ELABDU Rules for designUnit UART_RX
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -10.8K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 22.7K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -6.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -3.1K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit uart_rx_fsm
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -43.2K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 7.9K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 1.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 64.3K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -5.6K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.1K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 12.3K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 2.9K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 4.0K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit edge_bit_counter
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 9.5K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.6K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -7.9K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit data_sampling
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 2048.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -2048.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -12.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 11.9K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -4.1K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit deserializer
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -1.3K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -14.3K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -3.3K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -3.1K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit parity_check
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -9.2K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = -0.6K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -6.2K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 5.3K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -1.7K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = -0.4K)
Checking ELABDU Rules for designUnit strt_check
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = -0.9K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 7.9K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -7.3K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -0.6K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -22.7K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 3.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -2.9K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = -4.4K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit stop_check
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -1.1K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -1.4K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -2.8K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -2.4K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.1K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -7.9K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit DATA_SYNC
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -8.1K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 3.8K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = -1.7K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 12.1K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.01s, Memory = -10.7K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 3.9K)
Checking ELABDU Rules for designUnit WORK_BIT_SYNC_1_2
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 5.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -2.6K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -0.4K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 7.7K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -11.9K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 11.2K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 1.7K)
Checking ELABDU Rules for designUnit PULSE_GEN
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -2.1K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SYS_CTRL
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -8.4K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 59.7K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 1.6K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -4.1K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -1.3K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 3.8K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit CLK_GATE
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = -16.2K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 9.3K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.01s, Memory = -0.1K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = -3.8K)
Checking ELABDU Rules for designUnit ALU
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -0.5K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 4.6K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 17.6K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -1.1K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -5.2K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 7.9K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit ASYNC_FIFO
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -2.5K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.6K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 1.2K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.01s, Memory = 2051.8K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit FIFO_MEM_CNTRL
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = -1.5K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = -16.2K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 10.5K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 1.7K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 2.2K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.01s, Memory = 6.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = -2.0K)
Checking ELABDU Rules for designUnit FIFO_WR
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = -4.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = -8.1K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -1.6K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = -2.8K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = -9.6K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.3K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = 6.4K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = 4.9K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit FIFO_RD
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 4.7K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -3.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.3K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = -0.9K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = -2.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.1K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = -0.2K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit WORK_BIT_SYNC_4_2
    Checking Rule Av_multitop01 (Rule 179 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 180 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 181 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 182 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 183 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 184 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 185 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 186 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 187 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 188 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 189 of total 316) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule AnalyzeABV (Rule 190 of total 316) .... done (Time = 0.00s, Memory = 9.5K)
    Checking Rule veOperatorPreReq (Rule 191 of total 316) .... done (Time = 0.00s, Memory = 11.0K)
    Checking Rule veShiftOperatorPreReq (Rule 192 of total 316) .... done (Time = 0.00s, Memory = 2.0K)
    Checking Rule Av_dcreq01 (Rule 193 of total 316) .... done (Time = 0.00s, Memory = -6.0K)
    Checking Rule Av_dcreq01 (Rule 194 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 195 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 196 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width01.txt' closed.
 .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule _width02_prereq (Rule 197 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width02.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 198 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width03.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 199 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width04.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 200 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/sign05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 201 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width05.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 202 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width06.txt' closed.
 .... done (Time = 0.00s, Memory = 2.3K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 203 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/width07.txt' closed.
 .... done (Time = 0.00s, Memory = 3.9K)
    Checking Rule _dontcare_mismatch_prereq (Rule 204 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/dontcare01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 205 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default01.txt' closed.
 .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 206 of total 316)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/auto-verify/default02.txt' closed.
 .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule _formallint_preReq (Rule 207 of total 316) .... done (Time = 0.00s, Memory = -3.5K)
    Checking Rule _avAddSynthNet (Rule 208 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Lexical Checker started: 5 sec, 968557 KB, 2988088 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Lexical Checker started: 2 sec, 3025 KB, 528 KB
Checking Lexical Rules for file ../rtl/ALU.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/ASYNC_FIFO.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/BIT_SYNC.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/CLK_GATE.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/ClkDiv.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/controller_fsm.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/data_sampling.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/DATA_SYNC.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/deserializer.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/edge_bit_counter.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/FIFO_MEM_CNTRL.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/FIFO_RD.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 0.3K)
Checking Lexical Rules for file ../rtl/FIFO_WR.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -2.2K)
Checking Lexical Rules for file ../rtl/mux4x1.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 1.6K)
Checking Lexical Rules for file ../rtl/parity_calc.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
Checking Lexical Rules for file ../rtl/parity_check.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
Checking Lexical Rules for file ../rtl/Prescale_mux.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = 2.3K)
Checking Lexical Rules for file ../rtl/PULSE_GEN.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/REG_FILE.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/RST_SYNC.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/serializer.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/stop_check.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/strt_check.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/SYS_CTRL.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/SYSTEM_TOP.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/UART.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/UART_RX.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/uart_rx_fsm.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
Checking Lexical Rules for file ../rtl/UART_TX.v
    Checking Rule Av_complexity_req01 (Rule 209 of total 316) .... done (Time = 0.00s, Memory = -4.6K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Lexical Checker finished: 5 sec, 968483 KB, 2988088 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Lexical Checker finished: 0 sec, -74 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis started: 5 sec, 968068 KB, 2988088 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis started: 0 sec, -415 KB, 0 KB
 Synthesizing module: PULSE_GEN (elaborated name: PULSE_GEN) ... (Module 1 of total 30)  done 
     (Memory Used = -135523.9K(incr), 902472.5K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: BIT_SYNC (elaborated name: WORK_BIT_SYNC_4_2) ... (Module 2 of total 30)  done 
     (Memory Used = 12.1K(incr), 902507.8K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: FIFO_RD (elaborated name: FIFO_RD) ... (Module 3 of total 30)  done 
     (Memory Used = -11.2K(incr), 902496.3K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: FIFO_WR (elaborated name: FIFO_WR) ... (Module 4 of total 30)  done 
     (Memory Used = 5.3K(incr), 902505.5K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: FIFO_MEM_CNTRL (elaborated name: FIFO_MEM_CNTRL) ... (Module 5 of total 30)  done 
     (Memory Used = 27.2K(incr), 902536.6K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: ASYNC_FIFO (elaborated name: ASYNC_FIFO) ... (Module 6 of total 30)  done 
     (Memory Used = 0.1K(incr), 902537.6K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: ALU (elaborated name: ALU) ... (Module 7 of total 30)  done 
     (Memory Used = 40.5K(incr), 902585.2K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: CLK_GATE (elaborated name: CLK_GATE) ... (Module 8 of total 30)  done 
     (Memory Used = 0.0K(incr), 902565.1K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: SYS_CTRL (elaborated name: SYS_CTRL) ... (Module 9 of total 30)  done 
     (Memory Used = 19.6K(incr), 902584.7K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: BIT_SYNC (elaborated name: WORK_BIT_SYNC_1_2) ... (Module 10 of total 30)  done 
     (Memory Used = 44.7K(incr), 902624.5K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: DATA_SYNC (elaborated name: DATA_SYNC) ... (Module 11 of total 30)  done 
     (Memory Used = -22.7K(incr), 902605.9K(tot), Cpu Time = 0.04s(incr))
 Synthesizing module: stop_check (elaborated name: stop_check) ... (Module 12 of total 30)  done 
     (Memory Used = -0.6K(incr), 902605.3K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: strt_check (elaborated name: strt_check) ... (Module 13 of total 30)  done 
     (Memory Used = 2.3K(incr), 902607.6K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: parity_check (elaborated name: parity_check) ... (Module 14 of total 30)  done 
     (Memory Used = 27.6K(incr), 902645.1K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: deserializer (elaborated name: deserializer) ... (Module 15 of total 30)  done 
     (Memory Used = -26.4K(incr), 902617.9K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: data_sampling (elaborated name: data_sampling) ... (Module 16 of total 30)  done 
     (Memory Used = 3.1K(incr), 902621.0K(tot), Cpu Time = 0.04s(incr))
 Synthesizing module: edge_bit_counter (elaborated name: edge_bit_counter) ... (Module 17 of total 30)  done 
     (Memory Used = 21.8K(incr), 902626.2K(tot), Cpu Time = 0.04s(incr))
 Synthesizing module: uart_rx_fsm (elaborated name: uart_rx_fsm) ... (Module 18 of total 30)  done 
     (Memory Used = -21.7K(incr), 902668.7K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: UART_RX (elaborated name: UART_RX) ... (Module 19 of total 30)  done 
     (Memory Used = 0.1K(incr), 902638.6K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: mux4x1 (elaborated name: mux4x1) ... (Module 20 of total 30)  done 
     (Memory Used = 6.6K(incr), 902645.2K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: parity_calc (elaborated name: parity_calc) ... (Module 21 of total 30)  done 
     (Memory Used = -5.7K(incr), 902639.6K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: controller_fsm (elaborated name: controller_fsm) ... (Module 22 of total 30)  done 
     (Memory Used = -1.4K(incr), 902637.7K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: serializer (elaborated name: serializer) ... (Module 23 of total 30)  done 
     (Memory Used = 15.8K(incr), 902653.5K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: UART_TX (elaborated name: UART_TX) ... (Module 24 of total 30)  done 
     (Memory Used = 32.2K(incr), 902685.7K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: UART (elaborated name: UART) ... (Module 25 of total 30)  done 
     (Memory Used = 0.0K(incr), 902693.8K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: REG_FILE (elaborated name: REG_FILE) ... (Module 26 of total 30)  done 
     (Memory Used = 40.9K(incr), 902702.6K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: Prescale_mux (elaborated name: Prescale_mux) ... (Module 27 of total 30)  done 
     (Memory Used = 1.3K(incr), 902704.8K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: ClkDiv (elaborated name: ClkDiv) ... (Module 28 of total 30)  done 
     (Memory Used = 7.9K(incr), 902713.3K(tot), Cpu Time = 0.05s(incr))
 Synthesizing module: RST_SYNC (elaborated name: RST_SYNC) ... (Module 29 of total 30)  done 
     (Memory Used = 9.9K(incr), 902723.8K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: SYSTEM_TOP (elaborated name: SYSTEM_TOP) ... (Module 30 of total 30)  done 
     (Memory Used = 4.3K(incr), 902728.1K(tot), Cpu Time = 0.00s(incr))
 Synthesis completed.
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis completed: 5 sec, 902978 KB, 2922552 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis completed: 0 sec, -65090 KB, -65536 KB
Checking Rule InferBlackBox (Rule 210 of total 316) .... done (Time = 0.01s, Memory = -0.9K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 30
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 1067
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 1936
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 5629
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 236, 35
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM started: 5 sec, 902967 KB, 2922552 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM started: 0 sec, -11 KB, 0 KB

INFO [234]    Saving design database in directory './spyglass-1/.SG_SaveRestoreDB/autogenerated__default_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM completed: 5 sec, 948165 KB, 2971708 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM completed: 0 sec, 45198 KB, 49156 KB
     (Memory Used = 45206.2K(incr), 948173.4K(tot), Cpu Time = 0.04s(incr))
Checking Rule SGDC_waive37 (Rule 211 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive24 (Rule 212 of total 316) .... done (Time = 0.00s, Memory = 32.7K)
Checking Rule SGDC_waive25 (Rule 213 of total 316) .... done (Time = 0.00s, Memory = 2.5K)
Checking Rule SGDC_waive31 (Rule 214 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
Checking Rule SGDC_waive35 (Rule 215 of total 316) .... done (Time = 0.00s, Memory = 2.5K)
Checking Rule LogNMuxPrereq for module PULSE_GEN (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module PULSE_GEN (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module PULSE_GEN (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module PULSE_GEN (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module PULSE_GEN (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module PULSE_GEN (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module PULSE_GEN (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module PULSE_GEN (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module PULSE_GEN (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module PULSE_GEN (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module PULSE_GEN (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module PULSE_GEN (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module PULSE_GEN (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module PULSE_GEN (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module BIT_SYNC (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module BIT_SYNC (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module BIT_SYNC (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module BIT_SYNC (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module BIT_SYNC (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module BIT_SYNC (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module BIT_SYNC (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module BIT_SYNC (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module BIT_SYNC (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module BIT_SYNC (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module BIT_SYNC (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module BIT_SYNC (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module BIT_SYNC (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module BIT_SYNC (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module FIFO_RD (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module FIFO_RD (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module FIFO_RD (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module FIFO_RD (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module FIFO_RD (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module FIFO_RD (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module FIFO_RD (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module FIFO_RD (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module FIFO_RD (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module FIFO_RD (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module FIFO_RD (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module FIFO_RD (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module FIFO_RD (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module FIFO_RD (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module FIFO_WR (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module FIFO_WR (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module FIFO_WR (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module FIFO_WR (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module FIFO_WR (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module FIFO_WR (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module FIFO_WR (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module FIFO_WR (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module FIFO_WR (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module FIFO_WR (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module FIFO_WR (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module FIFO_WR (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module FIFO_WR (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module FIFO_WR (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module FIFO_MEM_CNTRL (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module FIFO_MEM_CNTRL (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module FIFO_MEM_CNTRL (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module FIFO_MEM_CNTRL (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module FIFO_MEM_CNTRL (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module FIFO_MEM_CNTRL (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module FIFO_MEM_CNTRL (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module FIFO_MEM_CNTRL (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module FIFO_MEM_CNTRL (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module FIFO_MEM_CNTRL (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module FIFO_MEM_CNTRL (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module FIFO_MEM_CNTRL (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module FIFO_MEM_CNTRL (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module FIFO_MEM_CNTRL (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module ASYNC_FIFO (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module ASYNC_FIFO (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module ASYNC_FIFO (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module ASYNC_FIFO (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module ASYNC_FIFO (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module ASYNC_FIFO (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module ASYNC_FIFO (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module ASYNC_FIFO (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module ASYNC_FIFO (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module ASYNC_FIFO (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module ASYNC_FIFO (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module ASYNC_FIFO (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module ASYNC_FIFO (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module ASYNC_FIFO (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module ALU (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module ALU (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module ALU (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module ALU (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module ALU (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module ALU (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module ALU (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module ALU (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module ALU (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module ALU (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module ALU (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module ALU (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module ALU (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module ALU (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module CLK_GATE (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module CLK_GATE (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module CLK_GATE (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module CLK_GATE (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module CLK_GATE (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module CLK_GATE (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module CLK_GATE (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module CLK_GATE (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module CLK_GATE (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module CLK_GATE (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module CLK_GATE (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module CLK_GATE (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module CLK_GATE (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module CLK_GATE (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module SYS_CTRL (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module SYS_CTRL (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module SYS_CTRL (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module SYS_CTRL (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module SYS_CTRL (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module SYS_CTRL (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module SYS_CTRL (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module SYS_CTRL (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module SYS_CTRL (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module SYS_CTRL (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module SYS_CTRL (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module SYS_CTRL (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module SYS_CTRL (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module SYS_CTRL (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module BIT_SYNC (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module BIT_SYNC (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module BIT_SYNC (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module BIT_SYNC (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module BIT_SYNC (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module BIT_SYNC (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module BIT_SYNC (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module BIT_SYNC (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module BIT_SYNC (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module BIT_SYNC (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module BIT_SYNC (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module BIT_SYNC (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module BIT_SYNC (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module BIT_SYNC (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module DATA_SYNC (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module DATA_SYNC (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module DATA_SYNC (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module DATA_SYNC (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module DATA_SYNC (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module DATA_SYNC (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module DATA_SYNC (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module DATA_SYNC (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module DATA_SYNC (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module DATA_SYNC (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module DATA_SYNC (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module DATA_SYNC (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module DATA_SYNC (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module DATA_SYNC (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module stop_check (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module stop_check (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module stop_check (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module stop_check (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module stop_check (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module stop_check (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module stop_check (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module stop_check (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module stop_check (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module stop_check (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module stop_check (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module stop_check (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module stop_check (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module stop_check (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module strt_check (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module strt_check (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module strt_check (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module strt_check (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module strt_check (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module strt_check (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module strt_check (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module strt_check (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module strt_check (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module strt_check (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module strt_check (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module strt_check (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module strt_check (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module strt_check (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module parity_check (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module parity_check (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module parity_check (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module parity_check (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module parity_check (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module parity_check (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module parity_check (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module parity_check (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module parity_check (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module parity_check (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module parity_check (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module parity_check (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module parity_check (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module parity_check (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module deserializer (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module deserializer (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module deserializer (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module deserializer (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module deserializer (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module deserializer (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module deserializer (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module deserializer (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module deserializer (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module deserializer (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module deserializer (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module deserializer (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module deserializer (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module deserializer (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module data_sampling (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module data_sampling (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module data_sampling (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module data_sampling (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module data_sampling (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module data_sampling (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module data_sampling (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module data_sampling (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module data_sampling (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module data_sampling (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module data_sampling (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module data_sampling (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module data_sampling (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module data_sampling (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module edge_bit_counter (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module edge_bit_counter (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module edge_bit_counter (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module edge_bit_counter (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module edge_bit_counter (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module edge_bit_counter (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module edge_bit_counter (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module edge_bit_counter (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module edge_bit_counter (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module edge_bit_counter (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module edge_bit_counter (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module edge_bit_counter (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module edge_bit_counter (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module edge_bit_counter (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module uart_rx_fsm (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module uart_rx_fsm (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module uart_rx_fsm (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module uart_rx_fsm (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module uart_rx_fsm (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module uart_rx_fsm (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module uart_rx_fsm (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module uart_rx_fsm (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module uart_rx_fsm (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module uart_rx_fsm (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module uart_rx_fsm (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module uart_rx_fsm (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module uart_rx_fsm (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module uart_rx_fsm (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module UART_RX (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module UART_RX (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module UART_RX (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module UART_RX (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module UART_RX (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module UART_RX (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module UART_RX (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module UART_RX (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module UART_RX (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module UART_RX (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module UART_RX (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module UART_RX (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module UART_RX (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module UART_RX (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module mux4x1 (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module mux4x1 (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module mux4x1 (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module mux4x1 (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module mux4x1 (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module mux4x1 (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module mux4x1 (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module mux4x1 (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module mux4x1 (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module mux4x1 (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module mux4x1 (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module mux4x1 (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module mux4x1 (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module mux4x1 (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module parity_calc (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module parity_calc (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module parity_calc (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module parity_calc (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module parity_calc (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module parity_calc (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module parity_calc (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module parity_calc (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module parity_calc (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module parity_calc (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module parity_calc (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module parity_calc (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module parity_calc (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module parity_calc (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module controller_fsm (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module controller_fsm (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module controller_fsm (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module controller_fsm (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module controller_fsm (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module controller_fsm (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module controller_fsm (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module controller_fsm (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module controller_fsm (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module controller_fsm (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module controller_fsm (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module controller_fsm (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module controller_fsm (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module controller_fsm (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module serializer (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module serializer (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module serializer (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module serializer (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module serializer (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module serializer (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module serializer (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module serializer (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module serializer (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module serializer (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module serializer (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module serializer (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module serializer (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module serializer (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module UART_TX (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module UART_TX (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module UART_TX (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module UART_TX (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module UART_TX (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module UART_TX (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module UART_TX (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module UART_TX (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module UART_TX (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module UART_TX (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module UART_TX (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module UART_TX (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module UART_TX (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module UART_TX (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module UART (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module UART (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module UART (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module UART (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module UART (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module UART (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module UART (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module UART (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module UART (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module UART (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module UART (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module UART (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module UART (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module UART (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module REG_FILE (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module REG_FILE (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module REG_FILE (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module REG_FILE (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module REG_FILE (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module REG_FILE (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module REG_FILE (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module REG_FILE (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module REG_FILE (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module REG_FILE (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module REG_FILE (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module REG_FILE (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module REG_FILE (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module REG_FILE (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module Prescale_mux (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module Prescale_mux (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module Prescale_mux (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module Prescale_mux (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module Prescale_mux (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module Prescale_mux (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module Prescale_mux (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module Prescale_mux (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module Prescale_mux (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module Prescale_mux (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module Prescale_mux (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module Prescale_mux (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module Prescale_mux (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module Prescale_mux (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module ClkDiv (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module ClkDiv (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module ClkDiv (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module ClkDiv (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module ClkDiv (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module ClkDiv (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module ClkDiv (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module ClkDiv (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module ClkDiv (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module ClkDiv (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module ClkDiv (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module ClkDiv (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module ClkDiv (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module ClkDiv (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module RST_SYNC (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module RST_SYNC (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module RST_SYNC (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module RST_SYNC (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module RST_SYNC (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module RST_SYNC (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module RST_SYNC (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module RST_SYNC (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module RST_SYNC (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module RST_SYNC (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module RST_SYNC (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module RST_SYNC (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module RST_SYNC (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module RST_SYNC (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq for module SYSTEM_TOP (Rule 216 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC-1.3.2.2_prereq for module SYSTEM_TOP (Rule 217 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module SYSTEM_TOP (Rule 218 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module SYSTEM_TOP (Rule 219 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module SYSTEM_TOP (Rule 220 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module SYSTEM_TOP (Rule 221 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module SYSTEM_TOP (Rule 222 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module SYSTEM_TOP (Rule 223 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module SYSTEM_TOP (Rule 224 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module SYSTEM_TOP (Rule 225 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module SYSTEM_TOP (Rule 226 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module SYSTEM_TOP (Rule 227 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module SYSTEM_TOP (Rule 228 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module SYSTEM_TOP (Rule 229 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.01s, Memory = -2.8K)
Checking Rule SGDC_testmode03 (Rule 73 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 230 of total 316) .... done (Time = 0.00s, Memory = 8.8K)
Checking Rule SGDC_abstract_port03 (Rule 231 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 232 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 233 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 234 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_abstract_port08 (Rule 235 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_abstract_port10 (Rule 236 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_abstract_port11 (Rule 237 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_abstract_port12 (Rule 238 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_abstract_port13 (Rule 239 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule Av_complexity_req02 (Rule 240 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 241 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_portReten (Rule 242 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 243 of total 316) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule InferLatch (Rule 244 of total 316)##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/openmore/InferLatch/000/InferLatch001.csv' closed.
 .... done (Time = 0.00s, Memory = -2052.5K)
Checking Rule UndrivenInTerm-ML (Rule 245 of total 316) .... done (Time = 0.02s, Memory = -44.9K)
Checking Rule Av_casereq03 (Rule 246 of total 316) .... done (Time = 0.00s, Memory = -3.0K)
Checking Rule SGDC_fsm_setup01 (Rule 247 of total 316) .... done (Time = 0.00s, Memory = -3.9K)
Checking Rule Av_PortRetention (Rule 248 of total 316) .... done (Time = 0.00s, Memory = 1.2K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 6 sec, 909492 KB, 2925640 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 1 sec, -38673 KB, -46068 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 6 sec, 843472 KB, 2859848 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, -66020 KB, -65792 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 6 sec, 774301 KB, 2791240 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, -69171 KB, -68608 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 6 sec, 775197 KB, 2792008 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 896 KB, 768 KB
 Flattening SYSTEM_TOP (.lib instances separately flattened) ....
     (Memory Used = 1522.9K(incr), 776726.9K(tot), Cpu Time = 0.02s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 1099
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 1357
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 5046
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 34
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 5
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 6 sec, 776718 KB, 2793288 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 1521 KB, 1280 KB
Checking Rule SGDC_set_case_analysis_LC (Rule 249 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_IpblockTaggedNet (Rule 250 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BufClock (Rule 251 of total 316) .... done (Time = 0.01s, Memory = 1006.0K)
Checking Rule CombLoop (Rule 252 of total 316) .... done (Time = 0.00s, Memory = 525.2K)
Checking Rule STARC05-2.5.1.2 (Rule 253 of total 316) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule STARC05-1.3.1.3 (Rule 254 of total 316) .... done (Time = 0.00s, Memory = 3.0K)
Checking Rule STARC05-1.4.3.4 (Rule 255 of total 316) .... done (Time = 0.00s, Memory = 12.5K)
Checking Rule FlopClockConstant (Rule 256 of total 316) .... done (Time = 0.00s, Memory = 24.5K)
Checking Rule FlopSRConst (Rule 257 of total 316) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule FlopEConst (Rule 258 of total 316) .... done (Time = 0.00s, Memory = -6.3K)
Checking Rule checkPinConnectedToSupply (Rule 259 of total 316) .... done (Time = 0.00s, Memory = -1.8K)
Checking Rule W392 (Rule 260 of total 316) .... done (Time = 0.01s, Memory = 91.4K)
Checking Rule W415 (Rule 261 of total 316) .... done (Time = 0.00s, Memory = 18.3K)
Checking Rule LatchFeedback (Rule 262 of total 316) .... done (Time = 0.00s, Memory = 3.1K)
Checking Rule Av_initseq01 (Rule 263 of total 316) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_init01 (Rule 264 of total 316) .... done (Time = 0.00s, Memory = 38.6K)
Checking Rule AnalyzeBBox (Rule 265 of total 316) .... done (Time = 0.00s, Memory = -4.5K)

SpyGlass Rule Checking ABORTED.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/openmore/CombLoopReport.rpt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/lint/SignalUsageReport.rpt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/morelint/RegInputOutput' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/morelint/ReportPortInfo' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/morelint/ReportPortInfo.csv' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/morelint/ReportPorts' closed.

Generating data for Console...

Generating moresimple report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' ....

Generating moresimple_turbo report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/moresimple_turbo.rpt' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating ADV-LINT report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/ADV-LINT.rpt' ....
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'ADV_LINT_INFO_FILE' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'AUTOVERIFY_FUNCTIONAL_TIME_FILE' in "r" mode

Generating auto_verify report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/auto_verify.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_turbo_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_turbo_rtl/'.
##SGDEBUG [PEAK_MEMORY]: 2990136 KB for entire run at '_width05_prereq' stage
##SGDEBUG [VMPEAK_MEMORY]: 3231508 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking aborted: 6 sec, 775052 KB, 2795008 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking aborted: 0 sec, -1666 KB, 1720 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE
-------------------------------------------------------------------------------------
	-abstract                                          0
	-allow_clk_in_condition                            no
	-allow_clock_on_output_port                        no
	-allow_combo_logic_base                            no
	-allviol                                           no
	-assume_driver_load                                yes
	-atime                                             UNDEFINED
	-audit                                             no
	-av_flopcount                                      -1
	-av_seqdepth                                       -1
	-buf_count                                         -1
	-checkInHierarchy                                  yes
	-checkOperatorOverload                             yes
	-checkRTLCInst                                     yes
	-check_bbox_driver                                 no
	-check_clock_cell                                  0
	-check_clock_group_violations                      no
	-check_complete_design                             no
	-check_concat_max_width                            no
	-check_counter_assignment                          no
	-check_default_value                               yes
	-check_genvar                                      no
	-check_implicit_senselist                          no
	-check_initialization_assignment                   yes
	-check_latch                                       no
	-check_pad_concat                                  no
	-check_sequential                                  no
	-check_shifted_width                               no
	-check_sign_extend                                 no
	-check_static_value                                no
	-check_temporary_flop                              no
	-check_unsign_overflow                             no
	-check_xassign_casedefault                         no
	-checkblocking                                     no
	-checkconstassign                                  yes
	-checkfullbus                                      yes
	-checkfullrecord                                   yes
	-checknonblocking                                  no
	-checksyncreset                                    yes
	-chkTopModule                                      yes
	-chk_sign_unsign_also                              no
	-clk_EnableLatch                                   yes
	-dccompat                                          no
	-debug_proc                                        no
	-depth_ml                                          -1
	-disable_rtl_deadcode                              no
	-do_not_run_W71                                    no
	-dump_array_bits                                   no
	-effort_level                                      100
	-enableE2Q                                         yes
	-fast                                              no
	-force_genclk_for_txv                              no
	-fv_parallelfile                                   UNDEFINED
	-handle_greybox                                    yes
	-handle_hier_clock_reset                           no
	-handle_large_bus                                  no
	-handle_latch_setreset                             no
	-handle_shift_op                                   no
	-ieffort                                           0
	-ignoreCellName                                    UNDEFINED
	-ignoreModuleInstance                              yes
	-ignoreRtlBuffer                                   no
	-ignoreSRlatch                                     no
	-ignoreSeqProcess                                  no
	-ignore_bitwiseor_assignment                       yes
	-ignore_bus_clocks                                 1024
	-ignore_cell                                       0
	-ignore_fsm_counter                                no
	-ignore_hanging_flop                               no
	-ignore_inout                                      no
	-ignore_iopad                                      no
	-ignore_latches                                    no
	-ignore_multi_assign_in_forloop                    yes
	-ignore_nonBlockCondition                          no
	-ignore_sync_reset                                 no
	-ignore_unloaded_inst                              no
	-ignore_unloaded_port                              no
	-ignoreforindex                                    yes
	-inv_count                                         1
	-library_gen_clock_naming                          yes
	-modulelist                                        UNDEFINED
	-netlist_clock_polarity                            yes
	-new_flow_width                                    yes
	-nocheckoverflow                                   STARC05-2.1.3.1,W116,W164a,W164b,W263,W110,W486,W362
	-not_used_signal                                   nil
	-overlappingLatchLoops                             yes
	-overlappingLoops                                  yes
	-passfail                                          both
	-populate_comboelements_for_minmax_in_fromto       no
	-pragma_list_ml                                    synopsys
	-preserve_path                                     no
	-propfile                                          UNDEFINED
	-pt                                                yes
	-reportHangingLatch                                no
	-reportLibLatch                                    no
	-report_all_messages                               no
	-report_all_rst                                    no
	-report_allclk                                     no
	-report_blackbox_inst                              no
	-report_floating_source                            no
	-report_flop_clock_loop                            no
	-report_flop_reset_loop                            no
	-report_inferred_cell                              no
	-report_module_configuration                       no
	-report_mux_select                                 yes
	-reportalwayslatch                                 no
	-reportconstassign                                 no
	-reportsimilarassgn                                no
	-reset_synchronizer_modname                        sgdummy1,sgdummy2
	-scope                                             chip
	-show_all_sdc_violations                           no
	-show_sdc_progress                                 no
	-sign_extend_func_names                            EXTEND
	-simplesense                                       no
	-skip_lib_cell_checking                            no
	-solvemethod                                       1
	-strict                                            W342,W343
	-supplyHigh                                        __null__
	-supplyLow                                         __null__
	-suppress_sdc_violation_in_abstract                no
	-tc_disable_caching                                no
	-tc_stop_parsing_ignored_commands                  no
	-tclfile                                           UNDEFINED
	-traverse_function                                 no
	-treat_latch_as_combinational                      yes
	-truncate_through                                  yes
	-use_carry_bit                                     no
	-use_inferred_clocks                               no
	-use_inferred_resets                               no
	-use_lrm_width                                     no
	-vcdfile                                           UNDEFINED
	-vcdfulltrace                                      usernets
	-vcdtime                                           -1
	-verbose                                           0
	-waiver_compat                                     no
	-write_sdc                                         no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 REDUNDANT_CIRCUIT              starcad-21      No             - FLATDU2_WL     -               
 CLOCK_WHEN                     starcad-21      No             - FLATDU2_WL     -               
 CLOCK_NO_TIMINGARC             starcad-21      No             - FLATDU2_WL     -               
 SYNC_MULTICLOCK                starcad-21      No             - FLATDU2_WL     -               
 CLOCK_COMB_MERGE               starcad-21      No             - FLATDU2_WL     -               
 starcad_21_Prereq              starcad-21      No             - FLATDU2_WL     -               
 SYSTEM_SETRESET                starcad-21      No             - FLATDU2_WL     -               
 BOTH_SETRESET                  starcad-21      No             - FLATDU2_WL     -               
 CLOCK_MUX_S                    starcad-21      No             - FLATDU2_WL     -               
 MANDATORY_BLOCK_CONNECTION     starcad-21      No             - FLATDU2_WL     -               
 INHIBIT_BLOCK_CONNECTION       starcad-21      No             - FLATDU2_WL     -               
 LAYOUT_MODULE_OUTPINCONNTOTRISTATE starcad-21      No             - VSTOPDU        -               
 LAYOUT_MODULE_PINCONNTOLATCH   starcad-21      No             - VSTOPDU        -               
 LAYOUT_MODULE_TIE              starcad-21      No             - VSTOPDU        -               
 LAYOUT_MODULE_INOUTPIN         starcad-21      No             - VSTOPDU        -               
 setup_blockfile                starcad-21      No             - VSTOPDU        -               
 MODULE_PORTS                   starcad-21      No             - RTLDU          -               
 CELL_INFO                      starcad-21      No             - RTLDULIST      -               
 TOTAL_PINPAIRS                 starcad-21      No             - FLATDU2_WL     -               
 TOTAL_GRIDS                    starcad-21      No             - FLATDU2_WL     -               
 CLOCK_DISALLOWCELL             starcad-21      No             - FLATDU2_WL     -               
 CONNECT_PAD                    starcad-21      No             - FLATDU2_WL     -               
 BLACKBOX_CHECK                 starcad-21      No             - FLATDU2_WL     -               
 MULTI_DRIVE                    starcad-21      No             - FLATDU         -               
 CHIP_PORT_NAME_LENGTH(VHDL   ) starcad-21      No             - RTLDULIST      -               
 CHIP_PORT_NAME_LENGTH(Verilog) starcad-21      No             - RTLDULIST      -               
 CHIP_MODULE_NAME_LENGTH(VHDL   ) starcad-21      No             - RTLDULIST      -               
 CHIP_MODULE_NAME_LENGTH(Verilog) starcad-21      No             - RTLDULIST      -               
 RESERVE_NAME         (VHDL   ) starcad-21      No             - RTLDULIST      -               
 RESERVE_NAME         (Verilog) starcad-21      No             - RTLDULIST      -               
 NAME_LENGTH          (VHDL   ) starcad-21      No             - RTLDULIST      -               
 NAME_LENGTH          (Verilog) starcad-21      No             - RTLDULIST      -               
 ALLOW_CELL           (VHDL   ) starcad-21      No             - RTLDULIST      -               
 ALLOW_CELL           (Verilog) starcad-21      No             - RTLDULIST      -               
 DISALLOW_CELL        (VHDL   ) starcad-21      No             - RTLDULIST      -               
 DISALLOW_CELL        (Verilog) starcad-21      No             - RTLDULIST      -               
 Mux01                          miscellaneous   No             - FLATDU2_WL     -               
 ConstSig                       miscellaneous   No             - FLATDU2_WL     -               
 DeadCode                       miscellaneous   No             - FLATDU2_WL     -               
 LongName                       miscellaneous   No             - VSTOPDU        -               
 ResourceShare                  area            No             - ALLVIEWS       -               
 GateCount                      area            No             - VSTOPDU        -               
 _close_Audits_vdb              Audits          No             - FLATDU2_WL     -               
 Audit3run                      Audits          No             - RTLDULIST      -               
 Audit3ID             (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit3ID             (Verilog) Audits          No             - RTLDULIST      -               
 AuditReportCell                Audits          No             - FLATDU2_WL     -               
 Audit2FileNameDump             Audits          No             - ELABDU         -               
 Audit4Dump                     Audits          No             - FLATDU2_WL     -               
 Audit4Count                    Audits          No             - FLATDU2_WL     -               
 Audit4ID             (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit4ID             (Verilog) Audits          No             - RTLDULIST      -               
 Audit2Stats8                   Audits          No             - RTLDULIST      -               
 Audit2Stats7b        (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2Stats7a        (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2Stats6         (Verilog) Audits          No             - LEXICAL        -               
 Audit2Stats6         (VHDL   ) Audits          No             - LEXICAL        -               
 Audit2Stats5         (Verilog) Audits          No             - LEXICAL        -               
 Audit2Stats5         (VHDL   ) Audits          No             - LEXICAL        -               
 Audit2Stats4         (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2Stats4         (Verilog) Audits          No             - RTLDULIST      -               
 Audit2Stats3         (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2Stats3         (Verilog) Audits          No             - RTLDULIST      -               
 Audit2Stats          (Verilog) Audits          No             - RTLDULIST      -               
 Audit2Stats          (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2ID             (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2ID             (Verilog) Audits          No             - RTLDULIST      -               
 _open_Audits_vdb               Audits          No             - SETUP          -               
 STARC05-2.2.2.2a     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-3.1.3.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.7.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.4.1      (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.1.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.8     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.7     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.9      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.13    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.12    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.11    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.10    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.9     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.6      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.2b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.2.2.2a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.5.6.7      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.10.7.1     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.5     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.3.7     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.7     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.3.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.5a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.3.2.3                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.3.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.6.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.6                starc2005       No             - VSDU           -               
 STARC05-3.3.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.10.6.6     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.6.6     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.8      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.8      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.4.1.4                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.6      (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-1.4.3.6      (Verilog) starc2005       No             - RTLDU          -               
 Av_staticreg02                 auto-verify     No             - FLATDU2_WL     -               
 Av_ovl01                       auto-verify     No             - FLATDU2_WL     -               
 Av_case_default_redundant      auto-verify     No             - FLATDU2_WL     -               
 Av_syncfifo01                  auto-verify     No             - FLATDU2_WL     -               
 Av_eventually_stucknet         auto-verify     No             - FLATDU2_WL     -               
 Av_setreset01                  auto-verify     No             - FLATDU2_WL     -               
 Av_staticnet01                 auto-verify     No             - FLATDU2_WL     -               
 Av_dontcare01                  auto-verify     No             - FLATDU2_WL     -               
 Av_negative_shift              auto-verify     No             - FLATDU2_WL     -               
 Av_divide_by_zero              auto-verify     No             - FLATDU2_WL     -               
 Av_range01                     auto-verify     No             - FLATDU2_WL     -               
 Av_fsm01                       auto-verify     No             - FLATDU2_WL     -               
 Av_fsm02                       auto-verify     No             - FLATDU2_WL     -               
 Av_deadcode01                  auto-verify     No             - FLATDU2_WL     -               
 Av_case03                      auto-verify     No             - ELABDU         -               
 Av_case02                      auto-verify     No             - FLATDU2_WL     -               
 Av_case01                      auto-verify     No             - FLATDU2_WL     -               
 Av_bus02                       auto-verify     No             - FLATDU2_WL     -               
 Av_bus01                       auto-verify     No             - FLATDU2_WL     -               
 Av_complexity01                auto-verify     No             - FLATDU2_WL     -               
 Av_fsm_analysis                auto-verify     No             - FLATDU2_WL     -               
 Av_fsminf02                    auto-verify     No             - FLATDU2_WL     -               
 Av_fsminf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_sanity04                    auto-verify     No             - FLATDU2_WL     -               
 Av_rstinf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_clkinf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_sanity03                    auto-verify     No             - FLATDU2_WL     -               
 ClockEnableRace                timing          No             - FLATDU2_WL     -               
 DumpHist                       timing          No             - RTLDULIST      -               
 LogicHist                      timing          No             - FLATDU2_ABSTRACT_PRD_WL   -               
 LogicDepth                     timing          No             - FLATDU2_ABSTRACT_PRD_WL   -               
 ShiftReg                       timing          No             - FLATDU2_WL     -               
 MaxFanout                      timing          No             - FLATDU2_WL     -               
 LogNMux                        timing          No             - FLATDU2_WL     -               
 DeepMux              (VHDL   ) timing          No             - RTLDULIST      -               
 DeepMux              (Verilog) timing          No             - RTLDULIST      -               
 MixedResetEdges-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 CloseCaseWithX-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SigAssignZ-ML        (VHDL   ) morelint        No             - ELABDU         -               
 SigAssignX-ML        (VHDL   ) morelint        No             - ELABDU         -               
 EntityCompMismatch-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 FindStringsInComment-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 CheckAssignToVecBits-ML(VHDL   ) morelint        No             - RTLDU          -               
 ConstWithoutValue-ML (VHDL   ) morelint        No             - RTLDU          -               
 GenIndexNonInt-ML    (VHDL   ) morelint        No             - RTLDU          -               
 NoFuncOrProc-ML      (VHDL   ) morelint        No             - RTLDU          -               
 SameLabelsInGenerate-ML(VHDL   ) morelint        No             - RTLDU          -               
 MultiOpInModule-ML   (VHDL   ) morelint        No             - RTLDU          -               
 ConflictVar-ML       (VHDL   ) morelint        No             - RTLDU          -               
 MultiAssign-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 DisallowVal-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 NoOpen-ML            (VHDL   ) morelint        No             - LEXICAL        -               
 ReserveNameSystemVerilog-ML(VHDL   ) morelint        No             - SETUP          -               
 ValueSizeOverFlow-ML (VHDL   ) morelint        No             - ELABDU         -               
 NestedCaseStmt-ML    (VHDL   ) morelint        No             - LEXICAL        -               
 NoOthersInAsgn-ML    (VHDL   ) morelint        No             - RTLDU          -               
 CheckSynthPragma-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 IntRange-ML          (VHDL   ) morelint        No             - RTLDULIST      -               
 ReserveNameV2K-ML    (VHDL   ) morelint        No             - SETUP          -               
 NoGenericMap-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 UnConstrLoop-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 SingleEntInFile-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 NullOthers-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 AsgnOverflow-ML      (VHDL   ) morelint        No             - ELABDU         -               
 SynchValueUsed-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SetBeforeRead-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 AsgnNextSt-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 RedundantLogicalOp-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 UseBusWidth-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 CondSigAsgnDelay-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 SigAsgnDelay-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 ScopedVarUsedBeforeDefine-ML(Verilog) morelint        No             - ELABDU         -               
 EnableXPropagation-ML(Verilog) morelint        No             - ELABDU         -               
 OperShortCircuit-ML  (Verilog) morelint        No             - ELABDU         -               
 NonVoidFunction-ML   (Verilog) morelint        No             - ELABDU         -               
 MultOperVar-ML       (Verilog) morelint        No             - ELABDU         -               
 DiffDelayInNonBlock-ML(Verilog) morelint        No             - RTLDULIST      -               
 UseSVCasting-ML      (Verilog) morelint        No             - ELABDU         -               
 UseSVAlways-ML       (Verilog) morelint        No             - ELABDU         -               
 NoConstSourceInAlways-ML(Verilog) morelint        No             - ELABDU         -               
 TypedefNameConflict-ML(Verilog) morelint        No             - ELABDU         -               
 AlwaysFalseTrueCond-ML(Verilog) morelint        No             - ELABDU         -               
 EnumBaseComparison-ML(Verilog) morelint        No             - ELABDU         -               
 UseLogic-ML          (Verilog) morelint        No             - ELABDU         -               
 IncludeFileForEachModule-ML(Verilog) morelint        No             - LEXICAL        -               
 CheckShiftOperator-ML(Verilog) morelint        No             - RTLDU          -               
 NoGenLabel-ML        (Verilog) morelint        No             - RTLDULIST      -               
 BitDataType-ML       (Verilog) morelint        No             - RTLDULIST      -               
 UnUsedFunctionInput-ML(Verilog) morelint        No             - ELABDU         -               
 InterfaceNameConflicts-ML(Verilog) morelint        No             - RTLDULIST      -               
 OneLineComm-ML       (Verilog) morelint        No             - SETUP          -               
 OneModule-ML         (Verilog) morelint        No             - RTLDULIST      -               
 NoVerilogPrims-ML    (Verilog) morelint        No             - RTLDULIST      -               
 PartSelectRange-ML   (Verilog) morelint        No             - LEXICAL        -               
 GenvarUsage-ML       (Verilog) morelint        No             - ELABDU         -               
 UnConstrLoop-ML      (Verilog) morelint        No             - VSTOPDU        -               
 DirectiveCheck-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SigAssignZ-ML        (Verilog) morelint        No             - ELABDU         -               
 SigAssignX-ML        (Verilog) morelint        No             - ELABDU         -               
 SameLoopIndexUsed-ML (Verilog) morelint        No             - RTLDULIST      -               
 FindStringsInComment-ML(Verilog) morelint        No             - RTLDULIST      -               
 AMSKeyword-ML        (Verilog) morelint        No             - SETUP          -               
 MultiOpInModule-ML   (Verilog) morelint        No             - RTLDU          -               
 EventControlInRHS-ML (Verilog) morelint        No             - RTLDU          -               
 SignedUnsignedExpr-ML(Verilog) morelint        No             - ELABDU         -               
 SetBeforeRead-ML     (Verilog) morelint        No             - ELABDU         -               
 UnsuppCompDir-ML     (Verilog) morelint        No             - RTLDULIST      -               
 NonWireSignal-ML     (Verilog) morelint        No             - RTLDULIST      -               
 DuplicateCase-ML     (Verilog) morelint        No             - ELABDU         -               
 AlwaysCombExhaustive-ML(Verilog) morelint        No             - ELABDU         -               
 CheckSyncReset-ML    (Verilog) morelint        No             - RTLDULIST      -               
 ReserveNameSystemVerilog-ML(Verilog) morelint        No             - SETUP          -               
 CheckParamSensList-ML(Verilog) morelint        No             - RTLDULIST      -               
 CoveragePragma-ML    (Verilog) morelint        No             - RTLDULIST      -               
 CheckSynthPragma-ML  (Verilog) morelint        No             - RTLDULIST      -               
 NonStaticMacro-ML    (Verilog) morelint        No             - SETUP          -               
 BitOrder-ML          (Verilog) morelint        No             - ELABDU         -               
 ChkUndefMacro-ML     (Verilog) morelint        No             - RTLDULIST      -               
 UniqueCase-ML        (Verilog) morelint        No             - ELABDU         -               
 DuplicateCaseLabel-ML(Verilog) morelint        No             - ELABDU         -               
 MultipleFilesCellDefine-ML(Verilog) morelint        No             - SETUP          -               
 NestedCellDefine-ML  (Verilog) morelint        No             - SETUP          -               
 MultiModuleInCellDefine-ML(Verilog) morelint        No             - SETUP          -               
 SVConstruct-ML       (Verilog) morelint        No             - SETUP          -               
 V2KConstruct-ML      (Verilog) morelint        No             - SETUP          -               
 ReserveNameV2K-ML    (Verilog) morelint        No             - SETUP          -               
 EnumStateDecl-ML     (Verilog) morelint        No             - RTLDU          -               
 ParamOverrideMismatch-ML(Verilog) morelint        No             - ELABDU         -               
 NoExprInPort-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NoWidthInBasedNum-ML (Verilog) morelint        No             - RTLDULIST      -               
 GroupOFAsgn-ML       (Verilog) morelint        No             - RTLDULIST      -               
 MacroFileName-ML     (Verilog) morelint        No             - RTLDULIST      -               
 FuncFileName-ML      (Verilog) morelint        No             - RTLDULIST      -               
 TaskFileName-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NullPort-ML          (Verilog) morelint        No             - RTLDU          -               
 SepTFMacro-ML        (Verilog) morelint        No             - RTLDULIST      -               
 RedundantLogicalOp-ML(Verilog) morelint        No             - RTLDULIST      -               
 MemConflict-ML       (Verilog) morelint        No             - ELABDU         -               
 UseBusWidth-ML       (Verilog) morelint        No             - RTLDULIST      -               
 PartConnPort-ML      (Verilog) morelint        No             - ELABDU         -               
 AsgnToOneBit-ML      (Verilog) morelint        No             - ELABDU         -               
 DisallowTimeArr-ML   (Verilog) morelint        No             - RTLDULIST      -               
 SelfAssignment-ML    (Verilog) morelint        No             - ELABDU         -               
 SelfDeterminedExpr-ML(Verilog) morelint        No             - ELABDU         -               
 NoRealFunc-ML        (Verilog) morelint        No             - RTLDULIST      -               
 NoDisableInFunc-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoDisableInTask-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoStrengthInput-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoArray-ML           (Verilog) morelint        No             - RTLDU          -               
 NoParamMultConcat-ML (Verilog) morelint        No             - RTLDULIST      -               
 NoSigCaseX-ML        (Verilog) morelint        No             - RTLDULIST      -               
 DisallowXInCaseZ-ML  (Verilog) morelint        No             - ELABDU         -               
 DisallowCaseZ-ML     (Verilog) morelint        No             - ELABDU         -               
 DisallowCaseX-ML     (Verilog) morelint        No             - ELABDU         -               
 InterfaceWithoutModport-ML(Verilog) morelint        No             - RTLDULIST      -               
 UnpackedStructUsed-ML(Verilog) morelint        No             - RTLDULIST      -               
 LogicEnumBase-ML     (Verilog) morelint        No             - RTLDULIST      -               
 TwoStateData-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NestedCaseStmt-ML    (Verilog) morelint        No             - LEXICAL        -               
 ChkSensExprPar-ML    (Verilog) morelint        No             - LEXICAL        -               
 DiffTimescaleUsed-ML (Verilog) morelint        No             - RTLDULIST      -               
 UniqueInputOutputSampling-ML   morelint        No             - FLATDU2_WL     -               
 NoTopCombPath-ML               morelint        No             - FLATDU2_WL     -               
 IfOverlap-ML         (VHDL   ) morelint        No             - ELABDU         -               
 IfOverlap-ML         (Verilog) morelint        No             - ELABDU         -               
 ConstDrivenNet-ML    (VHDL   ) morelint        No             - RTLDULIST      -               
 ConstDrivenNet-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SynthElabDuName-ML             morelint        No             - ELABDU         -               
 RptNegEdgeFF-ML                morelint        No             - FLATDU2_WL     -               
 HangingFlopOutput-ML           morelint        No             - VSTOPDU        -               
 PortRange-ML                   morelint        No             - FLATDU2_WL     -               
 UnUsedFlopOutput-ML            morelint        No             - FLATDU2_WL     -               
 MaxFanoutCount-ML              morelint        No             - FLATDU2_WL     -               
 UnInitTopDuParam-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 UnInitTopDuParam-ML  (Verilog) morelint        No             - RTLDULIST      -               
 UnInitParam-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 UnInitParam-ML       (Verilog) morelint        No             - RTLDULIST      -               
 HierarchicalModule-ML          morelint        No             - VSDU           -               
 SameDu-ML                      morelint        No             - RTLDULIST      -               
 DetectBlackBoxes-ML            morelint        No             - FLATDU2_WL     -               
 UndrivenOutTermNLoaded-ML      morelint        No             - VSTOPDU        -               
 ExoticClock-ML                 morelint        No             - FLATDU2_WL     -               
 SameControlNDataNet-ML         morelint        No             - FLATDU2_WL     -               
 SetResetConverge-ML            morelint        No             - FLATDU2_WL     -               
 NonConstReset-ML     (VHDL   ) morelint        No             - ELABDU         -               
 NonConstReset-ML     (Verilog) morelint        No             - ELABDU         -               
 UnrecSynthDir-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 UnrecSynthDir-ML     (Verilog) morelint        No             - RTLDULIST      -               
 NoArithOp-ML         (VHDL   ) morelint        No             - RTLDULIST      -               
 NoArithOp-ML         (Verilog) morelint        No             - RTLDULIST      -               
 ComplexExpr-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 ComplexExpr-ML       (Verilog) morelint        No             - ELABDU         -               
 CAPA-ML              (VHDL   ) morelint        No             - LEXICAL        -               
 CAPA-ML              (Verilog) morelint        No             - LEXICAL        -               
 RegInput-ML                    morelint        No             - FLATDU2_WL     -               
 ChkCarriageReturn-ML (VHDL   ) morelint        No             - LEXICAL        -               
 ChkCarriageReturn-ML (Verilog) morelint        No             - LEXICAL        -               
 ConstantInput-ML               morelint        No             - VSDU           -               
 WrapInstance-ML      (VHDL   ) morelint        No             - RTLDU          -               
 WrapInstance-ML      (Verilog) morelint        No             - RTLDU          -               
 SensListRepeat-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SensListRepeat-ML    (Verilog) morelint        No             - ELABDU         -               
 IfWithoutElse-ML     (VHDL   ) morelint        No             - ELABDU         -               
 IfWithoutElse-ML     (Verilog) morelint        No             - ELABDU         -               
 NoFeedThrus-ML                 morelint        No             - VSTOPDU        -               
 InlineComment-ML     (VHDL   ) morelint        No             - LEXICAL        -               
 InlineComment-ML     (Verilog) morelint        No             - LEXICAL        -               
 NoBusPartClock-ML              morelint        No             - FLATDU2_WL     -               
 DisallowDWComp-ML    (VHDL   ) morelint        No             - ELABDU         -               
 DisallowDWComp-ML    (Verilog) morelint        No             - RTLDULIST      -               
 DisallowMult-ML      (VHDL   ) morelint        No             - ELABDU         -               
 DisallowMult-ML      (Verilog) morelint        No             - ELABDU         -               
 ReEntrantOutput-ML             morelint        No             - VSDU           -               
 ResetFlop-ML                   morelint        No             - VSDU           -               
 SynchReset-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 SynchReset-ML        (Verilog) morelint        No             - RTLDULIST      -               
 NoInoutPort-ML       (Verilog) morelint        No             - ELABDU         -               
 NoInoutPort-ML       (VHDL   ) morelint        No             - ELABDU         -               
 NoBitArray-ML        (VHDL   ) morelint        No             - ELABDU         -               
 NoBitArray-ML        (Verilog) morelint        No             - ELABDU         -               
 ModuleName-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 ModuleName-ML        (Verilog) morelint        No             - RTLDULIST      -               
 HangingInst-ML                 morelint        No             - VSDU           -               
 HangingInstOutput-ML           morelint        No             - VSDU           -               
 DirectTopInputToInout-ML       morelint        No             - VSTOPDU        -               
 HangingInstInput-ML            morelint        No             - VSTOPDU        -               
 UndrivenNUnloaded-ML           morelint        No             - VSTOPDU        -               
 UnloadedNet-ML                 morelint        No             - VSTOPDU        -               
 UnloadedOutTerm-ML             morelint        No             - VSTOPDU        -               
 UnloadedInPort-ML              morelint        No             - VSTOPDU        -               
 UndrivenNet-ML                 morelint        No             - VSTOPDU        -               
 UndrivenOutPort-ML             morelint        No             - VSTOPDU        -               
 TristateSig-ML                 morelint        No             - VSDU           -               
 TristatePort-ML                morelint        No             - VSDU           -               
 MergeFlops-ML                  morelint        No             - FLATDU2_WL     -               
 ResetPreventSRL-ML             morelint        No             - FLATDU2_WL     -               
 UseSRLPrim-ML                  morelint        No             - FLATDU2_WL     -               
 W429L                (Verilog) latch           No             - VSDU           -               
 W428L                (Verilog) latch           No             - VSDU           -               
 W442bL               (Verilog) latch           No             - VSDU           -               
 W442aL               (Verilog) latch           No             - VSDU           -               
 W122L                (Verilog) latch           No             - VSDU           -               
 W336L                (Verilog) latch           No             - ALLVIEWS       -               
 W422L                (Verilog) latch           No             - FLATDU2_WL     -               
 W449L                (Verilog) latch           No             - VSDU           -               
 W392bL                         latch           No             - FLATDU2_WL     -               
 W392aL                         latch           No             - FLATDU2_WL     -               
 LatchReset                     latch           No             - FLATDU2_WL     -               
 GatedReset                     latch           No             - FLATDU2_WL     -               
 LatchGatedClock                latch           No             - FLATDU2_WL     -               
 ClockEdges                     latch           No             - FLATDU2_WL     -               
 LINT_blksgdc01                 lint            No             - FLATDU2_PRD_WL   -               
 W120                 (VHDL   ) lint            No             - ELABDU         -               
 W120                 (Verilog) lint            No             - ELABDU         -               
 LINT_sca_validation            lint            No             - FLATDU2_ABSTRACT_WL   -               
 LINT_abstract01                lint            No             - FLATDU2_WL     -               
 W448                           lint            No             - FLATDU2_WL     -               
 W401                           lint            No             - FLATDU2_WL     -               
 W395                 (Verilog) lint            No             - ELABDU         -               
 W395                 (VHDL   ) lint            No             - RTLDULIST      -               
 W391                           lint            No             - FLATDU2_WL     -               
 W18                            lint            No             - VSTOPDU        -               
 W495                 (VHDL   ) lint            No             - ELABDU         -               
 W495                 (Verilog) lint            No             - ELABDU         -               
 W494                 (VHDL   ) lint            No             - ELABDU         -               
 W494                 (Verilog) lint            No             - ELABDU         -               
 W490                 (VHDL   ) lint            No             - RTLDULIST      -               
 W490                 (Verilog) lint            No             - ELABDU         -               
 W467                 (Verilog) lint            No             - ELABDU         -               
 W444                 (VHDL   ) lint            No             - RTLDULIST      -               
 W444                 (Verilog) lint            No             - ELABDU         -               
 W443                 (VHDL   ) lint            No             - RTLDULIST      -               
 W443                 (Verilog) lint            No             - ELABDU         -               
 W425                 (VHDL   ) lint            No             - RTLDULIST      -               
 W425                 (Verilog) lint            No             - ELABDU         -               
 W351                 (VHDL   ) lint            No             - RTLDULIST      -               
 W351                 (Verilog) lint            No             - RTLDULIST      -               
 W345                 (VHDL   ) lint            No             - SETUP          -               
 W345                 (Verilog) lint            No             - RTLDULIST      -               
 W287c                (VHDL   ) lint            No             - VSDU           -               
 W287c                (Verilog) lint            No             - ELABDU         -               
 W257                 (VHDL   ) lint            No             - SETUP          -               
 W257                 (Verilog) lint            No             - RTLDULIST      -               
 W241                 (VHDL   ) lint            No             - ELABDU         -               
 W241                 (Verilog) lint            No             - ELABDU         -               
 W210                 (VHDL   ) lint            No             - ELABDU         -               
 W210                 (Verilog) lint            No             - RTLDULIST      -               
 W191                 (VHDL   ) lint            No             - RTLDULIST      -               
 W191                 (Verilog) lint            No             - ELABDU         -               
 W190                 (VHDL   ) lint            No             - RTLDULIST      -               
 W190                 (Verilog) lint            No             - ELABDU         -               
 W187                 (VHDL   ) lint            No             - SETUP          -               
 W187                 (Verilog) lint            No             - ELABDU         -               
 W175                 (VHDL   ) lint            No             - RTLDULIST      -               
 W175                 (Verilog) lint            No             - RTLDULIST      -               
 W167                 (VHDL   ) lint            No             - RTLDULIST      -               
 W167                 (Verilog) lint            No             - RTLDULIST      -               
 W164b                (VHDL   ) lint            No             - ELABDU         -               
 W164b                (Verilog) lint            No             - ELABDU         -               
 W164a                (VHDL   ) lint            No             - ELABDU         -               
 W164a                (Verilog) lint            No             - ELABDU         -               
 W146                 (VHDL   ) lint            No             - SETUP          -               
 W146                 (Verilog) lint            No             - RTLDULIST      -               
 W128                 (VHDL   ) lint            No             - SETUP          -               
 W128                 (Verilog) lint            No             - RTLDULIST      -               
 W111                 (VHDL   ) lint            No             - ELABDU         -               
 W111                 (Verilog) lint            No             - ELABDU         -               
 W71                  (Verilog) lint            No             - ELABDU         -               
 W493                 (VHDL   ) lint            No             - RTLDULIST      -               
 W493                 (Verilog) lint            No             - SETUP          -               
 W17                  (VHDL   ) lint            No             - ELABDU         -               
 W17                  (Verilog) lint            No             - ELABDU         -               
 W402                 (VHDL   ) lint            No             - FLATDU2_WL     -               
 PhysicalTypes        (VHDL   ) lint            No             - SETUP          -               
 W86                  (VHDL   ) lint            No             - ELABDU         -               
 W526                 (VHDL   ) lint            No             - RTLDULIST      -               
 W501                 (VHDL   ) lint            No             - ELABDU         -               
 W500                 (VHDL   ) lint            No             - ELABDU         -               
 W494b                (VHDL   ) lint            No             - ELABDU         -               
 W494a                (VHDL   ) lint            No             - ELABDU         -               
 W488                 (VHDL   ) lint            No             - ELABDU         -               
 W464                 (VHDL   ) lint            No             - RTLDULIST      -               
 W456a                (VHDL   ) lint            No             - ELABDU         -               
 W456                 (VHDL   ) lint            No             - ELABDU         -               
 W43                  (VHDL   ) lint            No             - RTLDULIST      -               
 W396                 (VHDL   ) lint            No             - VSDU           -               
 W259                 (VHDL   ) lint            No             - ELABDU         -               
 W226                 (VHDL   ) lint            No             - RTLDULIST      -               
 ClockStyle           (VHDL   ) lint            No             - RTLDULIST      -               
 W489                 (VHDL   ) lint            No             - RTLDULIST      -               
 W242                 (VHDL   ) lint            No             - RTLDULIST      -               
 SynthIfStmt          (VHDL   ) lint            No             - RTLDULIST      -               
 InitPorts            (VHDL   ) lint            No             - RTLDULIST      -               
 NoTimeOut            (VHDL   ) lint            No             - SETUP          -               
 MultipleWait         (VHDL   ) lint            No             - RTLDULIST      -               
 ArrayEnumIndex       (VHDL   ) lint            No             - SETUP          -               
 PortType             (VHDL   ) lint            No             - SETUP          -               
 ResFunction          (VHDL   ) lint            No             - SETUP          -               
 PreDefAttr           (VHDL   ) lint            No             - SETUP          -               
 UserDefAttr          (VHDL   ) lint            No             - SETUP          -               
 AllocExpr            (VHDL   ) lint            No             - SETUP          -               
 LinkagePort          (VHDL   ) lint            No             - SETUP          -               
 DisconnSpec          (VHDL   ) lint            No             - SETUP          -               
 IncompleteType       (VHDL   ) lint            No             - SETUP          -               
 LoopBound            (VHDL   ) lint            No             - SETUP          -               
 BothPhase            (VHDL   ) lint            No             - RTLDULIST      -               
 ForLoopWait          (VHDL   ) lint            No             - SETUP          -               
 WhileInSubProg       (VHDL   ) lint            No             - RTLDULIST      -               
 IntGeneric           (VHDL   ) lint            No             - SETUP          -               
 SigVarInit           (VHDL   ) lint            No             - RTLDULIST      -               
 AssertStmt           (VHDL   ) lint            No             - SETUP          -               
 EntityStmt           (VHDL   ) lint            No             - SETUP          -               
 W397                 (VHDL   ) lint            No             - SETUP          -               
 W164c                (Verilog) lint            No             - ELABDU         -               
 W402b                (Verilog) lint            No             - FLATDU2_WL     -               
 W402a                (Verilog) lint            No             - RTLDU          -               
 W323                 (Verilog) lint            No             - FLATDU2_WL     -               
 W541                 (Verilog) lint            No             - VSDU           -               
 W438                 (Verilog) lint            No             - VSDU           -               
 W428                 (Verilog) lint            No             - VSDU           -               
 W701                 (Verilog) lint            No             - RTLDULIST      -               
 W576                 (Verilog) lint            No             - ELABDU         -               
 W575                 (Verilog) lint            No             - ELABDU         -               
 W563                 (Verilog) lint            No             - ELABDU         -               
 W551                 (Verilog) lint            No             - ELABDU         -               
 W529                 (Verilog) lint            No             - RTLDULIST      -               
 W527                 (Verilog) lint            No             - RTLDULIST      -               
 W526                 (Verilog) lint            No             - RTLDULIST      -               
 W208                 (Verilog) lint            No             - SETUP          -               
 W189                 (Verilog) lint            No             - RTLDULIST      -               
 W504                 (Verilog) lint            No             - ELABDU         -               
 W503                 (Verilog) lint            No             - RTLDULIST      -               
 W498                 (Verilog) lint            No             - ELABDU         -               
 W497                 (Verilog) lint            No             - ELABDU         -               
 W491                 (Verilog) lint            No             - ELABDU         -               
 W489                 (Verilog) lint            No             - ELABDU         -               
 W484                 (Verilog) lint            No             - ELABDU         -               
 W479                 (Verilog) lint            No             - RTLDULIST      -               
 W477                 (Verilog) lint            No             - RTLDULIST      -               
 W476                 (Verilog) lint            No             - RTLDULIST      -               
 W475                 (Verilog) lint            No             - RTLDULIST      -               
 W474                 (Verilog) lint            No             - RTLDULIST      -               
 W468                 (Verilog) lint            No             - ELABDU         -               
 W464                 (Verilog) lint            No             - RTLDULIST      -               
 W446                 (Verilog) lint            No             - ELABDU         -               
 W433                 (Verilog) lint            No             - RTLDULIST      -               
 W430                 (Verilog) lint            No             - RTLDULIST      -               
 W427                 (Verilog) lint            No             - RTLDULIST      -               
 W423                 (Verilog) lint            No             - ELABDU         -               
 W373                 (Verilog) lint            No             - RTLDULIST      -               
 W372                 (Verilog) lint            No             - RTLDULIST      -               
 W362                 (Verilog) lint            No             - ELABDU         -               
 W350                 (Verilog) lint            No             - RTLDULIST      -               
 W346                 (Verilog) lint            No             - RTLDULIST      -               
 W343                 (Verilog) lint            No             - ELABDU         -               
 W342                 (Verilog) lint            No             - ELABDU         -               
 W341                 (Verilog) lint            No             - ELABDU         -               
 W333                 (Verilog) lint            No             - RTLDULIST      -               
 W332                 (Verilog) lint            No             - ELABDU         -               
 W316                 (Verilog) lint            No             - ELABDU         -               
 W314                 (Verilog) lint            No             - ELABDU         -               
 W313                 (Verilog) lint            No             - RTLDULIST      -               
 W312                 (Verilog) lint            No             - RTLDULIST      -               
 W311                 (Verilog) lint            No             - RTLDULIST      -               
 W310                 (Verilog) lint            No             - RTLDULIST      -               
 W309                 (Verilog) lint            No             - RTLDULIST      -               
 W308                 (Verilog) lint            No             - RTLDULIST      -               
 W307                 (Verilog) lint            No             - RTLDULIST      -               
 W306                 (Verilog) lint            No             - RTLDULIST      -               
 W280                 (Verilog) lint            No             - RTLDULIST      -               
 W263                 (Verilog) lint            No             - ELABDU         -               
 W256                 (Verilog) lint            No             - RTLDULIST      -               
 W254                 (Verilog) lint            No             - RTLDULIST      -               
 W253                 (Verilog) lint            No             - RTLDULIST      -               
 W250                 (Verilog) lint            No             - RTLDULIST      -               
 W245                 (Verilog) lint            No             - ELABDU         -               
 W243                 (Verilog) lint            No             - RTLDULIST      -               
 W238                 (Verilog) lint            No             - ELABDU         -               
 W226                 (Verilog) lint            No             - ELABDU         -               
 W213                 (Verilog) lint            No             - RTLDULIST      -               
 W193                 (Verilog) lint            No             - RTLDULIST      -               
 W192                 (Verilog) lint            No             - RTLDULIST      -               
 W188                 (Verilog) lint            No             - RTLDULIST      -               
 W171                 (Verilog) lint            No             - ELABDU         -               
 W162                 (Verilog) lint            No             - ELABDU         -               
 W159                 (Verilog) lint            No             - ELABDU         -               
 W154                 (Verilog) lint            No             - RTLDULIST      -               
 W129                 (Verilog) lint            No             - RTLDULIST      -               
 W127                 (Verilog) lint            No             - RTLDULIST      -               
 W126                 (Verilog) lint            No             - RTLDULIST      -               
 W121                 (Verilog) lint            No             - RTLDULIST      -               
 W116                 (Verilog) lint            No             - ELABDU         -               
 W107                 (Verilog) lint            No             - ELABDU         -               
 W88                  (Verilog) lint            No             - ELABDU         -               
 W69                  (Verilog) lint            No             - ELABDU         -               
 W553                 (Verilog) lint            No             - ELABDU         -               
 W552                 (Verilog) lint            No             - ELABDU         -               
 W488                 (Verilog) lint            No             - ELABDU         -               
 W456a                (Verilog) lint            No             - ELABDU         -               
 W456                 (Verilog) lint            No             - ELABDU         -               
 W429                 (Verilog) lint            No             - ELABDU         -               
 W328                 (Verilog) lint            No             - ELABDU         -               
 W294                 (Verilog) lint            No             - RTLDULIST      -               
 W163                 (Verilog) lint            No             - ELABDU         -               
 W110                 (Verilog) lint            No             - ELABDU         -               
 W34                  (Verilog) lint            No             - RTLDULIST      -               
 W239                 (Verilog) lint            No             - ELABDU         -               
 infiniteloop         (Verilog) lint            No             - SETUP          -               
 readclock            (Verilog) lint            No             - SETUP          -               
 W561                 (Verilog) lint            No             - SETUP          -               
 W546                 (Verilog) lint            No             - SETUP          -               
 W453                 (Verilog) lint            No             - ELABDU         -               
 W182n                (Verilog) lint            No             - SETUP          -               
 W182k                (Verilog) lint            No             - SETUP          -               
 W182h                (Verilog) lint            No             - SETUP          -               
 W182g                (Verilog) lint            No             - SETUP          -               
 W182c                (Verilog) lint            No             - RTLDULIST      -               
 W348                 (Verilog) lint            No             - SETUP          -               
 W326                 (Verilog) lint            No             - SETUP          -               
 W295                 (Verilog) lint            No             - RTLDULIST      -               
 W143                 (Verilog) lint            No             - SETUP          -               
 VerilintPragma       (Verilog) lint            No             - RTLDULIST      -               
 sim_loop01           (Verilog) simulation      No             - RTLDULIST      -               
 sim_race08           (Verilog) simulation      No             - FLATDU2_WL     -               
 sim_race07           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race06           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race03           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race05           (Verilog) simulation      No             - RTLDULIST      -               
 sim_race04           (Verilog) simulation      No             - RTLDU          -               
 sim_race11           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race01           (Verilog) simulation      No             - RTLDU          -               
 pwrdnPinConnToSeqOrIOCells     erc             No             - FLATDU2_WL     -               
 elementsAllowedPerScanChain    erc             No             - FLATDU2_WL     -               
 delayLineDependentCkt          erc             No             - FLATDU2_WL     -               
 noCombinatorialFeedBack        erc             No             - FLATDU2_WL     -               
 setPinConnectedToSetNet        erc             No             - FLATDU2_WL     -               
 resetPinConnectedToResetNet    erc             No             - FLATDU2_WL     -               
 clockPinsConnectedToClkNets    erc             No             - FLATDU2_WL     -               
 listTristateBuses              erc             No             - FLATDU2_WL     -               
 checkTristateBuses             erc             No             - FLATDU2_WL     -               
 checkOPPinConnectedToNet_b     erc             No             - FLATDU2_WL     -               
 checkOPPinConnectedToNet_a     erc             No             - FLATDU2_WL     -               
 checkIOPinConnectedToNet       erc             No             - FLATDU2_WL     -               
 checkMultipleDrivers           erc             No             - FLATDU2_WL     -               
 checkNetReceiver               erc             No             - FLATDU2_WL     -               
 checkNetDriver                 erc             No             - FLATDU2_WL     -               
 Underload                      erc             No             - FLATDU2_WL     -               
 NearOverload                   erc             No             - FLATDU2_WL     -               
 Overload                       erc             No             - FLATDU2_WL     -               
 OutNotUsed                     erc             No             - FLATDU2_WL     -               
 NoContAssign         (Verilog) erc             No             - RTLDULIST      -               
 MuxSelConst                    erc             No             - FLATDU2_WL     -               
 TristateConst                  erc             No             - FLATDU2_WL     -               
 DisabledOr                     erc             No             - FLATDU2_WL     -               
 DisabledAnd                    erc             No             - FLATDU2_WL     -               
 LatchDataX                     erc             No             - FLATDU2_WL     -               
 LatchDataConstant              erc             No             - FLATDU2_WL     -               
 LatchDataUndriven              erc             No             - FLATDU2_WL     -               
 LatchEnableX                   erc             No             - FLATDU2_WL     -               
 LatchEnableConstant            erc             No             - FLATDU2_WL     -               
 LatchEnableUndriven            erc             No             - FLATDU2_WL     -               
 FlopSR                         erc             No             - FLATDU2_WL     -               
 FlopSREX                       erc             No             - FLATDU2_WL     -               
 FlopDataX                      erc             No             - FLATDU2_WL     -               
 FlopDataConstant               erc             No             - FLATDU2_WL     -               
 FlopDataUndriven               erc             No             - FLATDU2_WL     -               
 FlopClockX                     erc             No             - FLATDU2_WL     -               
 FlopClockUndriven              erc             No             - FLATDU2_WL     -               
 FloatingInputs                 erc             No             - FLATDU2_WL     -               
 erc_Prereq                     erc             No             - FLATDU2_WL     -               
 STARC05-1.3.1.7                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.1.4b               starc2005       No             - FLATDU2_WL     -               
 STARC05-3.5.6.6                starc2005       No             - LEXICAL        -               
 STARC05-3.1.3.3v     (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.1.3.3      (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2vc    (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-3.1.3.2vb    (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2va    (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-3.1.3.2b     (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.5a     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.5a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.1      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.3.1.7a               starc2005       No             - VSDU           -               
 STARC05-2.2.1.2      (VHDL   ) starc2005       No             - VSTOPDU        -               
 STARC05-2.2.1.2      (Verilog) starc2005       No             - VSTOPDU        -               
 STARC05-1.6.3.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.3.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.2.2a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.1b     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.1b     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.4      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.4      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.5.2b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.1      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.4.6b               starc2005       No             - VSDU           -               
 STARC05-1.1.4.6a               starc2005       No             - VSDU           -               
 STARC05-3.5.6.2vb    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.6.2va    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.1v     (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-3.2.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.5.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.2      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.11.1.4     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.11.1.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.6.5     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.6v    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.4     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.1v    (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.8     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.5     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.4v    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.3      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.6      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.4b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.4a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.2.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.3      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.7.3.1c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.1.4b     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.6.1.4a     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.6.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.5b     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.3.6.2b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2vc    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2vb    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2va    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.7b     (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.3.2.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.3v     (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.1.6.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.5.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.4.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.5v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.3v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.9v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.8v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.3v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.6.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.1va    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-1.1.3.3d     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9d     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.8v     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.7      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.6v     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3va    (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-2.10.3.2b_sb (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.2b_sa (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.5.6.2      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.5.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.2.2b     (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.2.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.5.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.2      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.11.1.4     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.11.1.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.3     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.6.5     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.2     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.6     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.5     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.1     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.10.3.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.8     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.10.1.6     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.4c    (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.1.2e     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.6      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.4b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.4a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.2.2      (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.2.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.7.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1c     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.7.3.1b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.1.4b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.4a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.4.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.3b     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.2.2.3a     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.1.6.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.5.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.3.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.4.9      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.8      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.4      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-1.1.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3e     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3d     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9d     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.8      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.6      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3      (Verilog) starc2005       No             - SETUP          -               
 STARC-2.10.1.5c      (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.1.5c      (Verilog) starc           No             - ELABDU         -               
 STARC-3.1.3.2c       (VHDL   ) starc           No             - ELABDU         -               
 STARC-3.1.3.2b                 starc           No             - VSDU           -               
 STARC-3.1.3.2a                 starc           No             - FLATDU2_WL     -               
 STARC-3.3.2.3                  starc           No             - FLATDU2_WL     -               
 STARC-3.3.2.2b                 starc           No             - FLATDU2_WL     -               
 STARC05-3.3.1.4a               starc2005       No             - FLATDU2_WL     -               
 STARC-3.3.2.2a                 starc           No             - FLATDU2_WL     -               
 STARC05-3.3.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-3.1.4.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.4.5      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.4.5        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.4.5      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-2.3.6.1                  starc           No             - VSDU           -               
 STARC05-2.3.6.1                starc2005       No             - VSDU           -               
 STARC-2.5.2.1                  starc           No             - FLATDU2_WL     -               
 STARC05-2.5.2.1                starc2005       No             - FLATDU2_WL     -               
 STARC-2.5.1.4                  starc           No             - FLATDU2_WL     -               
 STARC05-2.5.1.4                starc2005       No             - FLATDU2_WL     -               
 STARC-2.3.5.1                  starc           No             - FLATDU2_WL     -               
 STARC05-2.3.5.1                starc2005       No             - FLATDU2_WL     -               
 STARC-2.3.4.3                  starc           No             - FLATDU2_WL     -               
 STARC-2.3.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.3        (Verilog) starc           No             - RTLDU          -               
 STARC05-2.3.3.2b     (Verilog) starc2005       No             - RTLDU          -               
 STARC-1.6.3.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.3.1                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.2.2a                 starc           No             - FLATDU2_WL     -               
 STARC-1.6.2.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.6.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.6.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.1.1                  starc           No             - FLATDU2_WL     -               
 STARC-1.5.1.5                  starc           No             - FLATDU2_WL     -               
 STARC-1.5.1.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.5.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.5.1.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.5.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.4                  starc           No             - FLATDU2_WL     -               
 STARC-1.4.3.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.4.3.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.1b                 starc           No             - FLATDU2_WL     -               
 STARC05-1.4.3.1c               starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.1a                 starc           No             - FLATDU2_WL     -               
 STARC-1.4.1.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.4.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.3.4                  starc           No             - FLATDU2_WL     -               
 STARC-1.3.2.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.2.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.2.1a               starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.1.7                  starc           No             - FLATDU2_WL     -               
 STARC-1.3.1.6                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.1.6                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.1.3a                 starc           No             - FLATDU2_WL     -               
 STARC-1.3.1.3                  starc           No             - FLATDU2_WL     -               
 STARC-1.2.1.3                  starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.3                starc2005       No             - FLATDU2_WL     -               
 STARC-1.2.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.2.1.1b                 starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.1b               starc2005       No             - FLATDU2_WL     -               
 STARC-1.2.1.1a                 starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.1a               starc2005       No             - FLATDU2_WL     -               
 STARC-2.5.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-2.5.1.1                  starc           No             - VSDU           -               
 STARC-2.4.1.2                  starc           No             - VSDU           -               
 STARC05-2.4.1.2                starc2005       No             - VSDU           -               
 STARC-2.2.1.3                  starc           No             - VSTOPDU        -               
 STARC-1.6.2.1                  starc           No             - VSDU           -               
 STARC05-1.6.2.1                starc2005       No             - VSDU           -               
 Prereqs_STARC-1.6.2.1          starc           No             - RTLDULIST      -               
 Prereqs_STARC05-1.6.2.1        starc2005       No             - RTLDULIST      -               
 STARC-1.1.5.4        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.4        (Verilog) starc           No             - VSDU           -               
 STARC-1.1.5.3        (VHDL   ) starc           No             - VSDU           -               
 STARC05-1.1.5.3      (VHDL   ) starc2005       No             - VSDU           -               
 STARC-1.1.5.3        (Verilog) starc           No             - VSDU           -               
 STARC05-1.1.5.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.1.5.1        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.1        (Verilog) starc           No             - VSDU           -               
 STARC-1.1.2.1b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.2.1b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.5.6.3b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.5.6.3b     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.5.3.1        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.5.3.1      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.4.3        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.4.3      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.2.7        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.2.7      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-2.7.3.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC-2.6.1.4        (VHDL   ) starc           No             - LEXICAL        -               
 STARC-1.3.1.5b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-1.1.1.5      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.1b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-1.1.4.1vb    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.1a       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-1.1.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.3        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.2c       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2c     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2b       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC-1.1.5.2a       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2a     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC-2.4.1.3        (VHDL   ) starc           No             - VSDU           -               
 STARC05-2.4.1.3      (VHDL   ) starc2005       No             - VSDU           -               
 STARC-2.3.4.1        (VHDL   ) starc           No             - VSDU           -               
 STARC-3.5.6.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.3a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.3a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.2b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-3.5.6.2a       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-3.2.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.2.3.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.2.3.1        (VHDL   ) starc           No             - SETUP          -               
 STARC-3.2.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-3.1.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.6.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.6.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.5.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-3.1.4.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.4.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.5.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.5.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.4.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.4.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.3.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.2.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.2.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.1.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.7.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.10.7.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.10.6.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.6.5       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.4.7       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.4.5       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.4.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.10.4.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.1       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.1.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.5a      (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.2       (VHDL   ) starc           No             - SETUP          -               
 STARC05-2.10.1.2     (VHDL   ) starc2005       No             - SETUP          -               
 STARC-2.9.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.9.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.3        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.9.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.9.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.9.1.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.1.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.8.3.4a       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.8.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.8.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.8.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.8.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.8.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.3.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.3c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.2.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.1.3b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3a       (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.7.1.3a     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.6.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.6.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.6.2.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.6.1.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.6.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.5.1.5b       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC-2.5.1.5a       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.3.6.2b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.6.2a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.3.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.8        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.8      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.1.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.1.2c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.2.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.2.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.2.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.1.10.8       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.8     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.6     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.5       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.5     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.4     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.9.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.9.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.9.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.9.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.9        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.9      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.10     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.6        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.6      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.5b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.5b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.7.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.7.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.7.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.7.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.6.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.6.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.5.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.4.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.3.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.3.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.6.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.6.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.6.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.6.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.6.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.9        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.8        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.4.7      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.6        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.3.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.1a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.11       (VHDL   ) starc           No             - ELABDU         -               
 STARC-1.1.1.10       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.10     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.9b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.9a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.8        (VHDL   ) starc           No             - ELABDU         -               
 STARC-1.1.1.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.3vb    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.3a       (VHDL   ) starc           No             - SETUP          -               
 STARC-1.1.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.3.1        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.5.3.1      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.2.2.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.2.2.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.2.3        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.2.2.3      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.2.2.2        (Verilog) starc           No             - LEXICAL        -               
 STARC-3.1.4.3        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.4.3      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.1.3.4b       (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.3.4b     (Verilog) starc2005       No             - LEXICAL        -               
 STARC-2.7.3.5        (Verilog) starc           No             - LEXICAL        -               
 STARC-2.7.3.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.3.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.4        (Verilog) starc           No             - LEXICAL        -               
 STARC-2.5.1.5a       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC-2.3.6.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.3        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.1.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.4.4.2        (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.4.4.2      (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2c       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2c     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2b       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC-1.1.5.2a       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-3.1.3.3        (Verilog) starc           No             - VSDU           -               
 STARC-2.4.1.3        (Verilog) starc           No             - VSDU           -               
 STARC05-2.4.1.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.3.2.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.2.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.2.3.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.2.3.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.1.1.1        (Verilog) starc           No             - VSDU           -               
 STARC-3.5.6.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.2a       (Verilog) starc           No             - LEXICAL        -               
 STARC-3.5.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.2.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.2.2.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.1.5.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.1.4.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.4.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.4a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.3.4a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.2.7        (Verilog) starc           No             - SETUP          -               
 STARC05-3.1.2.7      (Verilog) starc2005       No             - SETUP          -               
 STARC-2.11.4.2       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.4.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.4.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.4.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.3.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.11.2.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.2.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.1.4       (Verilog) starc           No             - ELABDU         -               
 STARC-2.11.1.2       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.6.6       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.10.6.5       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.6.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.6.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.5.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.4.6       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.4.5       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.3.6       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.10.3.6     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.5       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.10.3.5     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.2c      (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.3.2c    (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.3.2b      (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.3.2b    (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.3.2a      (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.3.2a    (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.3.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.2.3       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.6       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.5b      (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.10.1.5a      (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.4       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.9.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.9.2.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2d       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.9.1.2d     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.9.1.2c       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.5.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.3        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.5.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.4.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.1b       (Verilog) starc           No             - RTLDU          -               
 STARC05-2.8.4.1b     (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.8.4.1a       (Verilog) starc           No             - RTLDU          -               
 STARC05-2.8.4.1a     (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.8.3.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.3.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.3.4b       (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.3.4a       (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.2.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.1.6        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.1.6      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.1.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.1.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.1.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.1.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.1.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.7.4.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.3c       (Verilog) starc           No             - RTLDU          -               
 STARC-2.7.3.3b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1c       (Verilog) starc           No             - RTLDU          -               
 STARC-2.7.3.1b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.1.3b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3a       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.7.1.3a     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.6.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.6.2.1        (Verilog) starc           No             - RTLDU          -               
 STARC05-2.6.2.1      (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.6.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.6.1.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.6.1.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.6.2a       (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.4.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.3.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.4.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.3.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.6        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.5b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.5a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.2.3.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.2.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.2.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.2.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.2.2.1        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.2.2.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.3        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.5.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.5.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.4.7b       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.4.6b     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.4.7a       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.4.6a     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.4.6        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.4.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.4.1        (Verilog) starc           No             - SETUP          -               
 STARC05-2.1.4.1      (Verilog) starc2005       No             - SETUP          -               
 STARC-2.1.3.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.3.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.3.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.3.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.6        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.5        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.1.2        (Verilog) starc           No             - ELABDU         -               
 STARC-1.6.6.3        (Verilog) starc           No             - ELABDU         -               
 STARC-1.6.6.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.6.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.6.1.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.9a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.9        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.8        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.4.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.6        (Verilog) starc           No             - ELABDU         -               
 STARC-1.1.4.5        (Verilog) starc           No             - LEXICAL        -               
 STARC05-1.1.4.5      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.10       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.10     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.9b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.9a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.8        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.6        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.4.3        (Verilog) starc           No             - RTLDU          -               
 STARC05-3.2.4.3      (Verilog) starc2005       No             - RTLDU          -               
 STARC-3.2.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-3.2.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.3.1.2c       (Verilog) starc           No             - SETUP          -               
 STARC-2.3.1.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.1.1.3a       (Verilog) starc           No             - SETUP          -               
 PortOrder_C          (VHDL   ) openmore        No             - ELABDU         -               
 PortOrder_B                    openmore        No             - VSDU           -               
 PortOrder_A                    openmore        No             - FLATDU2_WL     -               
 ClockDomain                    openmore        No             - FLATDU2_WL     -               
 AvoidAsync                     openmore        No             - VSDU           -               
 GateResetAtTop                 openmore        No             - FLATDU2_WL     -               
 IntReset                       openmore        No             - FLATDU2_WL     -               
 GateClockAtTop                 openmore        No             - FLATDU2_WL     -               
 IntClock                       openmore        No             - FLATDU2_WL     -               
 GatedClock                     openmore        No             - FLATDU2_WL     -               
 SepClock                       openmore        No             - FLATDU2_WL     -               
 ClockPhase                     openmore        No             - FLATDU2_WL     -               
 AsyncName                      openmore        No             - VSDU           -               
 ResetName                      openmore        No             - VSDU           -               
 ClkHierName                    openmore        No             - FLATDU2_WL     -               
 ClkName                        openmore        No             - FLATDU2_WL     -               
 RegInName                      openmore        No             - VSDU           -               
 RegOutName                     openmore        No             - VSDU           -               
 RegOutputs                     openmore        No             - FLATDU2_WL     -               
 InferFF                        openmore        No             - VSDU           -               
 TriStateName                   openmore        No             - VSDU           -               
 UseMuxBusses                   openmore        No             - VSDU           -               
 Indent               (VHDL   ) openmore        No             - LEXICAL        -               
 Indent               (Verilog) openmore        No             - LEXICAL        -               
 NoMixedSynch                   openmore        No             - VSDU           -               
 NameLength           (VHDL   ) openmore        No             - RTLDULIST      -               
 NameLength           (Verilog) openmore        No             - RTLDULIST      -               
 Uniq8Char            (VHDL   ) openmore        No             - RTLDULIST      -               
 Uniq8Char            (Verilog) openmore        No             - RTLDULIST      -               
 LineLength           (VHDL   ) openmore        No             - LEXICAL        -               
 LineLength           (Verilog) openmore        No             - LEXICAL        -               
 SepFSMLogic          (VHDL   ) openmore        No             - RTLDULIST      -               
 SepFSMLogic          (Verilog) openmore        No             - RTLDULIST      -               
 PortGroups           (VHDL   ) openmore        No             - RTLDULIST      -               
 PortGroups           (Verilog) openmore        No             - RTLDULIST      -               
 ParamName            (VHDL   ) openmore        No             - RTLDULIST      -               
 ParamName            (Verilog) openmore        No             - RTLDULIST      -               
 SigName              (VHDL   ) openmore        No             - RTLDULIST      -               
 SigName              (Verilog) openmore        No             - RTLDULIST      -               
 ActLowName           (VHDL   ) openmore        No             - RTLDULIST      -               
 ActLowName           (Verilog) openmore        No             - RTLDULIST      -               
 InstName             (VHDL   ) openmore        No             - RTLDULIST      -               
 InstName             (Verilog) openmore        No             - RTLDULIST      -               
 NoGates              (VHDL   ) openmore        No             - RTLDULIST      -               
 NoGates              (Verilog) openmore        No             - RTLDULIST      -               
 NoTab                (VHDL   ) openmore        No             - LEXICAL        -               
 NoTab                (Verilog) openmore        No             - LEXICAL        -               
 PortComment          (VHDL   ) openmore        No             - LEXICAL        -               
 PortComment          (Verilog) openmore        No             - LEXICAL        -               
 PortName             (VHDL   ) openmore        No             - RTLDULIST      -               
 PortName             (Verilog) openmore        No             - RTLDULIST      -               
 ArrayIndex           (VHDL   ) openmore        No             - ELABDU         -               
 ArrayIndex           (Verilog) openmore        No             - ELABDU         -               
 FunctionComment      (VHDL   ) openmore        No             - LEXICAL        -               
 FunctionComment      (Verilog) openmore        No             - LEXICAL        -               
 FuncName             (VHDL   ) openmore        No             - RTLDULIST      -               
 FuncName             (Verilog) openmore        No             - RTLDULIST      -               
 VarName              (VHDL   ) openmore        No             - RTLDULIST      -               
 VarName              (Verilog) openmore        No             - RTLDULIST      -               
 OnePortLine          (VHDL   ) openmore        No             - RTLDULIST      -               
 OnePortLine          (Verilog) openmore        No             - RTLDULIST      -               
 NamedAssoc           (VHDL   ) openmore        No             - SETUP          -               
 NamedAssoc           (Verilog) openmore        No             - RTLDULIST      -               
 NoTopLogic           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoTopLogic           (Verilog) openmore        No             - RTLDULIST      -               
 NoTopGates           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoTopGates           (Verilog) openmore        No             - RTLDULIST      -               
 UseDefine            (VHDL   ) openmore        No             - RTLDULIST      -               
 UseDefine            (Verilog) openmore        No             - RTLDULIST      -               
 SepStateMachine      (VHDL   ) openmore        No             - RTLDULIST      -               
 SepStateMachine      (Verilog) openmore        No             - RTLDULIST      -               
 DefaultState         (VHDL   ) openmore        No             - RTLDULIST      -               
 DefaultState         (Verilog) openmore        No             - RTLDULIST      -               
 OneStmtLine          (VHDL   ) openmore        No             - RTLDULIST      -               
 OneStmtLine          (Verilog) openmore        No             - RTLDULIST      -               
 NoScripts            (VHDL   ) openmore        No             - LEXICAL        -               
 ConstantComment      (VHDL   ) openmore        No             - LEXICAL        -               
 VariableComment      (VHDL   ) openmore        No             - LEXICAL        -               
 SignalComment        (VHDL   ) openmore        No             - LEXICAL        -               
 PortGrpComment       (VHDL   ) openmore        No             - LEXICAL        -               
 TypeComment          (VHDL   ) openmore        No             - LEXICAL        -               
 ProcessComment       (VHDL   ) openmore        No             - LEXICAL        -               
 PackHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 ArchHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 EntHdr               (VHDL   ) openmore        No             - LEXICAL        -               
 FileHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 ConsCase             (VHDL   ) openmore        No             - LEXICAL        -               
 CaseOverIf           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoVar                (VHDL   ) openmore        No             - RTLDULIST      -               
 NotReqSens           (VHDL   ) openmore        No             - ELABDU         -               
 NotInSens            (VHDL   ) openmore        No             - ELABDU         -               
 ModConst             (VHDL   ) openmore        No             - RTLDULIST      -               
 NoBlock              (VHDL   ) openmore        No             - RTLDULIST      -               
 NoGenerate           (VHDL   ) openmore        No             - RTLDULIST      -               
 DesgPack             (VHDL   ) openmore        No             - RTLDULIST      -               
 InvSigType           (VHDL   ) openmore        No             - RTLDULIST      -               
 TypeCount            (VHDL   ) openmore        No             - RTLDULIST      -               
 SigType              (VHDL   ) openmore        No             - RTLDULIST      -               
 IEEEType             (VHDL   ) openmore        No             - RTLDULIST      -               
 NoDup                (VHDL   ) openmore        No             - RTLDULIST      -               
 ProcName             (VHDL   ) openmore        No             - RTLDULIST      -               
 OneFile              (VHDL   ) openmore        No             - RTLDULIST      -               
 ArchName             (VHDL   ) openmore        No             - RTLDULIST      -               
 TypeName             (VHDL   ) openmore        No             - RTLDULIST      -               
 ConstName            (VHDL   ) openmore        No             - RTLDULIST      -               
 SigHierName          (VHDL   ) openmore        No             - RTLDULIST      -               
 ReserveName          (VHDL   ) openmore        No             - SETUP          -               
 HardConst            (VHDL   ) openmore        No             - RTLDULIST      -               
 ExprParen            (VHDL   ) openmore        No             - SETUP          -               
 VariableComment      (Verilog) openmore        No             - LEXICAL        -               
 SignalComment        (Verilog) openmore        No             - LEXICAL        -               
 AlwaysComment        (Verilog) openmore        No             - LEXICAL        -               
 TaskComment          (Verilog) openmore        No             - LEXICAL        -               
 FileHdr              (Verilog) openmore        No             - LEXICAL        -               
 NonBlockAssign       (Verilog) openmore        No             - VSDU           -               
 CaseOverIf           (Verilog) openmore        No             - RTLDULIST      -               
 ConsCase             (Verilog) openmore        No             - RTLDULIST      -               
 NotReqSens           (Verilog) openmore        No             - ELABDU         -               
 NotInSens            (Verilog) openmore        No             - ELABDU         -               
 NoDefine             (Verilog) openmore        No             - RTLDULIST      -               
 InstNameLength       (Verilog) openmore        No             - RTLDULIST      -               
 SigHierName          (Verilog) openmore        No             - RTLDULIST      -               
 ConstName            (Verilog) openmore        No             - RTLDULIST      -               
 NoScripts            (Verilog) openmore        No             - SETUP          -               
 ReserveName          (Verilog) openmore        No             - SETUP          -               
 HardConst            (Verilog) openmore        No             - RTLDULIST      -               
 ExprParen            (Verilog) openmore        No             - SETUP          -               
 STARC05-2.5.1.9      (Verilog) starc2005       Yes            0 VSDU           -               
 STARC05-2.1.6.5      (Verilog) starc2005       Yes            0 SETUP          -               
 STARC05-1.2.1.2                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.4.1.5                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.5.1.7      (VHDL   ) starc2005       Yes            0 VSDU           -               
 STARC05-2.5.1.7      (Verilog) starc2005       Yes            0 VSDU           -               
 _avAddSynthNet                 auto-verify     Yes            0 ELABDU         -               
 _advLintReport01               auto-verify     Yes            0 FLATDU2_WL     -               
 Av_report01                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_IpblockTaggedNet            auto-verify     Yes            0 FLATDU2_PRD_WL   -               
 Av_PortRetention               auto-verify     Yes            0 VSTOPDU        -               
 Av_Info_Case_Analysis          auto-verify     Yes            0 FLATDU2_WL     -               
 _formallint_preReq   (Verilog) auto-verify     Yes            0 ELABDU         -               
 _case_default_missing_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_case_default_missing        auto-verify     Yes            0 FLATDU2_WL     -               
 _case_default_redundant_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 _dontcare_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_dontcare_mismatch           auto-verify     Yes            0 FLATDU2_WL     -               
 _width_expr03_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr03       auto-verify     Yes            0 FLATDU2_WL     -               
 _width_expr02_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr02       auto-verify     Yes            0 FLATDU2_WL     -               
 _width05_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_expr         auto-verify     Yes            0 FLATDU2_WL     -               
 _signunsign01_prereq (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_signed_unsigned_mismatch    auto-verify     Yes            0 FLATDU2_WL     -               
 _width04_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_function     auto-verify     Yes            0 FLATDU2_WL     -               
 _width03_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_port         auto-verify     Yes            0 FLATDU2_WL     -               
 _width02_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_case         auto-verify     Yes            0 FLATDU2_WL     -               
 _width01_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_width_mismatch_assign       auto-verify     Yes            0 FLATDU2_WL     -               
 _chk_signed_unsigned_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_staticnetnreq01             auto-verify     Yes            0 VSDU           -               
 Av_dcreq01           (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_dcreq01           (Verilog) auto-verify     Yes            0 ELABDU         -               
 veShiftOperatorPreReq(Verilog) auto-verify     Yes            0 ELABDU         -               
 veOperatorPreReq     (Verilog) auto-verify     Yes            0 ELABDU         -               
 AnalyzeABV           (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_dcreq02                     auto-verify     Yes            0 VSDU           -               
 Av_deadfilter01                auto-verify     Yes            0 VSDU           -               
 Av_deadreq01         (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_deadreq01         (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_complexity_req02            auto-verify     Yes            0 VSDULIST       -               
 Av_complexity_req01  (VHDL   ) auto-verify     Yes            0 LEXICAL        -               
 Av_complexity_req01  (Verilog) auto-verify     Yes            0 LEXICAL        -               
 SGDC_fsm_setup01               auto-verify     Yes            0 VSTOPDU        -               
 _fsm_contr01                   auto-verify     Yes            0 FLATDU2_WL     -               
 Av_casereq03                   auto-verify     Yes            0 VSTOPDU        -               
 Av_casereq02         (Verilog) auto-verify     Yes            0 VSDU           -               
 Av_casereq01         (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_svasetup01                  auto-verify     Yes            0 VSDU           -               
 Av_rstreq01          (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_rstreq01          (Verilog) auto-verify     Yes            0 ELABDU         -               
 _fsm03_prereq                  auto-verify     Yes            0 FLATDU2_WL     -               
 Av_fsmreq02                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_fsmreq01          (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_fsmreq01          (Verilog) auto-verify     Yes            0 ELABDU         -               
 InitState            (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 InitState            (Verilog) auto-verify     Yes            0 ELABDU         -               
 _formal_anlysis_filter_prereq  auto-verify     Yes            0 FLATDU2_WL     -               
 Av_sanity06                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_multitop01        (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_multitop01        (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_sanity02                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_sanity01                    auto-verify     Yes            0 SETUP          -               
 Av_setup_checks01              auto-verify     Yes            0 SETUP          -               
 Av_license01                   auto-verify     Yes            0 SETUP          -               
 Av_initstate01                 auto-verify     Yes            0 FLATDU2_WL     -               
 SGDC_av_meta_design_hier01     auto-verify     Yes            0 FLATDU2_WL     -               
 _vhAvMeta01          (VHDL   ) auto-verify     Yes            0 VSDU           -               
 Av_init01                      auto-verify     Yes            1 FLATDU2_WL     -               
 Av_initseq01                   auto-verify     Yes            0 FLATDU2_WL     -               
 LogNMuxPrereq                  timing          Yes            0 SETUP          -               
 NoXInCase-ML         (VHDL   ) morelint        Yes            0 ELABDU         -               
 Postreqs_Usage_ML    (Verilog) morelint        Yes            0 ELABDU         -               
 Prereqs_InclFileSetup-ML(Verilog) morelint        Yes            0 RTLDULIST      -               
 CheckDelayTimescale-ML(Verilog) morelint        Yes            0 RTLDULIST      -               
 ParamWidthMismatch-ML(Verilog) morelint        Yes            0 ELABDU         -               
 NoAssignX-ML         (Verilog) morelint        Yes            0 ELABDU         -               
 PragmaComments-ML    (VHDL   ) morelint        Yes            0 RTLDULIST      -               
 PragmaComments-ML    (Verilog) morelint        Yes            0 RTLDULIST      -               
 ReportPortInfo-ML              morelint        Yes            0 ELABDU         -               
 RegInputOutput-ML              morelint        Yes            0 VSDU           -               
 Prereqs_RegInputOutputs        morelint        Yes            0 RTLDULIST      -               
 Prereqs_ConstantInput-ML(VHDL   ) morelint        Yes            0 ELABDU         -               
 Prereqs_ConstantInput-ML(Verilog) morelint        Yes            0 ELABDU         -               
 UndrivenInTerm-ML              morelint        Yes            0 VSTOPDU        -               
 HangingNetPreReq-ML            morelint        Yes            0 SETUP          -               
 Latch_VePreReqRule   (Verilog) latch           Yes            0 RTLDULIST      -               
 W450L                (Verilog) latch           Yes            0 VSDU           -               
 LatchFeedback                  latch           Yes            0 FLATDU2_WL     -               
 Prereqs_RTLSchematic (Verilog) lint            Yes            0 SETUP          -               
 LINT_portReten                 lint            Yes            0 SETUP          -               
 Postreqs_CheckFuncTask(Verilog) lint            Yes            0 ELABDU         -               
 Prereqs_Usage        (Verilog) lint            Yes            0 ELABDU         -               
 W415                           lint            Yes            0 FLATDU2_WL     -               
 W392                           lint            Yes            0 FLATDU2_WL     -               
 W528                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W528                 (Verilog) lint            Yes            0 ELABDU         -               
 W505                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W505                 (Verilog) lint            Yes            0 ELABDU         -               
 W467                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W424                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W424                 (Verilog) lint            Yes            0 ELABDU         -               
 W421                 (VHDL   ) lint            Yes            0 SETUP          -               
 W421                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W398                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W398                 (Verilog) lint            Yes            0 ELABDU         -               
 W293                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W293                 (Verilog) lint            Yes            0 ELABDU         -               
 W287b                (VHDL   ) lint            Yes            0 VSDU           -               
 W287b                (Verilog) lint            Yes            0 RTLDULIST      -               
 W287a                (VHDL   ) lint            Yes            0 VSDU           -               
 W287a                (Verilog) lint            Yes            0 ELABDU         -               
 W240                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W240                 (Verilog) lint            Yes            0 ELABDU         -               
 W71                  (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W110a                (VHDL   ) lint            Yes            0 RTLDU          -               
 mixedsenselist       (VHDL   ) lint            Yes            0 RTLDU          -               
 W416                 (VHDL   ) lint            Yes            0 RTLDU          -               
 W292                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W156                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W123                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W122                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W116                 (VHDL   ) lint            Yes            0 ELABDU         -               
 BlockHeader          (VHDL   ) lint            Yes            0 SETUP          -               
 W422                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W414                 (Verilog) lint            Yes            0 VSDU           -               
 W336                 (Verilog) lint            Yes            0 VSDU           -               
 W502                 (Verilog) lint            Yes            0 ELABDU         -               
 W499                 (Verilog) lint            Yes            0 ELABDU         -               
 W486                 (Verilog) lint            Yes            0 ELABDU         -               
 W481b                (Verilog) lint            Yes            0 RTLDULIST      -               
 W481a                (Verilog) lint            Yes            0 RTLDULIST      -               
 W480                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W426                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W422                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W415a                (Verilog) lint            Yes            0 ELABDU         -               
 W352                 (Verilog) lint            Yes            0 ELABDU         -               
 W337                 (Verilog) lint            Yes            0 ELABDU         -               
 W317                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W289                 (Verilog) lint            Yes            0 ELABDU         -               
 W224                 (Verilog) lint            Yes            0 ELABDU         -               
 W218                 (Verilog) lint            Yes            0 ELABDU         -               
 W216                 (Verilog) lint            Yes            0 ELABDU         -               
 W215                 (Verilog) lint            Yes            0 ELABDU         -               
 W156                 (Verilog) lint            Yes            0 ELABDU         -               
 W123                 (Verilog) lint            Yes            0 ELABDU         -               
 W66                  (Verilog) lint            Yes            0 ELABDU         -               
 W19                  (Verilog) lint            Yes            0 ELABDU         -               
 W496b                (Verilog) lint            Yes            0 RTLDULIST      -               
 W496a                (Verilog) lint            Yes            0 ELABDU         -               
 W122                 (Verilog) lint            Yes            0 ELABDU         -               
 bothedges            (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM4       (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM2       (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM1       (Verilog) lint            Yes            0 SETUP          -               
 mixedsenselist       (Verilog) lint            Yes            0 SETUP          -               
 W442f                (Verilog) lint            Yes            0 SETUP          -               
 W442c                (Verilog) lint            Yes            0 SETUP          -               
 W442b                (Verilog) lint            Yes            0 SETUP          -               
 W442a                (Verilog) lint            Yes            0 SETUP          -               
 W339a                (Verilog) lint            Yes            0 RTLDU          -               
 sim_race02           (Verilog) simulation      Yes            0 RTLDU          -               
 checkPinConnectedToSupply      erc             Yes            0 FLATDU2_WL     -               
 FlopEConst                     erc             Yes            0 FLATDU2_WL     -               
 FlopSRConst                    erc             Yes            0 FLATDU2_WL     -               
 FlopClockConstant              erc             Yes            0 FLATDU2_WL     -               
 STARC05-2.3.4.1v     (VHDL   ) starc2005       Yes            0 VSDU           -               
 STARC05-ProcessParamSetup(VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.10.1.4b    (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.10.1.4a    (Verilog) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.3.1.2c     (Verilog) starc2005       Yes            0 SETUP          -               
 STARC05-AlwaysParamSetup(Verilog) starc2005       Yes            0 RTLDULIST      -               
 Prereqs_STARC-2.3.6.1          starc           Yes            0 ELABDU         -               
 STARC05-1.4.3.4                starc2005       Yes            0 FLATDU2_WL     -               
 STARC-1.3.2.2_prereq           starc           Yes            0 SETUP          -               
 STARC05-1.3.1.3                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.5.1.2                starc2005       Yes            0 FLATDU2_WL     -               
 preReq_ConsCase      (VHDL   ) starc           Yes            0 RTLDULIST      -               
 STARC05-2.11.3.1     (VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.3.3.1      (VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.11.3.1     (Verilog) starc2005       Yes            1 ELABDU         -               
 STARC05-2.10.2.3     (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.3.1      (Verilog) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.3.1.6      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.1.5b     (Verilog) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.2.3.3      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.1.5.3      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.1.4.5      (Verilog) starc2005       Yes            0 RTLDULIST      -               
 CombLoop                       openmore        Yes            0 FLATDU2_WL     -               
 BufClock                       openmore        Yes            0 FLATDU2_WL     -               
 Prereqs_RegOutputs             openmore        Yes            0 RTLDULIST      -               
 InferLatch                     openmore        Yes            2 VSTOPDU        -               
 preReq_ConsCase2     (VHDL   ) openmore        Yes            0 RTLDULIST      -               
 TurboModeStatus                SpyGlass        Yes            1 SETUP          -               
 ReportIgnoredOverlappingRules  SpyGlass        Yes            8 SETUP          -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Aborted.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
   Design Read        :      0 fatal,      0 error,        8 warnings,     3 information messages
      Found 1 top module:
         SYSTEM_TOP   (file: ../rtl/SYSTEM_TOP.v)

   Policy starc2005   :      0 fatal,      0 error,        1 warning,      0 information message 
** Policy openmore    :      0 fatal,      2 errors,       0 warning,      0 information message 
** Policy auto-verify :      1 fatal,      0 error,        0 warning,      0 information message 
   -------------------------------------------------------------------------------------
** Total              :      1 fatal,      2 errors,       9 warnings,     3 information messages

  Total Number of Generated Primary Messages          :        15 (1 fatal, 2 errors, 9 warnings, 3 Infos, 0 Data)
  Total Number of Generated Secondary Messages        :         0 (0 fatal, 0 error, 0 warning, 0 Info, 0 Data)
  Number of Reported Primary Messages                 :        15 (1 fatal 2 errors, 9 warnings, 3 Infos, 0 Data)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

Following FATAL message(s) generated in current run -

Rule        Severity   File                  Line   Message
-------------------------------------------------------------------------
Av_init01   Fatal      ../rtl/SYSTEM_TOP.v   15     Could not find clocks for all the flops. Please add clock SGDC constraint to the design

FATAL : Rule-checking aborted - usage or run error
SpyGlass Exit Code 7 (Rule-checking terminated due to FATAL errors - usage or run error)
SpyGlass total run-time is 0:0:4 (4 secs)
SpyGlass run completed at 07:13:23 PM on Aug 24 2025
