<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: PWM_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PWM_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a821a90c5e2b926e73501f62fd147c8ee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a821a90c5e2b926e73501f62fd147c8ee">CTL0</a></td></tr>
<tr class="separator:a821a90c5e2b926e73501f62fd147c8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8734edcbe0ca925823e087d1873822f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8734edcbe0ca925823e087d1873822f">CTL1</a></td></tr>
<tr class="separator:ac8734edcbe0ca925823e087d1873822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d6c901c2d03aebd097f6ddd5027abf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a26d6c901c2d03aebd097f6ddd5027abf">CLKSRC</a></td></tr>
<tr class="separator:a26d6c901c2d03aebd097f6ddd5027abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a66830d3ba82cabd388a5296234b75"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a45a66830d3ba82cabd388a5296234b75">CLKPSC0_1</a></td></tr>
<tr class="separator:a45a66830d3ba82cabd388a5296234b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924291c7424853566d0143c4f3720bf9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a924291c7424853566d0143c4f3720bf9">CLKPSC2_3</a></td></tr>
<tr class="separator:a924291c7424853566d0143c4f3720bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9b2e663c3c0aa2ab901db7c7889a29c6">CLKPSC4_5</a></td></tr>
<tr class="separator:a9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff9223b5a31e3a1d467e63bfd815a41"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0ff9223b5a31e3a1d467e63bfd815a41">CNTEN</a></td></tr>
<tr class="separator:a0ff9223b5a31e3a1d467e63bfd815a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4007af1d755886a77159920ae02faae1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4007af1d755886a77159920ae02faae1">CNTCLR</a></td></tr>
<tr class="separator:a4007af1d755886a77159920ae02faae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202c954f8791685be52b3e3762c45981"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a202c954f8791685be52b3e3762c45981">PERIOD</a> [6]</td></tr>
<tr class="separator:a202c954f8791685be52b3e3762c45981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864f66b5bd55e4c77eb26681f468939b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a864f66b5bd55e4c77eb26681f468939b">CMPDAT</a> [6]</td></tr>
<tr class="separator:a864f66b5bd55e4c77eb26681f468939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50db6d60a967ced42553c6891afe96c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a50db6d60a967ced42553c6891afe96c5">DTCTL0_1</a></td></tr>
<tr class="separator:a50db6d60a967ced42553c6891afe96c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c133caa64fc83eb3e27d1d2b64f229"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a05c133caa64fc83eb3e27d1d2b64f229">DTCTL2_3</a></td></tr>
<tr class="separator:a05c133caa64fc83eb3e27d1d2b64f229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac85500ab02cff9a079daca62dc6badd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aac85500ab02cff9a079daca62dc6badd">DTCTL4_5</a></td></tr>
<tr class="separator:aac85500ab02cff9a079daca62dc6badd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00dc00899d9865b98a341e81f2076a79"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a00dc00899d9865b98a341e81f2076a79">CNT</a> [6]</td></tr>
<tr class="separator:a00dc00899d9865b98a341e81f2076a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d456e4072779cc6aa5cceeff6a9ff20"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3d456e4072779cc6aa5cceeff6a9ff20">WGCTL0</a></td></tr>
<tr class="separator:a3d456e4072779cc6aa5cceeff6a9ff20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a86ecc2b0af47fd6523fac5bfff8ac7d5">WGCTL1</a></td></tr>
<tr class="separator:a86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc91ba325591a97a296d44fc8289c42"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a5dc91ba325591a97a296d44fc8289c42">MSKEN</a></td></tr>
<tr class="separator:a5dc91ba325591a97a296d44fc8289c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8439097ba3a140a30780629ca61cda0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8439097ba3a140a30780629ca61cda0">MSK</a></td></tr>
<tr class="separator:ac8439097ba3a140a30780629ca61cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a4f97fbd78ae3b86d953cc3da35829"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab2a4f97fbd78ae3b86d953cc3da35829">BNF</a></td></tr>
<tr class="separator:ab2a4f97fbd78ae3b86d953cc3da35829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeacef58982226833de1b5e20038e54bd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aeacef58982226833de1b5e20038e54bd">FAILBRK</a></td></tr>
<tr class="separator:aeacef58982226833de1b5e20038e54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6e9eeb6b8f93088f3243893680d2b2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aed6e9eeb6b8f93088f3243893680d2b2">BRKCTL0_1</a></td></tr>
<tr class="separator:aed6e9eeb6b8f93088f3243893680d2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab68dc8964e84f3ba77a6a1629a59d0b7">BRKCTL2_3</a></td></tr>
<tr class="separator:ab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5683fe577c4a1746d9f8c58c233eee6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af5683fe577c4a1746d9f8c58c233eee6">BRKCTL4_5</a></td></tr>
<tr class="separator:af5683fe577c4a1746d9f8c58c233eee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738ef7c37c381cac7b9caa2e7b213cbd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a738ef7c37c381cac7b9caa2e7b213cbd">POLCTL</a></td></tr>
<tr class="separator:a738ef7c37c381cac7b9caa2e7b213cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add72c2f40f9a86a1170a668d49e8d1de"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#add72c2f40f9a86a1170a668d49e8d1de">POEN</a></td></tr>
<tr class="separator:add72c2f40f9a86a1170a668d49e8d1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819451e5352edaf9bc71ef417fc0ece9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a819451e5352edaf9bc71ef417fc0ece9">SWBRK</a></td></tr>
<tr class="separator:a819451e5352edaf9bc71ef417fc0ece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81295b1746685a75014c3e12f4e9b0f7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a81295b1746685a75014c3e12f4e9b0f7">INTEN0</a></td></tr>
<tr class="separator:a81295b1746685a75014c3e12f4e9b0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d4a93fadbc005cf8c56c8816b4f412"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a40d4a93fadbc005cf8c56c8816b4f412">INTEN1</a></td></tr>
<tr class="separator:a40d4a93fadbc005cf8c56c8816b4f412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41061229cc18a31f1af6b34efcbbf7d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a41061229cc18a31f1af6b34efcbbf7d2">INTSTS0</a></td></tr>
<tr class="separator:a41061229cc18a31f1af6b34efcbbf7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcc3e96ee7b50286d6bb90347ce006d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6fcc3e96ee7b50286d6bb90347ce006d">INTSTS1</a></td></tr>
<tr class="separator:a6fcc3e96ee7b50286d6bb90347ce006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a582020b9a5caa5a6c50c01e2f2e11e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4a582020b9a5caa5a6c50c01e2f2e11e">ADCTS0</a></td></tr>
<tr class="separator:a4a582020b9a5caa5a6c50c01e2f2e11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0516822249904f4da3494940bcc32b0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae0516822249904f4da3494940bcc32b0">ADCTS1</a></td></tr>
<tr class="separator:ae0516822249904f4da3494940bcc32b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24a4984d3dce9abc590b7cad5900e48"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae24a4984d3dce9abc590b7cad5900e48">STATUS</a></td></tr>
<tr class="separator:ae24a4984d3dce9abc590b7cad5900e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaace893922d71126f754f2d24966ade1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aaace893922d71126f754f2d24966ade1">CAPINEN</a></td></tr>
<tr class="separator:aaace893922d71126f754f2d24966ade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f46a75a6d281447f0944832bc249e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae6f46a75a6d281447f0944832bc249e7">CAPCTL</a></td></tr>
<tr class="separator:ae6f46a75a6d281447f0944832bc249e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6473ad99a80b36a98b3076d5396e6be3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6473ad99a80b36a98b3076d5396e6be3">CAPSTS</a></td></tr>
<tr class="separator:a6473ad99a80b36a98b3076d5396e6be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe35889a69ad184c9f23baac4a12c437"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#afe35889a69ad184c9f23baac4a12c437">RCAPDAT0</a></td></tr>
<tr class="separator:afe35889a69ad184c9f23baac4a12c437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e6b60f0c2684451ae1093ff679b322"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a69e6b60f0c2684451ae1093ff679b322">FCAPDAT0</a></td></tr>
<tr class="separator:a69e6b60f0c2684451ae1093ff679b322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2feccde3d97892891636b2edb7add6f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab2feccde3d97892891636b2edb7add6f">RCAPDAT1</a></td></tr>
<tr class="separator:ab2feccde3d97892891636b2edb7add6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9f54ed67a0de344d2c6e229bb62984"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a5a9f54ed67a0de344d2c6e229bb62984">FCAPDAT1</a></td></tr>
<tr class="separator:a5a9f54ed67a0de344d2c6e229bb62984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a99233be49df8c19d560efc67d98cdb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3a99233be49df8c19d560efc67d98cdb">RCAPDAT2</a></td></tr>
<tr class="separator:a3a99233be49df8c19d560efc67d98cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0387603298674ba86be0888064011898"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0387603298674ba86be0888064011898">FCAPDAT2</a></td></tr>
<tr class="separator:a0387603298674ba86be0888064011898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3d5d7861fd3fffb3882fc40a531a4d3e">RCAPDAT3</a></td></tr>
<tr class="separator:a3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eae9cbc635515200cc6b8a2eeaed96a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a2eae9cbc635515200cc6b8a2eeaed96a">FCAPDAT3</a></td></tr>
<tr class="separator:a2eae9cbc635515200cc6b8a2eeaed96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f95572cb243c4a5c68bd52e620376e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a71f95572cb243c4a5c68bd52e620376e">RCAPDAT4</a></td></tr>
<tr class="separator:a71f95572cb243c4a5c68bd52e620376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae47d1b57ef9ab854f70801b38e9e7cd1">FCAPDAT4</a></td></tr>
<tr class="separator:ae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140a33cdb94409cbdbf47a4b63018efd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a140a33cdb94409cbdbf47a4b63018efd">RCAPDAT5</a></td></tr>
<tr class="separator:a140a33cdb94409cbdbf47a4b63018efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6343a4665735a9e16d8ff6de01efbf7e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a6343a4665735a9e16d8ff6de01efbf7e">FCAPDAT5</a></td></tr>
<tr class="separator:a6343a4665735a9e16d8ff6de01efbf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada79982ad7c3aeffd775a871522dcf6b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ada79982ad7c3aeffd775a871522dcf6b">CAPIEN</a></td></tr>
<tr class="separator:ada79982ad7c3aeffd775a871522dcf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64670f0f479029c3b9fc68c27b78b49b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a64670f0f479029c3b9fc68c27b78b49b">CAPIF</a></td></tr>
<tr class="separator:a64670f0f479029c3b9fc68c27b78b49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248fedf80f4f0cb4e21940ed3e486b26"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a248fedf80f4f0cb4e21940ed3e486b26">SELFTEST</a></td></tr>
<tr class="separator:a248fedf80f4f0cb4e21940ed3e486b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8df0aca25a2623475d63067ab0d9b46"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab8df0aca25a2623475d63067ab0d9b46">PBUF0</a></td></tr>
<tr class="separator:ab8df0aca25a2623475d63067ab0d9b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c3ae3b52951efd21edba7e1b494e3d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae1c3ae3b52951efd21edba7e1b494e3d">PBUF2</a></td></tr>
<tr class="separator:ae1c3ae3b52951efd21edba7e1b494e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130a64ec8edcf3cf8701f27ea1c8a350"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a130a64ec8edcf3cf8701f27ea1c8a350">PBUF4</a></td></tr>
<tr class="separator:a130a64ec8edcf3cf8701f27ea1c8a350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8196cda59f2e003823d4f042a2a82b62"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a8196cda59f2e003823d4f042a2a82b62">CMPBUF0</a></td></tr>
<tr class="separator:a8196cda59f2e003823d4f042a2a82b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba978d8268696024a8e4a731621c664"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a2ba978d8268696024a8e4a731621c664">CMPBUF1</a></td></tr>
<tr class="separator:a2ba978d8268696024a8e4a731621c664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62827975e9e0eda41c287551b62f926a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a62827975e9e0eda41c287551b62f926a">CMPBUF2</a></td></tr>
<tr class="separator:a62827975e9e0eda41c287551b62f926a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57db05b384c629885d04fe2244e693ec"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a57db05b384c629885d04fe2244e693ec">CMPBUF3</a></td></tr>
<tr class="separator:a57db05b384c629885d04fe2244e693ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d01eeab484cf7c1e2cbed67c0e19db"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae6d01eeab484cf7c1e2cbed67c0e19db">CMPBUF4</a></td></tr>
<tr class="separator:ae6d01eeab484cf7c1e2cbed67c0e19db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa477b001a556263cdc12a379be005016"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aa477b001a556263cdc12a379be005016">CMPBUF5</a></td></tr>
<tr class="separator:aa477b001a556263cdc12a379be005016"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup PWM Pulse Width Modulation Controller(PWM)
Memory Mapped Structure for PWM Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14357">14357</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4a582020b9a5caa5a6c50c01e2f2e11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a582020b9a5caa5a6c50c01e2f2e11e">&#9670;&nbsp;</a></span>ADCTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::ADCTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00f8] PWM0 Trigger ADC Source Select Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ADCTS0
</font><br><p> <font size="2">
Offset: 0xF8  PWM0 Trigger ADC Source Select Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>TRGSEL0</td><td><div style="word-wrap: break-word;"><b>PWM0_CH0 Trigger ADC Source Select
</b><br>
0000 = PWM0_CH0 zero point.
<br>
0001 = PWM0_CH0 period point.
<br>
0010 = PWM0_CH0 zero or period point.
<br>
0011 = PWM0_CH0 up-count CMPDAT point.
<br>
0100 = PWM0_CH0 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = PWM0_CH1 up-count CMPDAT point.
<br>
1001 = PWM0_CH1 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[7]</td><td>TRGEN0</td><td><div style="word-wrap: break-word;"><b>PWM0_CH0 Trigger EADC Enable Bit
</b><br>
0 = PWM0_CH0 Trigger EADC Disabled.
<br>
1 = PWM0_CH0 Trigger EADC Enabled.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>TRGSEL1</td><td><div style="word-wrap: break-word;"><b>PWM0_CH1 Trigger ADC Source Select
</b><br>
0000 = PWM0_CH0 zero point.
<br>
0001 = PWM0_CH0 period point.
<br>
0010 = PWM0_CH0 zero or period point.
<br>
0011 = PWM0_CH0 up-count CMPDAT point.
<br>
0100 = PWM0_CH0 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = PWM0_CH1 up-count CMPDAT point.
<br>
1001 = PWM0_CH1 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[15]</td><td>TRGEN1</td><td><div style="word-wrap: break-word;"><b>PWM0_CH1 Trigger EADC Enable Bit
</b><br>
0 = PWM0_CH1 Trigger EADC Disabled.
<br>
1 = PWM0_CH1 Trigger EADC Enabled.
<br>
</div></td></tr><tr><td>
[19:16]</td><td>TRGSEL2</td><td><div style="word-wrap: break-word;"><b>PWM0_CH2 Trigger ADC Source Select
</b><br>
0000 = PWM0_CH2 zero point.
<br>
0001 = PWM0_CH2 period point.
<br>
0010 = PWM0_CH2 zero or period point.
<br>
0011 = PWM0_CH2 up-count CMPDAT point.
<br>
0100 = PWM0_CH2 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = PWM0_CH3 up-count CMPDAT point.
<br>
1001 = PWM0_CH3 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[23]</td><td>TRGEN2</td><td><div style="word-wrap: break-word;"><b>PWM0_CH2 Trigger EADC Enable Bit
</b><br>
0 = PWM0_CH2 Trigger EADC Disabled.
<br>
1 = PWM0_CH2 Trigger EADC Enabled.
<br>
</div></td></tr><tr><td>
[27:24]</td><td>TRGSEL3</td><td><div style="word-wrap: break-word;"><b>PWM0_CH3 Trigger ADC Source Select
</b><br>
0000 = PWM0_CH2 zero point.
<br>
0001 = PWM0_CH2 period point.
<br>
0010 = PWM0_CH2 zero or period point.
<br>
0011 = PWM0_CH2 up-count CMPDAT point.
<br>
0100 = PWM0_CH2 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = PWM0_CH3 up-count CMPDAT point.
<br>
1001 = PWM0_CH3 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[31]</td><td>TRGEN3</td><td><div style="word-wrap: break-word;"><b>PWM0_CH3 Trigger EADC Enable Bit
</b><br>
0 = PWM0_CH3 Trigger EADC Disabled.
<br>
1 = PWM0_CH3 Trigger EADC Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16866">16866</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae0516822249904f4da3494940bcc32b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0516822249904f4da3494940bcc32b0">&#9670;&nbsp;</a></span>ADCTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::ADCTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00fc] PWM0 Trigger ADC Source Select Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ADCTS1
</font><br><p> <font size="2">
Offset: 0xFC  PWM0 Trigger ADC Source Select Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>TRGSEL4</td><td><div style="word-wrap: break-word;"><b>PWM0_CH4 Trigger ADC Source Select
</b><br>
0000 = PWM0_CH4 zero point.
<br>
0001 = PWM0_CH4 period point.
<br>
0010 = PWM0_CH4 zero or period point.
<br>
0011 = PWM0_CH4 up-count CMPDAT point.
<br>
0100 = PWM0_CH4 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = PWM0_CH5 up-count CMPDAT point.
<br>
1001 = PWM0_CH5 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[7]</td><td>TRGEN4</td><td><div style="word-wrap: break-word;"><b>PWM0_CH4 Trigger EADC Enable Bit
</b><br>
0 = PWM0_CH4 Trigger EADC Disabled.
<br>
1 = PWM0_CH4 Trigger EADC Enabled.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>TRGSEL5</td><td><div style="word-wrap: break-word;"><b>PWM0_CH5 Trigger ADC Source Select
</b><br>
0000 = PWM0_CH4 zero point.
<br>
0001 = PWM0_CH4 period point.
<br>
0010 = PWM0_CH4 zero or period point.
<br>
0011 = PWM0_CH4 up-count CMPDAT point.
<br>
0100 = PWM0_CH4 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = PWM0_CH5 up-count CMPDAT point.
<br>
1001 = PWM0_CH5 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[15]</td><td>TRGEN5</td><td><div style="word-wrap: break-word;"><b>PWM0_CH5 Trigger EADC Enable Bit
</b><br>
0 = PWM0_CH5 Trigger EADC Disabled.
<br>
1 = PWM0_CH5 Trigger EADC Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16867">16867</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ab2a4f97fbd78ae3b86d953cc3da35829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a4f97fbd78ae3b86d953cc3da35829">&#9670;&nbsp;</a></span>BNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BNF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00c0] PWM0 Brake Noise Filter Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BNF
</font><br><p> <font size="2">
Offset: 0xC0  PWM0 Brake Noise Filter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BRK0FEN</td><td><div style="word-wrap: break-word;"><b>PWM0 Brake 0 Noise Filter Enable Bit
</b><br>
0 = Noise filter of PWM0 Brake 0 Disabled.
<br>
1 = Noise filter of PWM0 Brake 0 Enabled.
<br>
</div></td></tr><tr><td>
[3:1]</td><td>BRK0FCS</td><td><div style="word-wrap: break-word;"><b>Brake 0 Edge Detector Filter Clock Selection
</b><br>
000 = Filter clock = HCLK.
<br>
001 = Filter clock = HCLK/2.
<br>
010 = Filter clock = HCLK/4.
<br>
011 = Filter clock = HCLK/8.
<br>
100 = Filter clock = HCLK/16.
<br>
101 = Filter clock = HCLK/32.
<br>
110 = Filter clock = HCLK/64.
<br>
111 = Filter clock = HCLK/128.
<br>
</div></td></tr><tr><td>
[6:4]</td><td>BRK0FCNT</td><td><div style="word-wrap: break-word;"><b>Brake 0 Edge Detector Filter Count
</b><br>
The register bits control the Brake0 filter counter to count from 0 to BRK1FCNT.
<br>
</div></td></tr><tr><td>
[7]</td><td>BRK0PINV</td><td><div style="word-wrap: break-word;"><b>Brake 0 Pin Inverse
</b><br>
0 = The state of pin PWMx_BRAKE0 is passed to the negative edge Detector.
<br>
1 = The inversed state of pin PWMx_BRAKE10 is passed to the negative edge Detector.
<br>
</div></td></tr><tr><td>
[8]</td><td>BRK1FEN</td><td><div style="word-wrap: break-word;"><b>PWM0 Brake 1 Noise Filter Enable Bit
</b><br>
0 = Noise filter of PWM0 Brake 1 Disabled.
<br>
1 = Noise filter of PWM0 Brake 1 Enabled.
<br>
</div></td></tr><tr><td>
[11:9]</td><td>BRK1FCS</td><td><div style="word-wrap: break-word;"><b>Brake 1 Edge Detector Filter Clock Selection
</b><br>
000 = Filter clock = HCLK.
<br>
001 = Filter clock = HCLK/2.
<br>
010 = Filter clock = HCLK/4.
<br>
011 = Filter clock = HCLK/8.
<br>
100 = Filter clock = HCLK/16.
<br>
101 = Filter clock = HCLK/32.
<br>
110 = Filter clock = HCLK/64.
<br>
111 = Filter clock = HCLK/128.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>BRK1FCNT</td><td><div style="word-wrap: break-word;"><b>Brake 1 Edge Detector Filter Count
</b><br>
The register bits control the Brake1 filter counter to count from 0 to BRK1FCNT.
<br>
</div></td></tr><tr><td>
[15]</td><td>BRK1PINV</td><td><div style="word-wrap: break-word;"><b>Brake 1 Pin Inverse
</b><br>
0 = The state of pin PWMx_BRAKE1 is passed to the negative edge Detector.
<br>
1 = The inversed state of pin PWMx_BRAKE1 is passed to the negative edge Detector.
<br>
</div></td></tr><tr><td>
[16]</td><td>BK0SRC</td><td><div style="word-wrap: break-word;"><b>Brake 0 Pin Source Select
</b><br>
For PWM0 setting:
<br>
0 = Brake 0 pin source come from PWM0_BRAKE0.
<br>
1 = Brake 0 pin source come from PWM1_BRAKE0.
<br>
For PWM1 setting:
<br>
0 = Brake 0 pin source come from PWM1_BRAKE0.
<br>
1 = Brake 0 pin source come from PWM0_BRAKE0.
<br>
</div></td></tr><tr><td>
[24]</td><td>BK1SRC</td><td><div style="word-wrap: break-word;"><b>Brake 1 Pin Source Select
</b><br>
For PWM0 setting:
<br>
0 = Brake 1 pin source come from PWM0_BRAKE1.
<br>
1 = Brake 1 pin source come from PWM1_BRAKE1.
<br>
For PWM1 setting:
<br>
0 = Brake 1 pin source come from PWM1_BRAKE1.
<br>
1 = Brake 1 pin source come from PWM0_BRAKE1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16851">16851</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aed6e9eeb6b8f93088f3243893680d2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6e9eeb6b8f93088f3243893680d2b2">&#9670;&nbsp;</a></span>BRKCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00c8] PWM0 Brake Edge Detect Control Register 0_1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BRKCTL0_1
</font><br><p> <font size="2">
Offset: 0xC8  PWM0 Brake Edge Detect Control Register 0_1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4]</td><td>BRKP0EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE0 Pin As Edge-detect Brake Source (Write Protect)
</b><br>
0 = BKP0 pin as edge-detect brake source Disabled.
<br>
1 = BKP0 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>BRKP1EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE1 Pin As Edge-detect Brake Source (Write Protect)
</b><br>
0 = BKP1 pin as edge-detect brake source Disabled.
<br>
1 = BKP1 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>SYSEEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Edge-detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as edge-detect brake source Disabled.
<br>
1 = System Fail condition as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>BRKP0LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP0 Pin As Level-detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>BRKP1LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP1 Pin As Level-detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[15]</td><td>SYSLEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Level-detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as level-detect brake source Disabled.
<br>
1 = System Fail condition as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>BRKAEVEN</td><td><div style="word-wrap: break-word;"><b>PWM0 Brake Action Select for Even Channel (Write Protect)
</b><br>
00 = PWM0 even channel brake function not affect channel output.
<br>
01 = PWM0 even channel output tri-state when brake happened.
<br>
10 = PWM0 even channel output low level when brake happened.
<br>
11 = PWM0 even channel output high level when brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>BRKAODD</td><td><div style="word-wrap: break-word;"><b>PWM0 Brake Action Select for Odd Channel (Write Protect)
</b><br>
00 = PWM0 odd channel brake function not affect channel output.
<br>
01 = PWM0 odd channel output tri-state when brake happened.
<br>
10 = PWM0 odd channel output low level when brake happened.
<br>
11 = PWM0 odd channel output high level when brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16853">16853</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ab68dc8964e84f3ba77a6a1629a59d0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68dc8964e84f3ba77a6a1629a59d0b7">&#9670;&nbsp;</a></span>BRKCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00cc] PWM0 Brake Edge Detect Control Register 2_3</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BRKCTL2_3
</font><br><p> <font size="2">
Offset: 0xCC  PWM0 Brake Edge Detect Control Register 2_3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4]</td><td>BRKP0EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE0 Pin As Edge-detect Brake Source (Write Protect)
</b><br>
0 = BKP0 pin as edge-detect brake source Disabled.
<br>
1 = BKP0 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>BRKP1EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE1 Pin As Edge-detect Brake Source (Write Protect)
</b><br>
0 = BKP1 pin as edge-detect brake source Disabled.
<br>
1 = BKP1 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>SYSEEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Edge-detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as edge-detect brake source Disabled.
<br>
1 = System Fail condition as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>BRKP0LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP0 Pin As Level-detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>BRKP1LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP1 Pin As Level-detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[15]</td><td>SYSLEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Level-detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as level-detect brake source Disabled.
<br>
1 = System Fail condition as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>BRKAEVEN</td><td><div style="word-wrap: break-word;"><b>PWM0 Brake Action Select for Even Channel (Write Protect)
</b><br>
00 = PWM0 even channel brake function not affect channel output.
<br>
01 = PWM0 even channel output tri-state when brake happened.
<br>
10 = PWM0 even channel output low level when brake happened.
<br>
11 = PWM0 even channel output high level when brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>BRKAODD</td><td><div style="word-wrap: break-word;"><b>PWM0 Brake Action Select for Odd Channel (Write Protect)
</b><br>
00 = PWM0 odd channel brake function not affect channel output.
<br>
01 = PWM0 odd channel output tri-state when brake happened.
<br>
10 = PWM0 odd channel output low level when brake happened.
<br>
11 = PWM0 odd channel output high level when brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16854">16854</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="af5683fe577c4a1746d9f8c58c233eee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5683fe577c4a1746d9f8c58c233eee6">&#9670;&nbsp;</a></span>BRKCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00d0] PWM0 Brake Edge Detect Control Register 4_5</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BRKCTL4_5
</font><br><p> <font size="2">
Offset: 0xD0  PWM0 Brake Edge Detect Control Register 4_5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4]</td><td>BRKP0EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE0 Pin As Edge-detect Brake Source (Write Protect)
</b><br>
0 = BKP0 pin as edge-detect brake source Disabled.
<br>
1 = BKP0 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>BRKP1EEN</td><td><div style="word-wrap: break-word;"><b>Enable PWMx_BRAKE1 Pin As Edge-detect Brake Source (Write Protect)
</b><br>
0 = BKP1 pin as edge-detect brake source Disabled.
<br>
1 = BKP1 pin as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>SYSEEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Edge-detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as edge-detect brake source Disabled.
<br>
1 = System Fail condition as edge-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>BRKP0LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP0 Pin As Level-detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>BRKP1LEN</td><td><div style="word-wrap: break-word;"><b>Enable BKP1 Pin As Level-detect Brake Source (Write Protect)
</b><br>
0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.
<br>
1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[15]</td><td>SYSLEN</td><td><div style="word-wrap: break-word;"><b>Enable System Fail As Level-detect Brake Source (Write Protect)
</b><br>
0 = System Fail condition as level-detect brake source Disabled.
<br>
1 = System Fail condition as level-detect brake source Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>BRKAEVEN</td><td><div style="word-wrap: break-word;"><b>PWM0 Brake Action Select for Even Channel (Write Protect)
</b><br>
00 = PWM0 even channel brake function not affect channel output.
<br>
01 = PWM0 even channel output tri-state when brake happened.
<br>
10 = PWM0 even channel output low level when brake happened.
<br>
11 = PWM0 even channel output high level when brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>BRKAODD</td><td><div style="word-wrap: break-word;"><b>PWM0 Brake Action Select for Odd Channel (Write Protect)
</b><br>
00 = PWM0 odd channel brake function not affect channel output.
<br>
01 = PWM0 odd channel output tri-state when brake happened.
<br>
10 = PWM0 odd channel output low level when brake happened.
<br>
11 = PWM0 odd channel output high level when brake happened.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16855">16855</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae6f46a75a6d281447f0944832bc249e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f46a75a6d281447f0944832bc249e7">&#9670;&nbsp;</a></span>CAPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0204] PWM0 Capture Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPCTL
</font><br><p> <font size="2">
Offset: 0x204  PWM0 Capture Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CAPENn</td><td><div style="word-wrap: break-word;"><b>Capture Function Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.
<br>
1 = Capture function Enabled
<br>
Capture latched the PWM0 counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CAPINVn</td><td><div style="word-wrap: break-word;"><b>Capture Inverter Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Capture source inverter Disabled.
<br>
1 = Capture source inverter Enabled. Reverse the input signal from GPIO.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>RCRLDENn</td><td><div style="word-wrap: break-word;"><b>Rising Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Rising capture reload counter Disabled.
<br>
1 = Rising capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[29:24]</td><td>FCRLDENn</td><td><div style="word-wrap: break-word;"><b>Falling Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Falling capture reload counter Disabled.
<br>
1 = Falling capture reload counter Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16876">16876</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ada79982ad7c3aeffd775a871522dcf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada79982ad7c3aeffd775a871522dcf6b">&#9670;&nbsp;</a></span>CAPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0250] PWM0 Capture Interrupt Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPIEN
</font><br><p> <font size="2">
Offset: 0x250  PWM0 Capture Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CAPRIENn</td><td><div style="word-wrap: break-word;"><b>PWM0 Capture Rising Latch Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Capture rising edge latch interrupt Disabled.
<br>
1 = Capture rising edge latch interrupt Enabled.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CAPFIENn</td><td><div style="word-wrap: break-word;"><b>PWM0 Capture Falling Latch Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Capture falling edge latch interrupt Disabled.
<br>
1 = Capture falling edge latch interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16893">16893</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a64670f0f479029c3b9fc68c27b78b49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64670f0f479029c3b9fc68c27b78b49b">&#9670;&nbsp;</a></span>CAPIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0254] PWM0 Capture Interrupt Flag Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPIF
</font><br><p> <font size="2">
Offset: 0x254  PWM0 Capture Interrupt Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CAPRIFn</td><td><div style="word-wrap: break-word;"><b>PWM0 Capture Rising Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding PWM0 channel n.
<br>
0 = No capture rising latch condition happened.
<br>
1 = Capture rising latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CAPFIFn</td><td><div style="word-wrap: break-word;"><b>PWM0 Capture Falling Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding PWM0 channel n.
<br>
0 = No capture falling latch condition happened.
<br>
1 = Capture falling latch condition happened, this flag will be set to high.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16894">16894</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aaace893922d71126f754f2d24966ade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaace893922d71126f754f2d24966ade1">&#9670;&nbsp;</a></span>CAPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0200] PWM0 Capture Input Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPINEN
</font><br><p> <font size="2">
Offset: 0x200  PWM0 Capture Input Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CAPINENn</td><td><div style="word-wrap: break-word;"><b>Capture Input Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = PWM0 Channel capture input path Disabled
<br>
The input of PWM0 channel capture function is always regarded as 0.
<br>
1 = PWM0 Channel capture input path Enabled
<br>
The input of PWM0 channel capture function comes from correlative multifunction pin.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16875">16875</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a6473ad99a80b36a98b3076d5396e6be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6473ad99a80b36a98b3076d5396e6be3">&#9670;&nbsp;</a></span>CAPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0208] PWM0 Capture Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPSTS
</font><br><p> <font size="2">
Offset: 0x208  PWM0 Capture Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CRIFOVn</td><td><div style="word-wrap: break-word;"><b>Capture Rising Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if rising latch happened when the corresponding CAPRIF is 1
<br>
Each bit n controls the corresponding PWM0 channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPRIF.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CFIFOVn</td><td><div style="word-wrap: break-word;"><b>Capture Falling Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if falling latch happened when the corresponding CAPFIF is 1
<br>
Each bit n controls the corresponding PWM0 channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPFIF.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16877">16877</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a45a66830d3ba82cabd388a5296234b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45a66830d3ba82cabd388a5296234b75">&#9670;&nbsp;</a></span>CLKPSC0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0014] PWM0 Clock Pre-Scale Register 0_1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKPSC0_1
</font><br><p> <font size="2">
Offset: 0x14  PWM0 Clock Pre-Scale Register 0_1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CLKPSC</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Clock Pre-scale
</b><br>
The clock of PWM0 counter is decided by clock prescaler
<br>
Each PWM0 pair share one PWM0 counter clock prescaler
<br>
The clock of PWM0 counter is divided by (CLKPSC+ 1)
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16821">16821</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a924291c7424853566d0143c4f3720bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a924291c7424853566d0143c4f3720bf9">&#9670;&nbsp;</a></span>CLKPSC2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0018] PWM0 Clock Pre-Scale Register 2_3</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKPSC2_3
</font><br><p> <font size="2">
Offset: 0x18  PWM0 Clock Pre-Scale Register 2_3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CLKPSC</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Clock Pre-scale
</b><br>
The clock of PWM0 counter is decided by clock prescaler
<br>
Each PWM0 pair share one PWM0 counter clock prescaler
<br>
The clock of PWM0 counter is divided by (CLKPSC+ 1)
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16822">16822</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a9b2e663c3c0aa2ab901db7c7889a29c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2e663c3c0aa2ab901db7c7889a29c6">&#9670;&nbsp;</a></span>CLKPSC4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x001c] PWM0 Clock Pre-Scale Register 4_5</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKPSC4_5
</font><br><p> <font size="2">
Offset: 0x1C  PWM0 Clock Pre-Scale Register 4_5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CLKPSC</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Clock Pre-scale
</b><br>
The clock of PWM0 counter is decided by clock prescaler
<br>
Each PWM0 pair share one PWM0 counter clock prescaler
<br>
The clock of PWM0 counter is divided by (CLKPSC+ 1)
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16823">16823</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a26d6c901c2d03aebd097f6ddd5027abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d6c901c2d03aebd097f6ddd5027abf">&#9670;&nbsp;</a></span>CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0010] PWM0 Clock Source Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSRC
</font><br><p> <font size="2">
Offset: 0x10  PWM0 Clock Source Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>ECLKSRC0</td><td><div style="word-wrap: break-word;"><b>PWM0_CH01 External Clock Source Select
</b><br>
000 = PWMx_CLK, x denotes 0 or 1.
<br>
001 = TIMER0 overflow.
<br>
010 = TIMER1 overflow.
<br>
011 = TIMER2 overflow.
<br>
100 = TIMER3 overflow.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>ECLKSRC2</td><td><div style="word-wrap: break-word;"><b>PWM0_CH23 External Clock Source Select
</b><br>
000 = PWMx_CLK, x denotes 0 or 1.
<br>
001 = TIMER0 overflow.
<br>
010 = TIMER1 overflow.
<br>
011 = TIMER2 overflow.
<br>
100 = TIMER3 overflow.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>ECLKSRC4</td><td><div style="word-wrap: break-word;"><b>PWM0_CH45 External Clock Source Select
</b><br>
000 = PWMx_CLK, x denotes 0 or 1.
<br>
001 = TIMER0 overflow.
<br>
010 = TIMER1 overflow.
<br>
011 = TIMER2 overflow.
<br>
100 = TIMER3 overflow.
<br>
Others = Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16820">16820</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a8196cda59f2e003823d4f042a2a82b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8196cda59f2e003823d4f042a2a82b62">&#9670;&nbsp;</a></span>CMPBUF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x031c] PWM0 CMPDAT0 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPBUF0
</font><br><p> <font size="2">
Offset: 0x31C  PWM0 CMPDAT0 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Comparator Register Buffer (Read Only)
</b><br>
Used as CMP active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16911">16911</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a2ba978d8268696024a8e4a731621c664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba978d8268696024a8e4a731621c664">&#9670;&nbsp;</a></span>CMPBUF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0320] PWM0 CMPDAT1 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPBUF1
</font><br><p> <font size="2">
Offset: 0x320  PWM0 CMPDAT1 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Comparator Register Buffer (Read Only)
</b><br>
Used as CMP active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16912">16912</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a62827975e9e0eda41c287551b62f926a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62827975e9e0eda41c287551b62f926a">&#9670;&nbsp;</a></span>CMPBUF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0324] PWM0 CMPDAT2 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPBUF2
</font><br><p> <font size="2">
Offset: 0x324  PWM0 CMPDAT2 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Comparator Register Buffer (Read Only)
</b><br>
Used as CMP active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16913">16913</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a57db05b384c629885d04fe2244e693ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57db05b384c629885d04fe2244e693ec">&#9670;&nbsp;</a></span>CMPBUF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0328] PWM0 CMPDAT3 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPBUF3
</font><br><p> <font size="2">
Offset: 0x328  PWM0 CMPDAT3 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Comparator Register Buffer (Read Only)
</b><br>
Used as CMP active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16914">16914</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae6d01eeab484cf7c1e2cbed67c0e19db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d01eeab484cf7c1e2cbed67c0e19db">&#9670;&nbsp;</a></span>CMPBUF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x032c] PWM0 CMPDAT4 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPBUF4
</font><br><p> <font size="2">
Offset: 0x32C  PWM0 CMPDAT4 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Comparator Register Buffer (Read Only)
</b><br>
Used as CMP active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16915">16915</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aa477b001a556263cdc12a379be005016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa477b001a556263cdc12a379be005016">&#9670;&nbsp;</a></span>CMPBUF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0330] PWM0 CMPDAT5 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPBUF5
</font><br><p> <font size="2">
Offset: 0x330  PWM0 CMPDAT5 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Comparator Register Buffer (Read Only)
</b><br>
Used as CMP active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16916">16916</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a864f66b5bd55e4c77eb26681f468939b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864f66b5bd55e4c77eb26681f468939b">&#9670;&nbsp;</a></span>CMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0050] PWM0 Comparator Register 0,1,2,3,4,5</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPDAT
</font><br><p> <font size="2">
Offset: 0x50  PWM0 Comparator Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Comparator Register
</b><br>
CMPDAT use to compare with CNTR to generate PWM0 waveform, interrupt and trigger ADC.
<br>
In independent mode, CMPDAT0~5 denote as 6 independent PWM0_CH0~5 compared point.
<br>
In complementary mode, CMPDAT0, 2, 4 denote as first compared point, and CMPDAT1, 3, 5 denote as second compared point for the corresponding 3 complementary pairs PWM0_CH0 and PWM0_CH1, PWM0_CH2 and PWM0_CH3, PWM0_CH4 and PWM0_CH5.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16833">16833</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a00dc00899d9865b98a341e81f2076a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00dc00899d9865b98a341e81f2076a79">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0090] PWM0 Counter Register 0,2,4</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNT
</font><br><p> <font size="2">
Offset: 0x90  PWM0 Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>PWM0 Data Register (Read Only)
</b><br>
User can monitor CNTR to know the current value in 16-bit period counter.
<br>
</div></td></tr><tr><td>
[16]</td><td>DIRF</td><td><div style="word-wrap: break-word;"><b>PWM0 Direction Indicator Flag (Read Only)
</b><br>
0 = Counter is Down count.
<br>
1 = Counter is UP count.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16843">16843</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a4007af1d755886a77159920ae02faae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4007af1d755886a77159920ae02faae1">&#9670;&nbsp;</a></span>CNTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0024] PWM0 Clear Counter Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNTCLR
</font><br><p> <font size="2">
Offset: 0x24  PWM0 Clear Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTCLR0</td><td><div style="word-wrap: break-word;"><b>Clear PWM0 Counter Control Bit 0
</b><br>
It is automatically cleared by hardware.
<br>
0 = No effect.
<br>
1 = Clear 16-bit PWM0 counter to 0000H.
<br>
</div></td></tr><tr><td>
[2]</td><td>CNTCLR2</td><td><div style="word-wrap: break-word;"><b>Clear PWM0 Counter Control Bit 2
</b><br>
It is automatically cleared by hardware.
<br>
0 = No effect.
<br>
1 = Clear 16-bit PWM0 counter to 0000H.
<br>
</div></td></tr><tr><td>
[4]</td><td>CNTCLR4</td><td><div style="word-wrap: break-word;"><b>Clear PWM0 Counter Control Bit 4
</b><br>
It is automatically cleared by hardware.
<br>
0 = No effect.
<br>
1 = Clear 16-bit PWM0 counter to 0000H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16825">16825</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a0ff9223b5a31e3a1d467e63bfd815a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff9223b5a31e3a1d467e63bfd815a41">&#9670;&nbsp;</a></span>CNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0020] PWM0 Counter Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNTEN
</font><br><p> <font size="2">
Offset: 0x20  PWM0 Counter Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTEN0</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Enable Bit 0
</b><br>
0 = PWM0 Counter0_1 and clock prescaler0 Stop Running.
<br>
1 = PWM0 Counter0_1 and clock prescaler0 Start Running.
<br>
</div></td></tr><tr><td>
[2]</td><td>CNTEN2</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Enable Bit 2
</b><br>
0 = PWM0 Counter2_3 and clock prescaler2 Stop Running.
<br>
1 = PWM0 Counter2_3 and clock prescaler2 Start Running.
<br>
</div></td></tr><tr><td>
[4]</td><td>CNTEN4</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Enable Bit 4
</b><br>
0 = PWM0 Counter4_5 and clock prescaler4 Stop Running.
<br>
1 = PWM0 Counter4_5 and clock prescaler4 Start Running.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16824">16824</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a821a90c5e2b926e73501f62fd147c8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821a90c5e2b926e73501f62fd147c8ee">&#9670;&nbsp;</a></span>CTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] PWM0 Control Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL0
</font><br><p> <font size="2">
Offset: 0x00  PWM0 Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CTRLDn</td><td><div style="word-wrap: break-word;"><b>Center Re-load
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
In up-down counter type, PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the center point of a period
<br>
</div></td></tr><tr><td>
[21:16]</td><td>IMMLDENn</td><td><div style="word-wrap: break-word;"><b>Immediately Load Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.
<br>
Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.
<br>
</div></td></tr><tr><td>
[30]</td><td>DBGHALT</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Counter Halt (Write Protect)
</b><br>
If counter halt is enabled, PWM0 all counters will keep current value until exit ICE debug mode.
<br>
0 = ICE debug mode counter halt Disabled.
<br>
1 = ICE debug mode counter halt Enabled.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[31]</td><td>DBGTRIOFF</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Acknowledge Disable Bit (Write Protect)
</b><br>
0 = ICE debug mode acknowledgement effects PWM0 output.
<br>
PWM0 pin will be forced as tri-state while ICE debug mode acknowledged.
<br>
1 = ICE debug mode acknowledgement disabled.
<br>
PWM0 pin will keep output no matter ICE debug mode acknowledged or not.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16815">16815</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ac8734edcbe0ca925823e087d1873822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8734edcbe0ca925823e087d1873822f">&#9670;&nbsp;</a></span>CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0004] PWM0 Control Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL1
</font><br><p> <font size="2">
Offset: 0x04  PWM0 Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>CNTTYPE0</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Behavior Type 0
</b><br>
Each bit n controls corresponding PWM0 channel n.
<br>
00 = Up counter type (supports in capture mode).
<br>
01 = Down count type (supports in capture mode).
<br>
10 = Up-down counter type.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>CNTTYPE2</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Behavior Type 2
</b><br>
Each bit n controls corresponding PWM0 channel n.
<br>
00 = Up counter type (supports in capture mode).
<br>
01 = Down count type (supports in capture mode).
<br>
10 = Up-down counter type.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>CNTTYPE4</td><td><div style="word-wrap: break-word;"><b>PWM0 Counter Behavior Type 4
</b><br>
Each bit n controls corresponding PWM0 channel n.
<br>
00 = Up counter type (supports in capture mode).
<br>
01 = Down count type (supports in capture mode).
<br>
10 = Up-down counter type.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[26:24]</td><td>PWMMODEn</td><td><div style="word-wrap: break-word;"><b>PWM0 Mode
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = PWM0 independent mode.
<br>
1 = PWM0 complementary mode.
<br>
Note: When operating in group function, these bits must all set to the same mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16816">16816</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a50db6d60a967ced42553c6891afe96c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50db6d60a967ced42553c6891afe96c5">&#9670;&nbsp;</a></span>DTCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0070] PWM0 Dead-Time Control Register 0_1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DTCTL0_1
</font><br><p> <font size="2">
Offset: 0x70  PWM0 Dead-Time Control Register 0_1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>DTCNT</td><td><div style="word-wrap: break-word;"><b>Dead-time Counter (Write Protect)
</b><br>
The dead-time can be calculated from the following formula:
<br>
Dead-time = (DTCNT[11:0]+1) * PWM0_CLK period.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>DTEN</td><td><div style="word-wrap: break-word;"><b>Enable Dead-time Insertion for PWM0 Pair (PWM0_CH0, PWM0_CH1) (PWM0_CH2, PWM0_CH3) (PWM0_CH4, PWM0_CH5) (Write Protect)
</b><br>
Dead-time insertion is only active when this PWM0 pair complementary mode is enabled
<br>
If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.
<br>
0 = Dead-time insertion Disabled on the pin pair.
<br>
1 = Dead-time insertion Enabled on the pin pair.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>DTCKSEL</td><td><div style="word-wrap: break-word;"><b>Dead-time Clock Select (Write Protect)
</b><br>
0 = Dead-time clock source from PWM0_CLKn.
<br>
1 = Dead-time clock source from prescaler output.
<br>
Note: This register is write protected. Refer to REGWRPROT register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16837">16837</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a05c133caa64fc83eb3e27d1d2b64f229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c133caa64fc83eb3e27d1d2b64f229">&#9670;&nbsp;</a></span>DTCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0074] PWM0 Dead-Time Control Register 2_3</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DTCTL2_3
</font><br><p> <font size="2">
Offset: 0x74  PWM0 Dead-Time Control Register 2_3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>DTCNT</td><td><div style="word-wrap: break-word;"><b>Dead-time Counter (Write Protect)
</b><br>
The dead-time can be calculated from the following formula:
<br>
Dead-time = (DTCNT[11:0]+1) * PWM0_CLK period.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>DTEN</td><td><div style="word-wrap: break-word;"><b>Enable Dead-time Insertion for PWM0 Pair (PWM0_CH0, PWM0_CH1) (PWM0_CH2, PWM0_CH3) (PWM0_CH4, PWM0_CH5) (Write Protect)
</b><br>
Dead-time insertion is only active when this PWM0 pair complementary mode is enabled
<br>
If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.
<br>
0 = Dead-time insertion Disabled on the pin pair.
<br>
1 = Dead-time insertion Enabled on the pin pair.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>DTCKSEL</td><td><div style="word-wrap: break-word;"><b>Dead-time Clock Select (Write Protect)
</b><br>
0 = Dead-time clock source from PWM0_CLKn.
<br>
1 = Dead-time clock source from prescaler output.
<br>
Note: This register is write protected. Refer to REGWRPROT register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16838">16838</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aac85500ab02cff9a079daca62dc6badd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac85500ab02cff9a079daca62dc6badd">&#9670;&nbsp;</a></span>DTCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0078] PWM0 Dead-Time Control Register 4_5</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DTCTL4_5
</font><br><p> <font size="2">
Offset: 0x78  PWM0 Dead-Time Control Register 4_5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>DTCNT</td><td><div style="word-wrap: break-word;"><b>Dead-time Counter (Write Protect)
</b><br>
The dead-time can be calculated from the following formula:
<br>
Dead-time = (DTCNT[11:0]+1) * PWM0_CLK period.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>DTEN</td><td><div style="word-wrap: break-word;"><b>Enable Dead-time Insertion for PWM0 Pair (PWM0_CH0, PWM0_CH1) (PWM0_CH2, PWM0_CH3) (PWM0_CH4, PWM0_CH5) (Write Protect)
</b><br>
Dead-time insertion is only active when this PWM0 pair complementary mode is enabled
<br>
If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.
<br>
0 = Dead-time insertion Disabled on the pin pair.
<br>
1 = Dead-time insertion Enabled on the pin pair.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>DTCKSEL</td><td><div style="word-wrap: break-word;"><b>Dead-time Clock Select (Write Protect)
</b><br>
0 = Dead-time clock source from PWM0_CLKn.
<br>
1 = Dead-time clock source from prescaler output.
<br>
Note: This register is write protected. Refer to REGWRPROT register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16839">16839</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aeacef58982226833de1b5e20038e54bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeacef58982226833de1b5e20038e54bd">&#9670;&nbsp;</a></span>FAILBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FAILBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00c4] PWM0 System Fail Brake Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FAILBRK
</font><br><p> <font size="2">
Offset: 0xC4  PWM0 System Fail Brake Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>BODBRKEN</td><td><div style="word-wrap: break-word;"><b>Brown-out Detection Trigger PWM0 Brake Function 0 Enable Bit
</b><br>
0 = Brake Function triggered by BOD Disabled.
<br>
1 = Brake Function triggered by BOD Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>CORBRKEN</td><td><div style="word-wrap: break-word;"><b>Core Lockup Detection Trigger PWM0 Brake Function 0 Enable Bit
</b><br>
0 = Brake Function triggered by Core lockup detection Disabled.
<br>
1 = Brake Function triggered by Core lockup detection Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16852">16852</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a69e6b60f0c2684451ae1093ff679b322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e6b60f0c2684451ae1093ff679b322">&#9670;&nbsp;</a></span>FCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0210] PWM0 Falling Capture Data Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT0
</font><br><p> <font size="2">
Offset: 0x210  PWM0 Falling Capture Data Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16879">16879</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a5a9f54ed67a0de344d2c6e229bb62984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9f54ed67a0de344d2c6e229bb62984">&#9670;&nbsp;</a></span>FCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0218] PWM0 Falling Capture Data Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT1
</font><br><p> <font size="2">
Offset: 0x218  PWM0 Falling Capture Data Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16881">16881</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a0387603298674ba86be0888064011898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0387603298674ba86be0888064011898">&#9670;&nbsp;</a></span>FCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0220] PWM0 Falling Capture Data Register 2</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT2
</font><br><p> <font size="2">
Offset: 0x220  PWM0 Falling Capture Data Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16883">16883</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a2eae9cbc635515200cc6b8a2eeaed96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eae9cbc635515200cc6b8a2eeaed96a">&#9670;&nbsp;</a></span>FCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0228] PWM0 Falling Capture Data Register 3</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT3
</font><br><p> <font size="2">
Offset: 0x228  PWM0 Falling Capture Data Register 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16885">16885</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae47d1b57ef9ab854f70801b38e9e7cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47d1b57ef9ab854f70801b38e9e7cd1">&#9670;&nbsp;</a></span>FCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0230] PWM0 Falling Capture Data Register 4</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT4
</font><br><p> <font size="2">
Offset: 0x230  PWM0 Falling Capture Data Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16887">16887</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a6343a4665735a9e16d8ff6de01efbf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6343a4665735a9e16d8ff6de01efbf7e">&#9670;&nbsp;</a></span>FCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0238] PWM0 Falling Capture Data Register 5</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FCAPDAT5
</font><br><p> <font size="2">
Offset: 0x238  PWM0 Falling Capture Data Register 5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Falling Capture Data Register (Read Only)
</b><br>
When falling capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16889">16889</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a81295b1746685a75014c3e12f4e9b0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81295b1746685a75014c3e12f4e9b0f7">&#9670;&nbsp;</a></span>INTEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00e0] PWM0 Interrupt Enable Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN0
</font><br><p> <font size="2">
Offset: 0xE0  PWM0 Interrupt Enable Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ZIEN0</td><td><div style="word-wrap: break-word;"><b>PWM0 Zero Point Interrupt Enable Bit 0
</b><br>
0 = PWM0 counter0_1 zero point interrupt Disabled.
<br>
1 = PWM0 counter0_1 zero point interrupt Enabled.
<br>
Note: Odd channels will read always 0 at complementary mode.
<br>
</div></td></tr><tr><td>
[2]</td><td>ZIEN2</td><td><div style="word-wrap: break-word;"><b>PWM0 Zero Point Interrupt Enable Bit 2
</b><br>
0 = PWM0 counter2_3 zero point interrupt Disabled.
<br>
1 = PWM0 counter2_3 zero point interrupt Enabled.
<br>
Note: Odd channels will read always 0 at complementary mode.
<br>
</div></td></tr><tr><td>
[4]</td><td>ZIEN4</td><td><div style="word-wrap: break-word;"><b>PWM0 Zero Point Interrupt Enable Bit 4
</b><br>
0 = PWM0 counter4_5 zero point interrupt Disabled.
<br>
1 = PWM0 counter4_5 zero point interrupt Enabled.
<br>
Note: Odd channels will read always 0 at complementary mode.
<br>
</div></td></tr><tr><td>
[8]</td><td>PIEN0</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Point Interrupt Enable Bit 0
</b><br>
0 = PWM0 counter0_1 period point interrupt Disabled.
<br>
1 = PWM0 counter0_1 period point interrupt Enabled.
<br>
Note: When operating in up-down counter type, period point means center point.
<br>
</div></td></tr><tr><td>
[10]</td><td>PIEN2</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Point Interrupt Enable Bit 2
</b><br>
0 = PWM0 counter2_3 period point interrupt Disabled.
<br>
1 = PWM0 counter2_3 period point interrupt Enabled.
<br>
Note: When operating in up-down counter type, period point means center point.
<br>
</div></td></tr><tr><td>
[12]</td><td>PIEN4</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Point Interrupt Enable Bit 4
</b><br>
0 = PWM0 counter4_5 period point interrupt Disabled.
<br>
1 = PWM0 counter4_5 period point interrupt Enabled.
<br>
Note: When operating in up-down counter type, period point means center point.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>CMPUIENn</td><td><div style="word-wrap: break-word;"><b>PWM0 Compare Up Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Compare up count interrupt Disabled.
<br>
1 = Compare up count interrupt Enabled.
<br>
Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.
<br>
</div></td></tr><tr><td>
[29:24]</td><td>CMPDIENn</td><td><div style="word-wrap: break-word;"><b>PWM0 Compare Down Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Compare down count interrupt Disabled.
<br>
1 = Compare down count interrupt Enabled.
<br>
Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16859">16859</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a40d4a93fadbc005cf8c56c8816b4f412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d4a93fadbc005cf8c56c8816b4f412">&#9670;&nbsp;</a></span>INTEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00e4] PWM0 Interrupt Enable Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN1
</font><br><p> <font size="2">
Offset: 0xE4  PWM0 Interrupt Enable Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BRKEIEN0_1</td><td><div style="word-wrap: break-word;"><b>PWM0 Edge-detect Brake Interrupt Enable Bit for Channel0/1 (Write Protect)
</b><br>
0 = Edge-detect Brake interrupt for channel0/1 Disabled.
<br>
1 = Edge-detect Brake interrupt for channel0/1 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>BRKEIEN2_3</td><td><div style="word-wrap: break-word;"><b>PWM0 Edge-detect Brake Interrupt Enable Bit for Channel2/3 (Write Protect)
</b><br>
0 = Edge-detect Brake interrupt for channel2/3 Disabled.
<br>
1 = Edge-detect Brake interrupt for channel2/3 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>BRKEIEN4_5</td><td><div style="word-wrap: break-word;"><b>PWM0 Edge-detect Brake Interrupt Enable Bit for Channel4/5 (Write Protect)
</b><br>
0 = Edge-detect Brake interrupt for channel4/5 Disabled.
<br>
1 = Edge-detect Brake interrupt for channel4/5 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>BRKLIEN0_1</td><td><div style="word-wrap: break-word;"><b>PWM0 Level-detect Brake Interrupt Enable Bit for Channel0/1 (Write Protect)
</b><br>
0 = Level-detect Brake interrupt for channel0/1 Disabled.
<br>
1 = Level-detect Brake interrupt for channel0/1 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[9]</td><td>BRKLIEN2_3</td><td><div style="word-wrap: break-word;"><b>PWM0 Level-detect Brake Interrupt Enable Bit for Channel2/3 (Write Protect)
</b><br>
0 = Level-detect Brake interrupt for channel2/3 Disabled.
<br>
1 = Level-detect Brake interrupt for channel2/3 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10]</td><td>BRKLIEN4_5</td><td><div style="word-wrap: break-word;"><b>PWM0 Level-detect Brake Interrupt Enable Bit for Channel4/5 (Write Protect)
</b><br>
0 = Level-detect Brake interrupt for channel4/5 Disabled.
<br>
1 = Level-detect Brake interrupt for channel4/5 Enabled.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16860">16860</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a41061229cc18a31f1af6b34efcbbf7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41061229cc18a31f1af6b34efcbbf7d2">&#9670;&nbsp;</a></span>INTSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00e8] PWM0 Interrupt Flag Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS0
</font><br><p> <font size="2">
Offset: 0xE8  PWM0 Interrupt Flag Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ZIF0</td><td><div style="word-wrap: break-word;"><b>PWM0 Zero Point Interrupt Flag 0
</b><br>
This bit is set by hardware when PWM0_CH0 counter reaches zero, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[2]</td><td>ZIF2</td><td><div style="word-wrap: break-word;"><b>PWM0 Zero Point Interrupt Flag 2
</b><br>
This bit is set by hardware when PWM0_CH2 counter reaches zero, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[4]</td><td>ZIF4</td><td><div style="word-wrap: break-word;"><b>PWM0 Zero Point Interrupt Flag 4
</b><br>
This bit is set by hardware when PWM0_CH4 counter reaches zero, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[8]</td><td>PIF0</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Point Interrupt Flag 0
</b><br>
This bit is set by hardware when PWM0_CH0 counter reaches PWM0_PERIOD0, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[10]</td><td>PIF2</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Point Interrupt Flag 2
</b><br>
This bit is set by hardware when PWM0_CH2 counter reaches PWM0_PERIOD2, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[12]</td><td>PIF4</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Point Interrupt Flag 4
</b><br>
This bit is set by hardware when PWM0_CH4 counter reaches PWM0_PERIOD4, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>CMPUIFn</td><td><div style="word-wrap: break-word;"><b>PWM0 Compare Up Count Interrupt Flag
</b><br>
Flag is set by hardware when PWM0 counter up count and reaches PWM0_CMPDATn, software can clear this bit by writing 1 to it
<br>
Each bit n controls the corresponding PWM0 channel n.
<br>
Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.
<br>
Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.
<br>
</div></td></tr><tr><td>
[29:24]</td><td>CMPDIFn</td><td><div style="word-wrap: break-word;"><b>PWM0 Compare Down Count Interrupt Flag
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
Flag is set by hardware when PWM0 counter down count and reaches PWM0_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.
<br>
Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16861">16861</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a6fcc3e96ee7b50286d6bb90347ce006d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcc3e96ee7b50286d6bb90347ce006d">&#9670;&nbsp;</a></span>INTSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00ec] PWM0 Interrupt Flag Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS1
</font><br><p> <font size="2">
Offset: 0xEC  PWM0 Interrupt Flag Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BRKEIF0</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel0 Edge-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel0 edge-detect brake event do not happened.
<br>
1 = When PWM0 channel0 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>BRKEIF1</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel1 Edge-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel1 edge-detect brake event do not happened.
<br>
1 = When PWM0 channel1 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>BRKEIF2</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel2 Edge-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel2 edge-detect brake event do not happened.
<br>
1 = When PWM0 channel2 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>BRKEIF3</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel3 Edge-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel3 edge-detect brake event do not happened.
<br>
1 = When PWM0 channel3 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>BRKEIF4</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel4 Edge-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel4 edge-detect brake event do not happened.
<br>
1 = When PWM0 channel4 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>BRKEIF5</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel5 Edge-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel5 edge-detect brake event do not happened.
<br>
1 = When PWM0 channel5 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>BRKLIF0</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel0 Level-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel0 level-detect brake event do not happened.
<br>
1 = When PWM0 channel0 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[9]</td><td>BRKLIF1</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel1 Level-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel1 level-detect brake event do not happened.
<br>
1 = When PWM0 channel1 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10]</td><td>BRKLIF2</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel2 Level-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel2 level-detect brake event do not happened.
<br>
1 = When PWM0 channel2 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[11]</td><td>BRKLIF3</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel3 Level-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel3 level-detect brake event do not happened.
<br>
1 = When PWM0 channel3 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>BRKLIF4</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel4 Level-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel4 level-detect brake event do not happened.
<br>
1 = When PWM0 channel4 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>BRKLIF5</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel5 Level-detect Brake Interrupt Flag (Write Protect)
</b><br>
0 = PWM0 channel5 level-detect brake event do not happened.
<br>
1 = When PWM0 channel5 level-detect brake event happened, this bit is set to 1, writing 1 to clear.
<br>
Note: This bit is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>BRKESTS0</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel0 Edge-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel0 edge-detect brake state is released.
<br>
1 = When PWM0 channel0 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel0 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[17]</td><td>BRKESTS1</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel1 Edge-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel1 edge-detect brake state is released.
<br>
1 = When PWM0 channel1 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel1 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[18]</td><td>BRKESTS2</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel2 Edge-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel2 edge-detect brake state is released.
<br>
1 = When PWM0 channel2 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel2 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[19]</td><td>BRKESTS3</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel3 Edge-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel3 edge-detect brake state is released.
<br>
1 = When PWM0 channel3 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel3 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[20]</td><td>BRKESTS4</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel4 Edge-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel4 edge-detect brake state is released.
<br>
1 = When PWM0 channel4 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel4 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[21]</td><td>BRKESTS5</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel5 Edge-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel5 edge-detect brake state is released.
<br>
1 = When PWM0 channel5 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel5 at brake state, writing 1 to clear.
<br>
</div></td></tr><tr><td>
[24]</td><td>BRKLSTS0</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel0 Level-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel0 level-detect brake state is released.
<br>
1 = When PWM0 channel0 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel0 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware
<br>
When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished
<br>
The PWM0 waveform will start output from next full PWM0 period.
<br>
</div></td></tr><tr><td>
[25]</td><td>BRKLSTS1</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel1 Level-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel1 level-detect brake state is released.
<br>
1 = When PWM0 channel1 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel1 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware
<br>
When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished
<br>
The PWM0 waveform will start output from next full PWM0 period.
<br>
</div></td></tr><tr><td>
[26]</td><td>BRKLSTS2</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel2 Level-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel2 level-detect brake state is released.
<br>
1 = When PWM0 channel2 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel2 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware
<br>
When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished
<br>
The PWM0 waveform will start output from next full PWM0 period.
<br>
</div></td></tr><tr><td>
[27]</td><td>BRKLSTS3</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel3 Level-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel3 level-detect brake state is released.
<br>
1 = When PWM0 channel3 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel3 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware
<br>
When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished
<br>
The PWM0 waveform will start output from next full PWM0 period.
<br>
</div></td></tr><tr><td>
[28]</td><td>BRKLSTS4</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel4 Level-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel4 level-detect brake state is released.
<br>
1 = When PWM0 channel4 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel4 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware
<br>
When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished
<br>
The PWM0 waveform will start output from next full PWM0 period.
<br>
</div></td></tr><tr><td>
[29]</td><td>BRKLSTS5</td><td><div style="word-wrap: break-word;"><b>PWM0 Channel5 Level-detect Brake Status (Read Only)
</b><br>
0 = PWM0 channel5 level-detect brake state is released.
<br>
1 = When PWM0 channel5 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM0 channel5 at brake state.
<br>
Note: This bit is read only and auto cleared by hardware
<br>
When enabled brake source return to high level, PWM0 will release brake state until current PWM0 period finished
<br>
The PWM0 waveform will start output from next full PWM0 period.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16862">16862</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ac8439097ba3a140a30780629ca61cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8439097ba3a140a30780629ca61cda0">&#9670;&nbsp;</a></span>MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00bc] PWM0 Mask Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MSK
</font><br><p> <font size="2">
Offset: 0xBC  PWM0 Mask Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>MSKDATn</td><td><div style="word-wrap: break-word;"><b>PWM0 Mask Data Bits
</b><br>
This data bit control the state of PWM0_CHn output pin, if corresponding mask function is enabled.
<br>
0 = Output logic low to PWM0_CHn.
<br>
1 = Output logic high to PWM0_CHn.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16850">16850</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a5dc91ba325591a97a296d44fc8289c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc91ba325591a97a296d44fc8289c42">&#9670;&nbsp;</a></span>MSKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00b8] PWM0 Mask Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MSKEN
</font><br><p> <font size="2">
Offset: 0xB8  PWM0 Mask Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>MSKENn</td><td><div style="word-wrap: break-word;"><b>PWM0 Mask Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
The PWM0 output signal will be masked when this bit is enabled
<br>
The corresponding PWM0 channel n will output MSKDATn (PWM0_MSK[5:0]) data.
<br>
0 = PWM0 output signal is non-masked.
<br>
1 = PWM0 output signal is masked and output MSKDATn data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16849">16849</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ab8df0aca25a2623475d63067ab0d9b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8df0aca25a2623475d63067ab0d9b46">&#9670;&nbsp;</a></span>PBUF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0304] PWM0 PERIOD0 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PBUF0
</font><br><p> <font size="2">
Offset: 0x304  PWM0 PERIOD0 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Register Buffer (Read Only)
</b><br>
Used as PERIOD active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16899">16899</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae1c3ae3b52951efd21edba7e1b494e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c3ae3b52951efd21edba7e1b494e3d">&#9670;&nbsp;</a></span>PBUF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x030c] PWM0 PERIOD2 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PBUF2
</font><br><p> <font size="2">
Offset: 0x30C  PWM0 PERIOD2 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Register Buffer (Read Only)
</b><br>
Used as PERIOD active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16903">16903</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a130a64ec8edcf3cf8701f27ea1c8a350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130a64ec8edcf3cf8701f27ea1c8a350">&#9670;&nbsp;</a></span>PBUF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0314] PWM0 PERIOD4 Buffer</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PBUF4
</font><br><p> <font size="2">
Offset: 0x314  PWM0 PERIOD4 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PBUF</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Register Buffer (Read Only)
</b><br>
Used as PERIOD active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16907">16907</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a202c954f8791685be52b3e3762c45981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202c954f8791685be52b3e3762c45981">&#9670;&nbsp;</a></span>PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PERIOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0030] PWM0 Period Register 0,2,4</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PERIOD
</font><br><p> <font size="2">
Offset: 0x30  PWM0 Period Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PERIOD</td><td><div style="word-wrap: break-word;"><b>PWM0 Period Register
</b><br>
Up-Count mode: In this mode, PWM0 counter counts from 0 to PERIOD, and restarts from 0.
<br>
Down-Count mode: In this mode, PWM0 counter counts from PERIOD to 0, and restarts from PERIOD.
<br>
PWM0 period time = (PERIOD+1) * PWM0_CLK period.
<br>
Up-Down-Count mode: In this mode, PWM0 counter counts from 0 to PERIOD, then decrements to 0 and repeats again.
<br>
PWM0 period time = 2 * PERIOD * PWM0_CLK period.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16829">16829</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="add72c2f40f9a86a1170a668d49e8d1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add72c2f40f9a86a1170a668d49e8d1de">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00d8] PWM0 Output Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">POEN
</font><br><p> <font size="2">
Offset: 0xD8  PWM0 Output Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>POENn</td><td><div style="word-wrap: break-word;"><b>PWM0 Pin Output Enable Bits
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = PWM0 pin at tri-state.
<br>
1 = PWM0 pin in output mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16857">16857</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a738ef7c37c381cac7b9caa2e7b213cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a738ef7c37c381cac7b9caa2e7b213cbd">&#9670;&nbsp;</a></span>POLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00d4] PWM0 Pin Polar Inverse Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">POLCTL
</font><br><p> <font size="2">
Offset: 0xD4  PWM0 Pin Polar Inverse Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>PINVn</td><td><div style="word-wrap: break-word;"><b>PWM0 PIN Polar Inverse Control
</b><br>
The register controls polarity state of PWM0 output
<br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = PWM0 output polar inverse Disabled.
<br>
1 = PWM0 output polar inverse Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16856">16856</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="afe35889a69ad184c9f23baac4a12c437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe35889a69ad184c9f23baac4a12c437">&#9670;&nbsp;</a></span>RCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x020c] PWM0 Rising Capture Data Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT0
</font><br><p> <font size="2">
Offset: 0x20C  PWM0 Rising Capture Data Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16878">16878</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ab2feccde3d97892891636b2edb7add6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2feccde3d97892891636b2edb7add6f">&#9670;&nbsp;</a></span>RCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0214] PWM0 Rising Capture Data Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT1
</font><br><p> <font size="2">
Offset: 0x214  PWM0 Rising Capture Data Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16880">16880</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a3a99233be49df8c19d560efc67d98cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a99233be49df8c19d560efc67d98cdb">&#9670;&nbsp;</a></span>RCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x021c] PWM0 Rising Capture Data Register 2</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT2
</font><br><p> <font size="2">
Offset: 0x21C  PWM0 Rising Capture Data Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16882">16882</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a3d5d7861fd3fffb3882fc40a531a4d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5d7861fd3fffb3882fc40a531a4d3e">&#9670;&nbsp;</a></span>RCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0224] PWM0 Rising Capture Data Register 3</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT3
</font><br><p> <font size="2">
Offset: 0x224  PWM0 Rising Capture Data Register 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16884">16884</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a71f95572cb243c4a5c68bd52e620376e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f95572cb243c4a5c68bd52e620376e">&#9670;&nbsp;</a></span>RCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x022c] PWM0 Rising Capture Data Register 4</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT4
</font><br><p> <font size="2">
Offset: 0x22C  PWM0 Rising Capture Data Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16886">16886</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a140a33cdb94409cbdbf47a4b63018efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140a33cdb94409cbdbf47a4b63018efd">&#9670;&nbsp;</a></span>RCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0234] PWM0 Rising Capture Data Register 5</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RCAPDAT5
</font><br><p> <font size="2">
Offset: 0x234  PWM0 Rising Capture Data Register 5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RCAPDAT</td><td><div style="word-wrap: break-word;"><b>PWM0 Rising Capture Data Register (Read Only)
</b><br>
When rising capture condition happened, the PWM0 counter value will be saved in this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16888">16888</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a248fedf80f4f0cb4e21940ed3e486b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248fedf80f4f0cb4e21940ed3e486b26">&#9670;&nbsp;</a></span>SELFTEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SELFTEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0300] PWM0 Self-test Mode Enable</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SELFTEST
</font><br><p> <font size="2">
Offset: 0x300  PWM0 Self-test Mode Enable
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16898">16898</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae24a4984d3dce9abc590b7cad5900e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24a4984d3dce9abc590b7cad5900e48">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0120] PWM0 Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x120  PWM0 Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTMAX0</td><td><div style="word-wrap: break-word;"><b>Time-base Counter 0 Equal to 0xFFFF Latched Status
</b><br>
0 = indicates the time-base counter never reached its maximum value 0xFFFF.
<br>
1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[2]</td><td>CNTMAX2</td><td><div style="word-wrap: break-word;"><b>Time-base Counter 2 Equal to 0xFFFF Latched Status
</b><br>
0 = indicates the time-base counter never reached its maximum value 0xFFFF.
<br>
1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[4]</td><td>CNTMAX4</td><td><div style="word-wrap: break-word;"><b>Time-base Counter 4 Equal to 0xFFFF Latched Status
</b><br>
0 = indicates the time-base counter never reached its maximum value 0xFFFF.
<br>
1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>ADCTRGn</td><td><div style="word-wrap: break-word;"><b>ADC Start of Conversion Status
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
0 = Indicates no ADC start of conversion trigger event has occurred.
<br>
1 = Indicates an ADC start of conversion trigger event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16871">16871</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a819451e5352edaf9bc71ef417fc0ece9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819451e5352edaf9bc71ef417fc0ece9">&#9670;&nbsp;</a></span>SWBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SWBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00dc] PWM0 Software Brake Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SWBRK
</font><br><p> <font size="2">
Offset: 0xDC  PWM0 Software Brake Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>BRKETRGn</td><td><div style="word-wrap: break-word;"><b>PWM0 Edge Brake Software Trigger (Write Only) (Write Protect)
</b><br>
Each bit n controls the corresponding PWM0 pair n.
<br>
Write 1 to this bit will trigger Edge brake, and set BRKEIFn to 1 in PWM0_INTSTS1 register.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>BRKLTRGn</td><td><div style="word-wrap: break-word;"><b>PWM0 Level Brake Software Trigger (Write Only) (Write Protect)
</b><br>
Each bit n controls the corresponding PWM0 pair n.
<br>
Write 1 to this bit will trigger level brake, and set BRKLIFn to 1 in PWM0_INTSTS1 register.
<br>
Note: This register is write protected. Refer to SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16858">16858</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a3d456e4072779cc6aa5cceeff6a9ff20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d456e4072779cc6aa5cceeff6a9ff20">&#9670;&nbsp;</a></span>WGCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00b0] PWM0 Waveform Generation Control Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WGCTL0
</font><br><p> <font size="2">
Offset: 0xB0  PWM0 Waveform Generation Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>ZPCTLn</td><td><div style="word-wrap: break-word;"><b>PWM0 Zero Point Control
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
00 = Do nothing.
<br>
01 = PWM0 zero point output Low.
<br>
10 = PWM0 zero point output High.
<br>
11 = PWM0 zero point output Toggle.
<br>
PWM0 can control output level when PWM0 counter count to zero.
<br>
</div></td></tr><tr><td>
[27:16]</td><td>PRDPCTLn</td><td><div style="word-wrap: break-word;"><b>PWM0 Period (Center) Point Control
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
00 = Do nothing.
<br>
01 = PWM0 period (center) point output Low.
<br>
10 = PWM0 period (center) point output High.
<br>
11 = PWM0 period (center) point output Toggle.
<br>
PWM0 can control output level when PWM0 counter count to (PERIODn+1).
<br>
Note: This bit is center point control when PWM0 counter operating in up-down counter type.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16847">16847</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a86ecc2b0af47fd6523fac5bfff8ac7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ecc2b0af47fd6523fac5bfff8ac7d5">&#9670;&nbsp;</a></span>WGCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x00b4] PWM0 Waveform Generation Control Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WGCTL1
</font><br><p> <font size="2">
Offset: 0xB4  PWM0 Waveform Generation Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CMPUCTLn</td><td><div style="word-wrap: break-word;"><b>PWM0 Compare Up Point Control
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
00 = Do nothing.
<br>
01 = PWM0 compare up point output Low.
<br>
10 = PWM0 compare up point output High.
<br>
11 = PWM0 compare up point output Toggle.
<br>
PWM0 can control output level when PWM0 counter up count to CMPDAT.
<br>
Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.
<br>
</div></td></tr><tr><td>
[27:16]</td><td>CMPDCTLn</td><td><div style="word-wrap: break-word;"><b>PWM0 Compare Down Point Control
</b><br>
Each bit n controls the corresponding PWM0 channel n.
<br>
00 = Do nothing.
<br>
01 = PWM0 compare down point output Low.
<br>
10 = PWM0 compare down point output High.
<br>
11 = PWM0 compare down point output Toggle.
<br>
PWM0 can control output level when PWM0 counter down count to CMPDAT.
<br>
Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l16848">16848</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:37 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
