schema: rfnoc_modtool_args
module_name: axi_ram_fifo
version: 1.0
rfnoc_version: 1.0
chdr_width: 64
noc_id: 0xF1F00000

clocks:
  - name: rfnoc_chdr
    freq: "[]"
  - name: rfnoc_ctrl
    freq: "[]"

control:
  sw_iface: nocscript
  fpga_iface: ctrlport
  interface_direction: master_slave
  fifo_depth: 32
  clk_domain: rfnoc_ctrl
  ctrlport:
    byte_mode: True
    timed: False
    has_status: False

# The parameters section lists parameters that get added to the generated
# Verilog for the module instantiation. Any parameter listed here may be set to
# different value in the image builder YAML file.
parameters:
  NUM_PORTS: 2
  MEM_DATA_W: 64
  MEM_ADDR_W: 30
  FIFO_ADDR_BASE: "{30'h02000000, 30'h00000000}"
  FIFO_ADDR_MASK: "{30'h01FFFFFF, 30'h01FFFFFF}"
  MEM_CLK_RATE: "300e6"

data:
  fpga_iface: axis_chdr
  clk_domain: rfnoc_chdr
  mtu: 1024
  inputs:
    port0:
      index: 0
      item_width: 32
      nipc: 2
      context_fifo_depth: 1
      payload_fifo_depth: 1
      format: int32
      mdata_sig: ~
    port1:
      index: 1
      item_width: 32
      nipc: 2
      context_fifo_depth: 1
      payload_fifo_depth: 1
      format: int32
      mdata_sig: ~
  outputs:
    port0:
      index: 0
      item_width: 32
      nipc: 2
      context_fifo_depth: 1
      payload_fifo_depth: 1
      format: int32
      mdata_sig: ~
    port1:
      index: 1
      item_width: 32
      nipc: 2
      context_fifo_depth: 1
      payload_fifo_depth: 1
      format: int32
      mdata_sig: ~

io_ports:
  axi_ram:
    type: axi4_mm_2x64_4g
    drive: slave

registers:

properties:
