Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Mon Oct 31 03:21:24 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.7-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet gnd
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file ../syn_wholedesign/eth_core_netlist.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_leffile ../../../lib/tsmc018/lib/osu018_stdcells.lef
<CMD_INTERNAL> setUIVar rda_Input ui_netlist ../syn_wholedesign/eth_core_netlist.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max ../../../lib/tsmc018/lib/osu018_stdcells.tlf
<CMD_INTERNAL> setUIVar rda_Input ui_topcell eth_core
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig

Loading Lef file ../../../lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon Oct 31 03:24:01 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Mon Oct 31 03:24:01 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn_wholedesign/eth_core_netlist.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 265.832M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=265.8M) ***
Set top cell to eth_core.
Reading max timing library '../../../lib/tsmc018/lib/osu018_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 32 cells in library 'osu018_stdcells' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.1M, fe_cpu=0.51min, fe_mem=265.9M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_core ...
*** Netlist is unique.
** info: there are 39 modules.
** info: there are 21336 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 275.883M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 395 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../syn_wholedesign/eth_core_netlist.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../syn_wholedesign/eth_core_netlist.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=281.1M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.990138223296 0.699982 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> deselectAll
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 300.3M, InitMEM = 300.3M)
Number of Loop : 0
Start delay calculation (mem=300.320M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=305.922M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 305.9M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 226 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=306.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=306.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=306.2M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=21110 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=21602 #term=71278 #term/net=3.30, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=922
stdCell: 21110 single + 0 double + 0 multi
Total standard cell length = 109.8656 (mm), area = 1.0987 (mm^2)
Average module density = 0.803.
Density for the design = 0.803.
       = stdcell_area 137332 (1098656 um^2) / alloc_area 171000 (1368000 um^2).
Pin Density = 0.519.
            = total # of pins 71278 / total Instance area 137332.
Iteration  1: Total net bbox = 1.643e-07 (1.23e-07 4.14e-08)
              Est.  stn bbox = 1.643e-07 (1.23e-07 4.14e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 314.7M
Iteration  2: Total net bbox = 1.643e-07 (1.23e-07 4.14e-08)
              Est.  stn bbox = 1.643e-07 (1.23e-07 4.14e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 314.7M
Iteration  3: Total net bbox = 2.255e+03 (1.25e+03 1.01e+03)
              Est.  stn bbox = 2.255e+03 (1.25e+03 1.01e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 314.9M
Iteration  4: Total net bbox = 7.023e+05 (3.48e+05 3.54e+05)
              Est.  stn bbox = 7.023e+05 (3.48e+05 3.54e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 314.9M
Iteration  5: Total net bbox = 1.050e+06 (5.31e+05 5.19e+05)
              Est.  stn bbox = 1.050e+06 (5.31e+05 5.19e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 314.8M
Iteration  6: Total net bbox = 1.087e+06 (5.53e+05 5.34e+05)
              Est.  stn bbox = 1.087e+06 (5.53e+05 5.34e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 315.6M
Iteration  7: Total net bbox = 1.233e+06 (6.16e+05 6.17e+05)
              Est.  stn bbox = 1.396e+06 (6.99e+05 6.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 313.2M
Iteration  8: Total net bbox = 1.234e+06 (6.16e+05 6.18e+05)
              Est.  stn bbox = 1.398e+06 (7.00e+05 6.98e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 311.5M
Iteration  9: Total net bbox = 1.223e+06 (6.02e+05 6.21e+05)
              Est.  stn bbox = 1.394e+06 (6.89e+05 7.05e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 315.1M
Iteration 10: Total net bbox = 1.243e+06 (6.13e+05 6.30e+05)
              Est.  stn bbox = 1.415e+06 (7.00e+05 7.15e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 313.1M
Iteration 11: Total net bbox = 1.211e+06 (5.91e+05 6.20e+05)
              Est.  stn bbox = 1.386e+06 (6.78e+05 7.08e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 314.7M
Iteration 12: Total net bbox = 1.219e+06 (5.95e+05 6.24e+05)
              Est.  stn bbox = 1.396e+06 (6.82e+05 7.13e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 312.7M
Iteration 13: Total net bbox = 1.234e+06 (5.90e+05 6.43e+05)
              Est.  stn bbox = 1.406e+06 (6.77e+05 7.30e+05)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 315.6M
Iteration 14: Total net bbox = 1.288e+06 (6.32e+05 6.56e+05)
              Est.  stn bbox = 1.462e+06 (7.19e+05 7.43e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 315.6M
*** cost = 1.288e+06 (6.32e+05 6.56e+05) (cpu for global=0:00:33.1) real=0:00:33.0***
Core Placement runtime cpu: 0:00:24.6 real: 0:00:24.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.5, Real Time = 0:00:02.0
move report: preRPlace moves 13741 insts, mean move: 3.30 um, max move: 37.60 um
	max move on inst (tx_core/axi_master/haddr0_d_reg[30]): (983.20, 20.00) --> (965.60, 40.00)
Placement tweakage begins.
wire length = 1.308e+06 = 6.434e+05 H + 6.642e+05 V
wire length = 1.243e+06 = 5.886e+05 H + 6.546e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 9842 insts, mean move: 9.02 um, max move: 80.80 um
	max move on inst (tx_core/tx_crc/crcpkt1/U1822): (820.80, 500.00) --> (901.60, 500.00)
move report: rPlace moves 254 insts, mean move: 9.56 um, max move: 35.20 um
	max move on inst (tx_core/axi_master/U419): (1088.80, 60.00) --> (1104.00, 40.00)
move report: overall moves 16562 insts, mean move: 6.76 um, max move: 81.60 um
	max move on inst (tx_core/tx_crc/crcpkt1/U1822): (820.00, 500.00) --> (901.60, 500.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        81.60 um
  inst (tx_core/tx_crc/crcpkt1/U1822) with max move: (820, 500) -> (901.6, 500)
  mean    (X+Y) =         6.76 um
Total instances flipped for WireLenOpt: 487
Total instances flipped, including legalization: 3164
Total instances moved : 16562
*** cpu=0:00:03.0   mem=320.4M  mem(used)=4.7M***
Total net length = 1.247e+06 (5.902e+05 6.563e+05) (ext = 1.294e+05)
*** End of Placement (cpu=0:00:36.9, real=0:00:37.0, mem=320.4M) ***
default core: bins with density >  0.75 =   71 % ( 120 / 169 )
*** Free Virtual Timing Model ...(mem=317.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:38, real = 0: 0:38, mem = 317.4M **
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Mon Oct 31 03:43:31 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.7-200.fc24.x86_64+debug x86_64 3.52Ghz)

Begin option processing ...
(from .sroute_25411.conf) srouteConnectPowerBump set to false
(from .sroute_25411.conf) routeSelectNet set to "gnd vdd"
(from .sroute_25411.conf) routeSpecial set to true
(from .sroute_25411.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_25411.conf) srouteFollowCorePinEnd set to 3
(from .sroute_25411.conf) srouteFollowPadPin set to true
(from .sroute_25411.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_25411.conf) sroutePadPinAllPorts set to true
(from .sroute_25411.conf) sroutePreserveExistingRoutes set to true
(from .sroute_25411.conf) srouteTopLayerLimit set to 6
(from .sroute_25411.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 517.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 25 used
Read in 21110 components
  21110 core components: 0 unplaced, 21110 placed, 0 fixed
Read in 1112 physical pins
  1112 physical pins: 0 unplaced, 1112 placed, 0 fixed
Read in 203 logical pins
Read in 1247 nets
Read in 2 special nets, 2 routed
Read in 1112 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 252
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 126
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 522.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1112 io pins ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Mon Oct 31 03:43:31 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Mon Oct 31 03:43:31 2016

sroute post-processing starts at Mon Oct 31 03:43:31 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Mon Oct 31 03:43:31 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.07 megs
sroute: Total Peak Memory used = 317.43 megs
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
*** Starting trialRoute (mem=317.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (1302450 1290000)
coreBox:    (20000 20000) (1282450 1270000)
Number of multi-gpin terms=5081, multi-gpins=14473, moved blk term=0/0

Phase 1a route (0:00:00.2 319.6M):
Est net length = 1.472e+06um = 7.158e+05H + 7.560e+05V
Usage: (24.4%H 27.9%V) = (8.130e+05um 1.359e+06um) = (202252 135959)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1b route (0:00:00.1 320.9M):
Usage: (24.3%H 27.9%V) = (8.106e+05um 1.359e+06um) = (201658 135959)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1c route (0:00:00.0 321.0M):
Usage: (24.3%H 27.9%V) = (8.084e+05um 1.358e+06um) = (201113 135814)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 321.0M):
Usage: (24.3%H 27.9%V) = (8.084e+05um 1.358e+06um) = (201113 135814)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 321.7M):
Usage: (24.3%H 27.9%V) = (8.084e+05um 1.358e+06um) = (201112 135815)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 321.7M):
Usage: (24.3%H 27.9%V) = (8.084e+05um 1.358e+06um) = (201112 135815)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	7	 0.02%
  1:	0	 0.00%	63	 0.15%
  2:	1	 0.00%	212	 0.51%
  3:	4	 0.01%	622	 1.50%
  4:	22	 0.05%	1885	 4.55%
  5:	77	 0.19%	2743	 6.62%
  6:	152	 0.37%	3727	 9.00%
  7:	329	 0.79%	4848	11.71%
  8:	566	 1.37%	7541	18.21%
  9:	975	 2.35%	6316	15.25%
 10:	1501	 3.62%	4275	10.32%
 11:	2120	 5.12%	3414	 8.24%
 12:	2742	 6.62%	2286	 5.52%
 13:	3539	 8.55%	2297	 5.55%
 14:	4175	10.08%	1029	 2.48%
 15:	4640	11.21%	133	 0.32%
 16:	5069	12.24%	8	 0.02%
 17:	4895	11.82%	0	 0.00%
 18:	4965	11.99%	1	 0.00%
 19:	2938	 7.10%	0	 0.00%
 20:	2699	 6.52%	2	 0.00%


Global route (cpu=0.4s real=1.0s 320.4M)
Phase 1l route (0:00:00.4 322.7M):


*** After '-updateRemainTrks' operation: 

Usage: (25.6%H 29.9%V) = (8.530e+05um 1.455e+06um) = (212193 145504)
Overflow: 6 = 0 (0.00% H) + 6 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.01%
--------------------------------------
  0:	0	 0.00%	45	 0.11%
  1:	1	 0.00%	166	 0.40%
  2:	3	 0.01%	555	 1.34%
  3:	21	 0.05%	1189	 2.87%
  4:	49	 0.12%	2180	 5.26%
  5:	134	 0.32%	3014	 7.28%
  6:	226	 0.55%	3744	 9.04%
  7:	445	 1.07%	4529	10.94%
  8:	744	 1.80%	7005	16.92%
  9:	1166	 2.82%	6037	14.58%
 10:	1723	 4.16%	4067	 9.82%
 11:	2316	 5.59%	3291	 7.95%
 12:	2916	 7.04%	2255	 5.45%
 13:	3638	 8.79%	2256	 5.45%
 14:	4103	 9.91%	924	 2.23%
 15:	4546	10.98%	135	 0.33%
 16:	4820	11.64%	8	 0.02%
 17:	4623	11.16%	0	 0.00%
 18:	4639	11.20%	1	 0.00%
 19:	2768	 6.68%	0	 0.00%
 20:	2528	 6.10%	2	 0.00%



*** Completed Phase 1 route (0:00:00.9 322.1M) ***


Total length: 1.541e+06um, number of vias: 154298
M1(H) length: 0.000e+00um, number of vias: 70356
M2(V) length: 3.092e+05um, number of vias: 59235
M3(H) length: 5.491e+05um, number of vias: 20983
M4(V) length: 4.691e+05um, number of vias: 3049
M5(H) length: 1.662e+05um, number of vias: 675
M6(V) length: 4.786e+04um
*** Completed Phase 2 route (0:00:00.6 332.1M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=332.1M) ***
Peak Memory Usage was 326.7M 
*** Finished trialRoute (cpu=0:00:01.6 mem=332.1M) ***

Extraction called for design 'eth_core' of instances=21110 and nets=24064 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 332.082M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.975  | -4.962  | -4.975  | -3.885  | -1.318  |   N/A   |
|           TNS (ns):| -4752.1 | -4492.4 | -4072.6 |-181.772 | -47.367 |   N/A   |
|    Violating Paths:|  2562   |  2367   |  2072   |   164   |   132   |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     42 (42)      |   -0.981   |     42 (42)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.960%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.99 sec
Total Real time: 4.0 sec
Total Memory Usage: 345.128906 Mbytes
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=338.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (1302450 1290000)
coreBox:    (20000 20000) (1282450 1270000)
Number of multi-gpin terms=5081, multi-gpins=14473, moved blk term=0/0

Phase 1a route (0:00:00.2 338.6M):
Est net length = 1.472e+06um = 7.158e+05H + 7.560e+05V
Usage: (24.4%H 27.9%V) = (8.130e+05um 1.359e+06um) = (202252 135959)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1b route (0:00:00.1 338.6M):
Usage: (24.3%H 27.9%V) = (8.106e+05um 1.359e+06um) = (201658 135959)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1c route (0:00:00.1 338.6M):
Usage: (24.3%H 27.9%V) = (8.084e+05um 1.358e+06um) = (201113 135814)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 338.6M):
Usage: (24.3%H 27.9%V) = (8.084e+05um 1.358e+06um) = (201113 135814)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 338.6M):
Usage: (24.3%H 27.9%V) = (8.084e+05um 1.358e+06um) = (201112 135815)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 338.6M):
Usage: (24.3%H 27.9%V) = (8.084e+05um 1.358e+06um) = (201112 135815)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	7	 0.02%
  1:	0	 0.00%	63	 0.15%
  2:	1	 0.00%	212	 0.51%
  3:	4	 0.01%	622	 1.50%
  4:	22	 0.05%	1885	 4.55%
  5:	77	 0.19%	2743	 6.62%
  6:	152	 0.37%	3727	 9.00%
  7:	329	 0.79%	4848	11.71%
  8:	566	 1.37%	7541	18.21%
  9:	975	 2.35%	6316	15.25%
 10:	1501	 3.62%	4275	10.32%
 11:	2120	 5.12%	3414	 8.24%
 12:	2742	 6.62%	2286	 5.52%
 13:	3539	 8.55%	2297	 5.55%
 14:	4175	10.08%	1029	 2.48%
 15:	4640	11.21%	133	 0.32%
 16:	5069	12.24%	8	 0.02%
 17:	4895	11.82%	0	 0.00%
 18:	4965	11.99%	1	 0.00%
 19:	2938	 7.10%	0	 0.00%
 20:	2699	 6.52%	2	 0.00%


Global route (cpu=0.4s real=0.0s 338.6M)
Phase 1l route (0:00:00.4 338.6M):


*** After '-updateRemainTrks' operation: 

Usage: (25.6%H 29.9%V) = (8.530e+05um 1.455e+06um) = (212193 145504)
Overflow: 6 = 0 (0.00% H) + 6 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.01%
--------------------------------------
  0:	0	 0.00%	45	 0.11%
  1:	1	 0.00%	166	 0.40%
  2:	3	 0.01%	555	 1.34%
  3:	21	 0.05%	1189	 2.87%
  4:	49	 0.12%	2180	 5.26%
  5:	134	 0.32%	3014	 7.28%
  6:	226	 0.55%	3744	 9.04%
  7:	445	 1.07%	4529	10.94%
  8:	744	 1.80%	7005	16.92%
  9:	1166	 2.82%	6037	14.58%
 10:	1723	 4.16%	4067	 9.82%
 11:	2316	 5.59%	3291	 7.95%
 12:	2916	 7.04%	2255	 5.45%
 13:	3638	 8.79%	2256	 5.45%
 14:	4103	 9.91%	924	 2.23%
 15:	4546	10.98%	135	 0.33%
 16:	4820	11.64%	8	 0.02%
 17:	4623	11.16%	0	 0.00%
 18:	4639	11.20%	1	 0.00%
 19:	2768	 6.68%	0	 0.00%
 20:	2528	 6.10%	2	 0.00%



*** Completed Phase 1 route (0:00:00.9 338.6M) ***


Total length: 1.541e+06um, number of vias: 154298
M1(H) length: 0.000e+00um, number of vias: 70356
M2(V) length: 3.092e+05um, number of vias: 59235
M3(H) length: 5.491e+05um, number of vias: 20983
M4(V) length: 4.691e+05um, number of vias: 3049
M5(H) length: 1.662e+05um, number of vias: 675
M6(V) length: 4.786e+04um
*** Completed Phase 2 route (0:00:00.6 338.6M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=338.6M) ***
Peak Memory Usage was 342.6M 
*** Finished trialRoute (cpu=0:00:01.7 mem=338.6M) ***

Extraction called for design 'eth_core' of instances=21110 and nets=24064 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.613M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.039  | -0.039  |  0.431  |  0.280  |  0.650  |   N/A   |
|           TNS (ns):| -4.658  | -4.658  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|   176   |   176   |    0    |    0    |    0    |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 79.960%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.86 sec
Total Real time: 4.0 sec
Total Memory Usage: 339.082031 Mbytes
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=352.6M) ***
*** End createClockTreeSpec (cpu=0:00:00.3, real=0:00:01.0, mem=352.6M) ***
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=352.6M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=352.6M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=352.6M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (2771) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=352.6M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 352.605M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=352.6M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 352.605M)

Start to trace clock trees ...
*** Begin Tracer (mem=352.6M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=352.6M) ***
***** Allocate Obstruction Memory  Finished (MEM: 352.605M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          32.250000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 124.8(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 2771
Nr.          Rising  Sync Pins  : 2771
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (2771-leaf) (mem=352.6M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=87[1155,1243*] trVio=B10(43)ps N2771 B227 G1 A227(227.0) L[6,6] score=152916 cpu=0:00:09.0 mem=353M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:09.3, real=0:00:09.0, mem=352.6M)



**** CK_START: Update Database (mem=352.6M)
227 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=352.6M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.5, Real Time = 0:00:02.0
move report: preRPlace moves 4468 insts, mean move: 2.22 um, max move: 30.00 um
	max move on inst (U2884): (1192.80, 940.00) --> (1172.80, 950.00)
move report: rPlace moves 10 insts, mean move: 6.44 um, max move: 13.60 um
	max move on inst (tx_core/axi_master/U893): (1090.40, 80.00) --> (1104.00, 80.00)
move report: overall moves 4465 insts, mean move: 2.23 um, max move: 30.00 um
	max move on inst (U2884): (1192.80, 940.00) --> (1172.80, 950.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        30.00 um
  inst (U2884) with max move: (1192.8, 940) -> (1172.8, 950)
  mean    (X+Y) =         2.23 um
Total instances flipped for legalization: 1
Total instances moved : 4465
*** cpu=0:00:01.5   mem=344.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.5  MEM: 344.086M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2771
Nr. of Buffer                  : 227
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/axi_master/haddr2_d_reg[2]/CLK 1240.8(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK 1156.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1156.7~1240.8(ps)      0~10(ps)            
Fall Phase Delay               : 1171.2~1256(ps)        0~10(ps)            
Trig. Edge Skew                : 84.1(ps)               124.8(ps)           
Rise Skew                      : 84.1(ps)               
Fall Skew                      : 84.8(ps)               
Max. Rise Buffer Tran.         : 211.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 178.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 171.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 143.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 88.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 75.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 135.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 114.1(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Mon Oct 31 03:49:12 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 344.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin r_dch.RDATA[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Mon Oct 31 03:49:12 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Oct 31 03:49:13 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       17688      83.02%
#  Metal 2        V       17688       6.74%
#  Metal 3        H       17688       0.00%
#  Metal 4        V       17688       0.00%
#  Metal 5        H       17688       0.00%
#  Metal 6        V       17688       0.00%
#  ------------------------------------------
#  Total                 106128      14.96%
#
#  228 nets (0.94%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 360.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 362.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 362.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 362.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     17(0.10%)   (0.10%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     17(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 74003 um.
#Total half perimeter of net bounding box = 48212 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 107 um.
#Total wire length on LAYER metal3 = 41720 um.
#Total wire length on LAYER metal4 = 32175 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 8225
#Up-Via Summary (total 8225):
#           
#-----------------------
#  Metal 1         2994
#  Metal 2         2984
#  Metal 3         2247
#-----------------------
#                  8225 
#
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.00 (Mb)
#Total memory = 362.00 (Mb)
#Peak memory = 391.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.8% of the total area was rechecked for DRC, and 95.9% required routing.
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 365.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 73211 um.
#Total half perimeter of net bounding box = 48212 um.
#Total wire length on LAYER metal1 = 53 um.
#Total wire length on LAYER metal2 = 842 um.
#Total wire length on LAYER metal3 = 33773 um.
#Total wire length on LAYER metal4 = 38544 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 10154
#Up-Via Summary (total 10154):
#           
#-----------------------
#  Metal 1         3260
#  Metal 2         3162
#  Metal 3         3732
#-----------------------
#                 10154 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 362.00 (Mb)
#Peak memory = 391.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 18.00 (Mb)
#Total memory = 362.00 (Mb)
#Peak memory = 391.00 (Mb)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct 31 03:49:19 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2771
Nr. of Buffer                  : 227
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK 1260.5(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK 1176.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1176.1~1260.5(ps)      0~10(ps)            
Fall Phase Delay               : 1190.4~1275.7(ps)      0~10(ps)            
Trig. Edge Skew                : 84.4(ps)               124.8(ps)           
Rise Skew                      : 84.4(ps)               
Fall Skew                      : 85.3(ps)               
Max. Rise Buffer Tran.         : 215.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 181.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 175.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 146.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 89.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 76.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 136.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 114.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=362.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=362.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2771
Nr. of Buffer                  : 227
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK 1260.5(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK 1176.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1176.1~1260.5(ps)      0~10(ps)            
Fall Phase Delay               : 1190.4~1275.7(ps)      0~10(ps)            
Trig. Edge Skew                : 84.4(ps)               124.8(ps)           
Rise Skew                      : 84.4(ps)               
Fall Skew                      : 85.3(ps)               
Max. Rise Buffer Tran.         : 215.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 181.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 175.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 146.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 89.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 76.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 136.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 114.5(ps)              0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide eth_core.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:18.8, real=0:00:19.0, mem=362.4M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=362.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 228
There are 228 nets with 1 extra space.
routingBox: (0 0) (1302450 1290000)
coreBox:    (20000 20000) (1282450 1270000)
There are 228 prerouted nets with extraSpace.
Number of multi-gpin terms=4851, multi-gpins=13918, moved blk term=0/0

Phase 1a route (0:00:00.1 362.4M):
Est net length = 1.431e+06um = 6.991e+05H + 7.321e+05V
Usage: (27.7%H 31.2%V) = (9.203e+05um 1.520e+06um) = (229042 152012)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 9 = 0 (0.00% H) + 9 (0.02% V)

Phase 1b route (0:00:00.1 362.4M):
Usage: (27.6%H 31.2%V) = (9.176e+05um 1.520e+06um) = (228366 152012)
Overflow: 7 = 0 (0.00% H) + 7 (0.02% V)

Phase 1c route (0:00:00.1 362.4M):
Usage: (27.5%H 31.2%V) = (9.162e+05um 1.520e+06um) = (228008 151980)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1d route (0:00:00.1 362.4M):
Usage: (27.5%H 31.2%V) = (9.162e+05um 1.520e+06um) = (228008 151980)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1e route (0:00:00.0 362.4M):
Usage: (27.5%H 31.2%V) = (9.162e+05um 1.520e+06um) = (228014 151984)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1f route (0:00:00.0 362.4M):
Usage: (27.5%H 31.2%V) = (9.162e+05um 1.520e+06um) = (228018 151985)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	1	 0.00%	30	 0.07%
  1:	0	 0.00%	146	 0.35%
  2:	8	 0.02%	420	 1.01%
  3:	18	 0.04%	1101	 2.66%
  4:	72	 0.17%	2679	 6.47%
  5:	129	 0.31%	3604	 8.70%
  6:	276	 0.67%	4143	10.01%
  7:	469	 1.13%	4718	11.39%
  8:	851	 2.06%	6893	16.65%
  9:	1299	 3.14%	5586	13.49%
 10:	2129	 5.14%	3935	 9.50%
 11:	2722	 6.57%	2912	 7.03%
 12:	3471	 8.38%	2015	 4.87%
 13:	4060	 9.80%	2125	 5.13%
 14:	4589	11.08%	957	 2.31%
 15:	4622	11.16%	133	 0.32%
 16:	4352	10.51%	8	 0.02%
 17:	3972	 9.59%	0	 0.00%
 18:	3550	 8.57%	1	 0.00%
 19:	2231	 5.39%	0	 0.00%
 20:	2588	 6.25%	2	 0.00%


Global route (cpu=0.4s real=0.0s 362.4M)
Phase 1l route (0:00:00.4 362.4M):
There are 228 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (28.7%H 33.0%V) = (9.568e+05um 1.605e+06um) = (238098 160502)
Overflow: 11 = 0 (0.00% H) + 11 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	11	 0.03%
--------------------------------------
  0:	2	 0.00%	87	 0.21%
  1:	2	 0.00%	297	 0.72%
  2:	19	 0.05%	777	 1.88%
  3:	48	 0.12%	1659	 4.01%
  4:	96	 0.23%	2908	 7.02%
  5:	188	 0.45%	3687	 8.90%
  6:	342	 0.83%	4025	 9.72%
  7:	609	 1.47%	4369	10.55%
  8:	1058	 2.56%	6443	15.56%
  9:	1534	 3.70%	5406	13.06%
 10:	2311	 5.58%	3768	 9.10%
 11:	2822	 6.81%	2849	 6.88%
 12:	3612	 8.72%	2019	 4.88%
 13:	4048	 9.78%	2109	 5.09%
 14:	4438	10.72%	850	 2.05%
 15:	4478	10.81%	134	 0.32%
 16:	4171	10.07%	8	 0.02%
 17:	3712	 8.96%	0	 0.00%
 18:	3326	 8.03%	1	 0.00%
 19:	2146	 5.18%	0	 0.00%
 20:	2447	 5.91%	2	 0.00%



*** Completed Phase 1 route (0:00:00.9 362.4M) ***


Total length: 1.583e+06um, number of vias: 157369
M1(H) length: 5.280e+01um, number of vias: 70845
M2(V) length: 3.146e+05um, number of vias: 60199
M3(H) length: 5.723e+05um, number of vias: 22699
M4(V) length: 4.870e+05um, number of vias: 2965
M5(H) length: 1.607e+05um, number of vias: 661
M6(V) length: 4.892e+04um
*** Completed Phase 2 route (0:00:00.6 362.4M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=362.4M) ***
Peak Memory Usage was 362.4M 
*** Finished trialRoute (cpu=0:00:01.7 mem=362.4M) ***

Extraction called for design 'eth_core' of instances=21337 and nets=24291 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 362.371M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.214  | -5.056  | -3.855  | -5.214  | -1.335  |   N/A   |
|           TNS (ns):| -5057.3 | -4648.4 | -2043.4 |-408.924 | -48.115 |   N/A   |
|    Violating Paths:|  2565   |  2367   |  1554   |   198   |   132   |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     42 (42)      |   -0.984   |     42 (42)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.150%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 4.11 sec
Total Real time: 5.0 sec
Total Memory Usage: 368.699219 Mbytes
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=368.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 228
There are 228 nets with 1 extra space.
routingBox: (0 0) (1302450 1290000)
coreBox:    (20000 20000) (1282450 1270000)
There are 228 prerouted nets with extraSpace.
Number of multi-gpin terms=4851, multi-gpins=13918, moved blk term=0/0

Phase 1a route (0:00:00.1 372.3M):
Est net length = 1.431e+06um = 6.991e+05H + 7.321e+05V
Usage: (27.7%H 31.2%V) = (9.203e+05um 1.520e+06um) = (229042 152012)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 9 = 0 (0.00% H) + 9 (0.02% V)

Phase 1b route (0:00:00.1 373.6M):
Usage: (27.6%H 31.2%V) = (9.176e+05um 1.520e+06um) = (228366 152012)
Overflow: 7 = 0 (0.00% H) + 7 (0.02% V)

Phase 1c route (0:00:00.1 373.7M):
Usage: (27.5%H 31.2%V) = (9.162e+05um 1.520e+06um) = (228008 151980)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1d route (0:00:00.1 373.7M):
Usage: (27.5%H 31.2%V) = (9.162e+05um 1.520e+06um) = (228008 151980)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1e route (0:00:00.1 374.4M):
Usage: (27.5%H 31.2%V) = (9.162e+05um 1.520e+06um) = (228014 151984)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1f route (0:00:00.0 374.4M):
Usage: (27.5%H 31.2%V) = (9.162e+05um 1.520e+06um) = (228018 151985)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	1	 0.00%	30	 0.07%
  1:	0	 0.00%	146	 0.35%
  2:	8	 0.02%	420	 1.01%
  3:	18	 0.04%	1101	 2.66%
  4:	72	 0.17%	2679	 6.47%
  5:	129	 0.31%	3604	 8.70%
  6:	276	 0.67%	4143	10.01%
  7:	469	 1.13%	4718	11.39%
  8:	851	 2.06%	6893	16.65%
  9:	1299	 3.14%	5586	13.49%
 10:	2129	 5.14%	3935	 9.50%
 11:	2722	 6.57%	2912	 7.03%
 12:	3471	 8.38%	2015	 4.87%
 13:	4060	 9.80%	2125	 5.13%
 14:	4589	11.08%	957	 2.31%
 15:	4622	11.16%	133	 0.32%
 16:	4352	10.51%	8	 0.02%
 17:	3972	 9.59%	0	 0.00%
 18:	3550	 8.57%	1	 0.00%
 19:	2231	 5.39%	0	 0.00%
 20:	2588	 6.25%	2	 0.00%


Global route (cpu=0.5s real=1.0s 373.1M)
Phase 1l route (0:00:00.5 372.0M):
There are 228 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (28.7%H 33.0%V) = (9.568e+05um 1.605e+06um) = (238098 160502)
Overflow: 11 = 0 (0.00% H) + 11 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	11	 0.03%
--------------------------------------
  0:	2	 0.00%	87	 0.21%
  1:	2	 0.00%	297	 0.72%
  2:	19	 0.05%	777	 1.88%
  3:	48	 0.12%	1659	 4.01%
  4:	96	 0.23%	2908	 7.02%
  5:	188	 0.45%	3687	 8.90%
  6:	342	 0.83%	4025	 9.72%
  7:	609	 1.47%	4369	10.55%
  8:	1058	 2.56%	6443	15.56%
  9:	1534	 3.70%	5406	13.06%
 10:	2311	 5.58%	3768	 9.10%
 11:	2822	 6.81%	2849	 6.88%
 12:	3612	 8.72%	2019	 4.88%
 13:	4048	 9.78%	2109	 5.09%
 14:	4438	10.72%	850	 2.05%
 15:	4478	10.81%	134	 0.32%
 16:	4171	10.07%	8	 0.02%
 17:	3712	 8.96%	0	 0.00%
 18:	3326	 8.03%	1	 0.00%
 19:	2146	 5.18%	0	 0.00%
 20:	2447	 5.91%	2	 0.00%



*** Completed Phase 1 route (0:00:01.1 369.2M) ***


Total length: 1.583e+06um, number of vias: 157369
M1(H) length: 5.280e+01um, number of vias: 70845
M2(V) length: 3.146e+05um, number of vias: 60199
M3(H) length: 5.723e+05um, number of vias: 22699
M4(V) length: 4.870e+05um, number of vias: 2965
M5(H) length: 1.607e+05um, number of vias: 661
M6(V) length: 4.892e+04um
*** Completed Phase 2 route (0:00:00.7 368.7M) ***

*** Finished all Phases (cpu=0:00:01.9 mem=368.7M) ***
Peak Memory Usage was 377.1M 
*** Finished trialRoute (cpu=0:00:02.0 mem=368.7M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=362.9M, init mem=362.9M)
*info: Placed = 18339
*info: Unplaced = 0
Placement Density:81.15%(1115000/1374000)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=362.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (228) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=362.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Oct 31 03:50:50 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin r_dch.RDATA[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Oct 31 03:50:51 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Oct 31 03:50:51 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       17688      83.02%
#  Metal 2        V       17688       6.74%
#  Metal 3        H       17688       0.00%
#  Metal 4        V       17688       0.00%
#  Metal 5        H       17688       0.00%
#  Metal 6        V       17688       0.00%
#  ------------------------------------------
#  Total                 106128      14.96%
#
#  228 nets (0.94%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 378.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 396.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 397.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 397.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 398.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1083(6.56%)    162(0.98%)     28(0.17%)      3(0.02%)   (7.73%)
#   Metal 3     56(0.32%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.32%)
#   Metal 4      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 5      2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 6      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  --------------------------------------------------------------------------
#     Total   1143(1.19%)    162(0.17%)     28(0.03%)      3(0.00%)   (1.40%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1600497 um.
#Total half perimeter of net bounding box = 1420772 um.
#Total wire length on LAYER metal1 = 150 um.
#Total wire length on LAYER metal2 = 259507 um.
#Total wire length on LAYER metal3 = 476655 um.
#Total wire length on LAYER metal4 = 443611 um.
#Total wire length on LAYER metal5 = 308407 um.
#Total wire length on LAYER metal6 = 112166 um.
#Total number of vias = 126770
#Up-Via Summary (total 126770):
#           
#-----------------------
#  Metal 1        53481
#  Metal 2        44620
#  Metal 3        19610
#  Metal 4         6910
#  Metal 5         2149
#-----------------------
#                126770 
#
#Max overcon = 7 tracks.
#Total overcon = 1.40%.
#Worst layer Gcell overcon rate = 0.32%.
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 5.00 (Mb)
#Total memory = 378.00 (Mb)
#Peak memory = 408.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 72
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 385.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 385.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1592564 um.
#Total half perimeter of net bounding box = 1420772 um.
#Total wire length on LAYER metal1 = 43779 um.
#Total wire length on LAYER metal2 = 305946 um.
#Total wire length on LAYER metal3 = 451665 um.
#Total wire length on LAYER metal4 = 395772 um.
#Total wire length on LAYER metal5 = 283946 um.
#Total wire length on LAYER metal6 = 111455 um.
#Total number of vias = 167557
#Up-Via Summary (total 167557):
#           
#-----------------------
#  Metal 1        68703
#  Metal 2        65218
#  Metal 3        24137
#  Metal 4         7411
#  Metal 5         2088
#-----------------------
#                167557 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 0.00 (Mb)
#Total memory = 378.00 (Mb)
#Peak memory = 419.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 378.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 12
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 378.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 12
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 378.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 378.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:22
#Elapsed time = 00:00:25
#Increased memory = 0.00 (Mb)
#Total memory = 378.00 (Mb)
#Peak memory = 419.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1592610 um.
#Total half perimeter of net bounding box = 1420772 um.
#Total wire length on LAYER metal1 = 43768 um.
#Total wire length on LAYER metal2 = 306609 um.
#Total wire length on LAYER metal3 = 451751 um.
#Total wire length on LAYER metal4 = 395277 um.
#Total wire length on LAYER metal5 = 283914 um.
#Total wire length on LAYER metal6 = 111290 um.
#Total number of vias = 167567
#Up-Via Summary (total 167567):
#           
#-----------------------
#  Metal 1        68700
#  Metal 2        65260
#  Metal 3        24115
#  Metal 4         7406
#  Metal 5         2086
#-----------------------
#                167567 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 7
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:57
#Elapsed time = 00:01:00
#Increased memory = 0.00 (Mb)
#Total memory = 378.00 (Mb)
#Peak memory = 419.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:07
#Elapsed time = 00:01:09
#Increased memory = 15.00 (Mb)
#Total memory = 377.00 (Mb)
#Peak memory = 419.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 55
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct 31 03:52:00 2016
#
<CMD> selectObject IO_Pin r_ach.ARREADY
<CMD> deselectAll
<CMD> selectObject IO_Pin r_ach.ARREADY
<CMD> deselectAll
<CMD> selectObject IO_Pin {memif_crcf2.f0_waddr[0]}
<CMD> deselectAll
<CMD> selectObject IO_Pin {memif_crcf2.f0_waddr[0]}
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Oct 31 03:54:21 2016

Design Name: eth_core
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1302.4500, 1290.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 03:54:21 **** Processed 5000 nets (Total 24291)
**** 03:54:21 **** Processed 10000 nets (Total 24291)
**** 03:54:21 **** Processed 15000 nets (Total 24291)
**** 03:54:21 **** Processed 20000 nets (Total 24291)

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Oct 31 03:54:21 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

<CMD> getIoFlowFlag
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_postRoute -outDir timingReports
Extraction called for design 'eth_core' of instances=21337 and nets=24291 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_rNCmdc_25411.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 379.3M)
Creating parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.1  MEM= 379.3M)
Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 379.3M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 379.3M)
Extracted 40.0014% (CPU Time= 0:00:00.3  MEM= 379.3M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 379.3M)
Extracted 60.0014% (CPU Time= 0:00:00.4  MEM= 379.3M)
Extracted 70.0011% (CPU Time= 0:00:00.5  MEM= 379.3M)
Extracted 80.0014% (CPU Time= 0:00:00.6  MEM= 379.3M)
Extracted 90.0011% (CPU Time= 0:00:00.7  MEM= 379.3M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 379.3M)
Nr. Extracted Resistors     : 310861
Nr. Extracted Ground Cap.   : 332676
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 379.277M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.644  | -5.591  | -4.364  | -5.644  | -1.569  |   N/A   |
|           TNS (ns):| -5826.4 | -5377.6 | -2552.8 |-448.810 | -66.639 |   N/A   |
|    Violating Paths:|  2616   |  2418   |  1600   |   198   |   138   |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -1.085   |     48 (48)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.150%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.33 sec
Total Real time: 3.0 sec
Total Memory Usage: 385.078125 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_core' of instances=21337 and nets=24291 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_rNCmdc_25411.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 383.8M)
Creating parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.1  MEM= 383.8M)
Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 383.8M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 383.8M)
Extracted 40.0014% (CPU Time= 0:00:00.4  MEM= 383.8M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 383.8M)
Extracted 60.0014% (CPU Time= 0:00:00.5  MEM= 383.8M)
Extracted 70.0011% (CPU Time= 0:00:00.6  MEM= 383.8M)
Extracted 80.0014% (CPU Time= 0:00:00.6  MEM= 383.8M)
Extracted 90.0011% (CPU Time= 0:00:00.7  MEM= 383.8M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 383.8M)
Nr. Extracted Resistors     : 310861
Nr. Extracted Ground Cap.   : 332676
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 383.762M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.812  | -0.023  | -0.812  |  1.482  |  0.650  |   N/A   |
|           TNS (ns):| -1832.9 | -0.108  | -1832.9 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  3079   |   35    |  3077   |    0    |    0    |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 81.150%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.43 sec
Total Real time: 5.0 sec
Total Memory Usage: 387.371094 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 387.4M **
#Created 34 library cell signatures
#Created 24291 NETS and 0 SPECIALNETS signatures
#Created 21338 instance signatures
Begin checking placement ... (start mem=396.4M, init mem=396.4M)
*info: Placed = 18339
*info: Unplaced = 0
Placement Density:81.15%(1115000/1374000)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=396.4M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'eth_core' of instances=21337 and nets=24291 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_rNCmdc_25411.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 394.4M)
Creating parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.1  MEM= 394.4M)
Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 394.4M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 394.4M)
Extracted 40.0014% (CPU Time= 0:00:00.3  MEM= 394.4M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 394.4M)
Extracted 60.0014% (CPU Time= 0:00:00.5  MEM= 394.4M)
Extracted 70.0011% (CPU Time= 0:00:00.6  MEM= 394.4M)
Extracted 80.0014% (CPU Time= 0:00:00.6  MEM= 394.4M)
Extracted 90.0011% (CPU Time= 0:00:00.7  MEM= 394.4M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 394.4M)
Nr. Extracted Resistors     : 310861
Nr. Extracted Ground Cap.   : 332676
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 394.449M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.4M, InitMEM = 394.4M)
Number of Loop : 0
Start delay calculation (mem=394.449M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 395.1M)
Closing parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq'. 21829 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=395.234M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 395.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.644  |
|           TNS (ns):| -5826.4 |
|    Violating Paths:|  2616   |
|          All Paths:|  5748   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -1.085   |     48 (48)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.150%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 395.2M **
*info: Start fixing DRV (Mem = 395.23M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (395.2M)
*info: 228 clock nets excluded
*info: 2 special nets excluded.
*info: 2272 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.811499
Start fixing design rules ... (0:00:00.1 395.2M)
Topological Sorting (CPU = 0:00:00.0, MEM = 395.1M, InitMEM = 395.1M)
Number of Loop : 0
Done fixing design rule (0:00:06.2 397.0M)

Summary:
51 buffers added on 51 nets (with 2 drivers resized)

Density after buffering = 0.812681
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.8   mem=397.0M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:07.1 397.0M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (397.0M)
*info: 228 clock nets excluded
*info: 2 special nets excluded.
*info: 2272 no-driver nets excluded.
Start fixing design rules ... (0:00:00.1 397.0M)
Done fixing design rule (0:00:00.4 397.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.812681
*** Completed dpFixDRCViolation (0:00:00.4 397.0M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:08, Mem = 397.04M).

------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=397.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.717  |
|           TNS (ns):| -2950.2 |
|    Violating Paths:|  2290   |
|          All Paths:|  5748   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.268%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 397.0M **
*** Timing NOT met, worst failing slack is -2.717
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -2.717
*** Check timing (0:00:00.0)
Info: 228 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=397.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 81.268%
total 22045 net, 203 ipo_ignored
total 69001 term, 0 ipo_ignored
total 18617 comb inst, 227 fixed, 0 dont_touch, 0 no_footp
total 2771 seq inst, 2771 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -2.717ns, TNS = -2950.227ns (cpu=0:00:00.5 mem=401.9M)

Iter 0 ...

Collected 15909 nets for fixing
Evaluate 751(76) resize, Select 26 cand. (cpu=0:00:01.1 mem=402.2M)

Commit 5 cand, 3 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.1 mem=402.2M)

Calc. DC (cpu=0:00:01.1 mem=402.2M) ***

Estimated WNS = -2.648ns, TNS = -2918.704ns (cpu=0:00:01.3 mem=402.2M)

Iter 1 ...

Collected 15905 nets for fixing
Evaluate 750(65) resize, Select 21 cand. (cpu=0:00:01.9 mem=402.2M)

Commit 10 cand, 9 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.9 mem=402.2M)

Calc. DC (cpu=0:00:01.9 mem=402.2M) ***

Estimated WNS = -2.643ns, TNS = -2905.148ns (cpu=0:00:02.1 mem=402.2M)

Iter 2 ...

Collected 15905 nets for fixing
Evaluate 770(68) resize, Select 18 cand. (cpu=0:00:02.7 mem=402.2M)

Commit 4 cand, 3 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.7 mem=402.2M)

Calc. DC (cpu=0:00:02.7 mem=402.2M) ***

Estimated WNS = -2.643ns, TNS = -2902.285ns (cpu=0:00:02.9 mem=402.2M)

Iter 3 ...

Collected 15905 nets for fixing
Evaluate 773(108) resize, Select 10 cand. (cpu=0:00:03.7 mem=402.2M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.7 mem=402.2M)

Calc. DC (cpu=0:00:03.7 mem=402.2M) ***

Estimated WNS = -2.643ns, TNS = -2899.884ns (cpu=0:00:03.9 mem=402.2M)

Calc. DC (cpu=0:00:03.9 mem=402.2M) ***
*summary:     20 instances changed cell type
density after = 81.284%

*** Finish Post Route Setup Fixing (cpu=0:00:03.9 mem=397.1M) ***

Info: 228 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=397.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 81.284%
total 22045 net, 203 ipo_ignored
total 69001 term, 0 ipo_ignored
total 18617 comb inst, 227 fixed, 0 dont_touch, 0 no_footp
total 2771 seq inst, 2771 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -2.643ns, TNS = -2899.884ns (cpu=0:00:00.4 mem=402.3M)

Iter 0 ...

Collected 15905 nets for fixing
Evaluate 773(59) resize, Select 16 cand. (cpu=0:00:01.0 mem=402.6M)
Evaluate 21(504) addBuf, Select 10 cand. (cpu=0:00:02.9 mem=402.7M)
Evaluate 13(13) delBuf, Select 2 cand. (cpu=0:00:03.0 mem=402.7M)

Commit 5 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:03.0 mem=402.7M)

Calc. DC (cpu=0:00:03.1 mem=402.6M) ***

Estimated WNS = -2.180ns, TNS = -2719.748ns (cpu=0:00:03.3 mem=402.6M)

Iter 1 ...

Collected 15959 nets for fixing
Evaluate 767(76) resize, Select 20 cand. (cpu=0:00:04.0 mem=402.7M)
Evaluate 21(499) addBuf, Select 7 cand. (cpu=0:00:06.4 mem=402.8M)
Evaluate 26(26) delBuf, Select 1 cand. (cpu=0:00:06.6 mem=402.8M)

Commit 10 cand, 6 upSize, 0 downSize, 1 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:06.6 mem=402.8M)

Calc. DC (cpu=0:00:06.7 mem=402.8M) ***

Estimated WNS = -1.708ns, TNS = -2320.811ns (cpu=0:00:06.9 mem=402.8M)

Iter 2 ...

Collected 15951 nets for fixing
Evaluate 769(58) resize, Select 24 cand. (cpu=0:00:07.4 mem=402.8M)
Evaluate 21(846) addBuf, Select 8 cand. (cpu=0:00:11.3 mem=402.8M)
Evaluate 30(30) delBuf, Select 2 cand. (cpu=0:00:11.4 mem=402.8M)

Commit 11 cand, 4 upSize, 1 downSize, 1 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:11.4 mem=402.8M)

Calc. DC (cpu=0:00:11.5 mem=402.8M) ***

Estimated WNS = -1.614ns, TNS = -2210.887ns (cpu=0:00:11.7 mem=402.8M)

Iter 3 ...

Collected 15940 nets for fixing
Evaluate 755(64) resize, Select 24 cand. (cpu=0:00:12.2 mem=402.9M)
Evaluate 21(161) addBuf, Select 6 cand. (cpu=0:00:12.6 mem=402.9M)
Evaluate 31(31) delBuf, Select 1 cand. (cpu=0:00:12.8 mem=402.9M)

Commit 15 cand, 7 upSize, 3 downSize, 1 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:12.8 mem=402.9M)

Calc. DC (cpu=0:00:12.9 mem=402.9M) ***

Estimated WNS = -1.431ns, TNS = -2020.968ns (cpu=0:00:13.2 mem=402.9M)

Iter 4 ...

Collected 15888 nets for fixing
Evaluate 752(95) resize, Select 31 cand. (cpu=0:00:13.9 mem=403.0M)
Evaluate 21(805) addBuf, Select 12 cand. (cpu=0:00:15.4 mem=403.0M)
Evaluate 35(35) delBuf, Select 3 cand. (cpu=0:00:15.6 mem=403.0M)

Commit 21 cand, 7 upSize, 0 downSize, 7 sameSize, 4 addBuf, 3 delBuf, 0 pinSwap (cpu=0:00:15.6 mem=403.1M)

Calc. DC (cpu=0:00:15.7 mem=403.1M) ***

Estimated WNS = -1.379ns, TNS = -1855.187ns (cpu=0:00:15.9 mem=403.1M)

Iter 5 ...

Collected 15680 nets for fixing
Evaluate 753(62) resize, Select 18 cand. (cpu=0:00:16.6 mem=403.2M)
Evaluate 21(453) addBuf, Select 9 cand. (cpu=0:00:17.8 mem=403.2M)
Evaluate 32(32) delBuf, Select 0 cand. (cpu=0:00:17.9 mem=403.2M)

Commit 15 cand, 6 upSize, 2 downSize, 4 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:17.9 mem=403.2M)

Calc. DC (cpu=0:00:18.0 mem=403.2M) ***

Estimated WNS = -1.286ns, TNS = -1786.164ns (cpu=0:00:18.2 mem=403.2M)

Iter 6 ...

Collected 15626 nets for fixing
Evaluate 752(83) resize, Select 26 cand. (cpu=0:00:18.8 mem=403.3M)
Evaluate 21(741) addBuf, Select 11 cand. (cpu=0:00:21.5 mem=403.4M)
Evaluate 39(39) delBuf, Select 0 cand. (cpu=0:00:21.7 mem=403.4M)

Commit 12 cand, 6 upSize, 0 downSize, 3 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:21.7 mem=403.4M)

Calc. DC (cpu=0:00:21.8 mem=403.3M) ***

Estimated WNS = -1.247ns, TNS = -1748.594ns (cpu=0:00:22.0 mem=403.3M)

Iter 7 ...

Collected 15557 nets for fixing
Evaluate 762(68) resize, Select 18 cand. (cpu=0:00:22.6 mem=403.4M)
Evaluate 21(252) addBuf, Select 7 cand. (cpu=0:00:22.9 mem=403.4M)
Evaluate 41(41) delBuf, Select 1 cand. (cpu=0:00:23.1 mem=403.4M)

Commit 10 cand, 1 upSize, 1 downSize, 2 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:23.1 mem=403.3M)

Calc. DC (cpu=0:00:23.2 mem=403.3M) ***

Estimated WNS = -1.220ns, TNS = -1700.197ns (cpu=0:00:23.4 mem=403.3M)

Iter 8 ...

Collected 15526 nets for fixing
Evaluate 751(42) resize, Select 16 cand. (cpu=0:00:23.9 mem=403.4M)
Evaluate 21(532) addBuf, Select 11 cand. (cpu=0:00:24.5 mem=403.4M)
Evaluate 43(43) delBuf, Select 0 cand. (cpu=0:00:24.7 mem=403.4M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.7 mem=403.4M)

Calc. DC (cpu=0:00:24.8 mem=403.4M) ***

Estimated WNS = -1.209ns, TNS = -1702.564ns (cpu=0:00:24.9 mem=403.4M)

Iter 9 ...

Collected 15531 nets for fixing
Evaluate 750(54) resize, Select 13 cand. (cpu=0:00:25.5 mem=403.5M)
Evaluate 21(246) addBuf, Select 5 cand. (cpu=0:00:26.1 mem=403.5M)
Evaluate 45(45) delBuf, Select 1 cand. (cpu=0:00:26.3 mem=403.5M)

Commit 6 cand, 1 upSize, 1 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:26.3 mem=403.4M)

Calc. DC (cpu=0:00:26.4 mem=403.5M) ***

Estimated WNS = -1.170ns, TNS = -1637.095ns (cpu=0:00:26.6 mem=403.5M)

Iter 10 ...

Collected 15522 nets for fixing
Evaluate 779(47) resize, Select 18 cand. (cpu=0:00:27.1 mem=403.6M)
Evaluate 21(652) addBuf, Select 6 cand. (cpu=0:00:28.6 mem=403.6M)
Evaluate 47(47) delBuf, Select 0 cand. (cpu=0:00:28.8 mem=403.6M)

Commit 7 cand, 3 upSize, 2 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:28.8 mem=403.6M)

Calc. DC (cpu=0:00:28.8 mem=403.6M) ***

Estimated WNS = -1.148ns, TNS = -1607.674ns (cpu=0:00:29.0 mem=403.6M)

Iter 11 ...

Collected 15520 nets for fixing
Evaluate 803(48) resize, Select 14 cand. (cpu=0:00:29.6 mem=403.7M)
Evaluate 21(345) addBuf, Select 4 cand. (cpu=0:00:30.9 mem=403.7M)
Evaluate 50(50) delBuf, Select 1 cand. (cpu=0:00:31.1 mem=403.7M)

Commit 5 cand, 0 upSize, 1 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:31.1 mem=403.7M)

Calc. DC (cpu=0:00:31.2 mem=405.1M) ***

Estimated WNS = -1.137ns, TNS = -1588.400ns (cpu=0:00:31.4 mem=405.1M)

Iter 12 ...

Collected 15523 nets for fixing
Evaluate 751(58) resize, Select 18 cand. (cpu=0:00:31.9 mem=405.1M)
Evaluate 21(795) addBuf, Select 10 cand. (cpu=0:00:34.0 mem=405.1M)
Evaluate 53(53) delBuf, Select 1 cand. (cpu=0:00:34.2 mem=405.1M)

Commit 8 cand, 2 upSize, 1 downSize, 0 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:34.2 mem=405.1M)

Calc. DC (cpu=0:00:34.3 mem=405.1M) ***

Estimated WNS = -1.122ns, TNS = -1581.000ns (cpu=0:00:34.5 mem=405.1M)

Iter 13 ...

Collected 15522 nets for fixing
Evaluate 750(72) resize, Select 20 cand. (cpu=0:00:35.1 mem=405.1M)
Evaluate 21(277) addBuf, Select 4 cand. (cpu=0:00:36.1 mem=405.1M)
Evaluate 56(56) delBuf, Select 0 cand. (cpu=0:00:36.3 mem=405.1M)

Commit 6 cand, 4 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:36.3 mem=405.1M)

Calc. DC (cpu=0:00:36.4 mem=405.1M) ***

Estimated WNS = -1.117ns, TNS = -1550.688ns (cpu=0:00:36.6 mem=405.1M)

Iter 14 ...

Collected 15479 nets for fixing
Evaluate 755(84) resize, Select 25 cand. (cpu=0:00:37.2 mem=405.1M)
Evaluate 21(608) addBuf, Select 9 cand. (cpu=0:00:39.6 mem=405.1M)
Evaluate 58(58) delBuf, Select 0 cand. (cpu=0:00:39.8 mem=405.1M)

Commit 9 cand, 4 upSize, 0 downSize, 2 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:39.9 mem=405.1M)

Calc. DC (cpu=0:00:39.9 mem=405.1M) ***

Estimated WNS = -1.112ns, TNS = -1468.318ns (cpu=0:00:40.1 mem=405.1M)
*summary:     84 instances changed cell type
density after = 81.410%

*** Finish Post Route Setup Fixing (cpu=0:00:40.2 mem=405.1M) ***

*** Timing NOT met, worst failing slack is -1.112
*** Check timing (0:00:00.0)
Info: 228 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=405.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 81.410%
total 22080 net, 203 ipo_ignored
total 69071 term, 0 ipo_ignored
total 18652 comb inst, 227 fixed, 0 dont_touch, 0 no_footp
total 2771 seq inst, 2771 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.112ns, TNS = -1468.318ns (cpu=0:00:00.4 mem=405.1M)

Iter 0 ...

Collected 15231 nets for fixing
Evaluate 752(63) resize, Select 20 cand. (cpu=0:00:00.9 mem=405.1M)

Commit 4 cand, 3 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:00.9 mem=405.1M)

Calc. DC (cpu=0:00:00.9 mem=405.1M) ***

Estimated WNS = -1.112ns, TNS = -1462.030ns (cpu=0:00:01.1 mem=405.1M)

Iter 1 ...

Collected 15218 nets for fixing
Evaluate 754(106) resize, Select 13 cand. (cpu=0:00:01.9 mem=405.1M)

Commit 5 cand, 1 upSize, 4 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.9 mem=405.1M)

Calc. DC (cpu=0:00:01.9 mem=405.1M) ***

Estimated WNS = -1.109ns, TNS = -1457.772ns (cpu=0:00:02.1 mem=405.1M)

Iter 2 ...

Collected 15217 nets for fixing
Evaluate 755(44) resize, Select 13 cand. (cpu=0:00:02.6 mem=405.1M)

Commit 3 cand, 2 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.6 mem=405.1M)

Calc. DC (cpu=0:00:02.6 mem=405.1M) ***

Estimated WNS = -1.109ns, TNS = -1454.062ns (cpu=0:00:02.8 mem=405.1M)

Iter 3 ...

Collected 15187 nets for fixing
Evaluate 751(101) resize, Select 7 cand. (cpu=0:00:03.5 mem=405.1M)

Commit 2 cand, 0 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.5 mem=405.1M)

Calc. DC (cpu=0:00:03.5 mem=405.1M) ***

Estimated WNS = -1.107ns, TNS = -1452.938ns (cpu=0:00:03.7 mem=405.1M)

Iter 4 ...

Collected 15187 nets for fixing
Evaluate 813(34) resize, Select 7 cand. (cpu=0:00:04.2 mem=405.1M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.2 mem=405.1M)

Calc. DC (cpu=0:00:04.2 mem=405.1M) ***

Estimated WNS = -1.107ns, TNS = -1452.938ns (cpu=0:00:04.3 mem=405.1M)

Calc. DC (cpu=0:00:04.3 mem=405.1M) ***
*summary:     14 instances changed cell type
density after = 81.414%

*** Finish Post Route Setup Fixing (cpu=0:00:04.4 mem=405.1M) ***

Info: 228 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=405.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 81.414%
total 22080 net, 203 ipo_ignored
total 69071 term, 0 ipo_ignored
total 18652 comb inst, 227 fixed, 0 dont_touch, 0 no_footp
total 2771 seq inst, 2771 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.107ns, TNS = -1452.938ns (cpu=0:00:00.4 mem=405.1M)

Iter 0 ...

Collected 15187 nets for fixing
Evaluate 813(34) resize, Select 7 cand. (cpu=0:00:00.9 mem=405.1M)
Evaluate 21(333) addBuf, Select 5 cand. (cpu=0:00:01.4 mem=405.1M)
Evaluate 56(56) delBuf, Select 0 cand. (cpu=0:00:01.7 mem=405.1M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.7 mem=405.1M)

Calc. DC (cpu=0:00:01.7 mem=405.1M) ***

Estimated WNS = -1.093ns, TNS = -1449.775ns (cpu=0:00:01.9 mem=405.1M)

Iter 1 ...

Collected 15190 nets for fixing
Evaluate 791(32) resize, Select 6 cand. (cpu=0:00:02.4 mem=405.1M)
Evaluate 21(115) addBuf, Select 0 cand. (cpu=0:00:02.5 mem=405.1M)
Evaluate 60(60) delBuf, Select 1 cand. (cpu=0:00:02.8 mem=405.1M)

Commit 2 cand, 0 upSize, 0 downSize, 1 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:02.8 mem=405.1M)

Calc. DC (cpu=0:00:02.8 mem=405.1M) ***

Estimated WNS = -1.060ns, TNS = -1441.541ns (cpu=0:00:03.0 mem=405.1M)

Iter 2 ...

Collected 15182 nets for fixing
Evaluate 774(28) resize, Select 7 cand. (cpu=0:00:03.5 mem=405.1M)
Evaluate 21(527) addBuf, Select 4 cand. (cpu=0:00:05.0 mem=405.1M)
Evaluate 59(59) delBuf, Select 0 cand. (cpu=0:00:05.3 mem=405.1M)

Commit 4 cand, 1 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.3 mem=405.1M)

Calc. DC (cpu=0:00:05.3 mem=405.1M) ***

Estimated WNS = -1.039ns, TNS = -1430.834ns (cpu=0:00:05.5 mem=405.1M)

Iter 3 ...

Collected 15182 nets for fixing
Evaluate 751(34) resize, Select 7 cand. (cpu=0:00:06.0 mem=405.1M)
Evaluate 21(204) addBuf, Select 1 cand. (cpu=0:00:06.6 mem=405.1M)
Evaluate 63(63) delBuf, Select 0 cand. (cpu=0:00:06.9 mem=405.1M)

Commit 3 cand, 1 upSize, 0 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.9 mem=405.1M)

Calc. DC (cpu=0:00:06.9 mem=405.1M) ***

Estimated WNS = -1.038ns, TNS = -1426.103ns (cpu=0:00:07.1 mem=405.1M)

Iter 4 ...

Collected 15179 nets for fixing
Evaluate 792(52) resize, Select 14 cand. (cpu=0:00:07.7 mem=405.1M)
Evaluate 21(436) addBuf, Select 5 cand. (cpu=0:00:08.9 mem=405.1M)
Evaluate 64(64) delBuf, Select 0 cand. (cpu=0:00:09.2 mem=405.1M)

Commit 5 cand, 2 upSize, 0 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.2 mem=405.1M)

Calc. DC (cpu=0:00:09.2 mem=405.1M) ***

Estimated WNS = -1.030ns, TNS = -1401.365ns (cpu=0:00:09.4 mem=405.1M)

Iter 5 ...

Collected 15176 nets for fixing
Evaluate 750(31) resize, Select 6 cand. (cpu=0:00:09.9 mem=405.1M)
Evaluate 21(241) addBuf, Select 3 cand. (cpu=0:00:10.7 mem=405.1M)
Evaluate 65(65) delBuf, Select 0 cand. (cpu=0:00:10.9 mem=405.1M)

Commit 2 cand, 0 upSize, 0 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.9 mem=405.1M)

Calc. DC (cpu=0:00:11.0 mem=405.1M) ***

Estimated WNS = -1.026ns, TNS = -1397.735ns (cpu=0:00:11.2 mem=405.1M)

Iter 6 ...

Collected 15176 nets for fixing
Evaluate 753(43) resize, Select 12 cand. (cpu=0:00:11.7 mem=405.1M)
Evaluate 21(568) addBuf, Select 4 cand. (cpu=0:00:13.6 mem=405.1M)
Evaluate 66(66) delBuf, Select 0 cand. (cpu=0:00:13.9 mem=405.1M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:13.9 mem=405.1M)

Calc. DC (cpu=0:00:14.0 mem=405.1M) ***

Estimated WNS = -1.018ns, TNS = -1396.097ns (cpu=0:00:14.2 mem=405.1M)

Iter 7 ...

Collected 15177 nets for fixing
Evaluate 758(53) resize, Select 12 cand. (cpu=0:00:14.6 mem=405.1M)
Evaluate 21(428) addBuf, Select 9 cand. (cpu=0:00:16.3 mem=405.1M)
Evaluate 70(70) delBuf, Select 0 cand. (cpu=0:00:16.6 mem=405.1M)

Commit 5 cand, 0 upSize, 0 downSize, 1 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:16.6 mem=405.1M)

Calc. DC (cpu=0:00:16.6 mem=405.1M) ***

Estimated WNS = -1.014ns, TNS = -1324.146ns (cpu=0:00:16.8 mem=405.1M)

Iter 8 ...

Collected 15121 nets for fixing
Evaluate 751(61) resize, Select 10 cand. (cpu=0:00:17.3 mem=405.1M)
Evaluate 21(537) addBuf, Select 6 cand. (cpu=0:00:18.7 mem=405.1M)
Evaluate 70(70) delBuf, Select 0 cand. (cpu=0:00:18.9 mem=405.1M)

Commit 4 cand, 1 upSize, 0 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.9 mem=405.1M)

Calc. DC (cpu=0:00:19.0 mem=405.1M) ***

Estimated WNS = -1.014ns, TNS = -1317.689ns (cpu=0:00:19.1 mem=405.1M)
*summary:     12 instances changed cell type
density after = 81.455%

*** Finish Post Route Setup Fixing (cpu=0:00:19.2 mem=405.1M) ***

*** Timing NOT met, worst failing slack is -1.014
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 108 insts, mean move: 3.57 um, max move: 16.40 um
	max move on inst (tx_core/axi_master/U249): (1141.60, 460.00) --> (1148.00, 470.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 108 insts, mean move: 3.57 um, max move: 16.40 um
	max move on inst (tx_core/axi_master/U249): (1141.60, 460.00) --> (1148.00, 470.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        16.40 um
  inst (tx_core/axi_master/U249) with max move: (1141.6, 460) -> (1148, 470)
  mean    (X+Y) =         3.57 um
Total instances moved : 108
*** cpu=0:00:00.8   mem=405.1M  mem(used)=0.0M***
Total net length = 1.343e+06 (6.414e+05 7.018e+05) (ext = 1.308e+05)
default core: bins with density >  0.75 = 32.5 % ( 55 / 169 )

------------------------------------------------------------
     Summary (cpu=1.15min real=1.15min mem=405.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.014  |
|           TNS (ns):| -1317.7 |
|    Violating Paths:|  2096   |
|          All Paths:|  5748   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.085   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.455%
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 405.1M **
*** Timing NOT met, worst failing slack is -1.014
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.014
*** Check timing (0:00:00.3)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon Oct 31 03:58:21 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin r_dch.RDATA[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 21045 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 200
#  Number of instances deleted (including moved) = 95
#  Number of instances resized = 71
#  Number of instances with different orientation = 1
#  Total number of placement changes (moved instances are counted twice) = 367
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1144.400 1235.000) on metal1 for NET FE_OFCN10_n2676. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1116.450 1135.000) on metal1 for NET FE_OFCN11_n2641. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1148.400 985.700) on metal1 for NET FE_OFCN12_n2027. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1129.250 995.000) on metal1 for NET FE_OFCN12_n2027. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1262.850 905.000) on metal1 for NET FE_OFCN13_n3055. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1250.050 885.000) on metal1 for NET FE_OFCN14_n3059. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1133.250 1155.000) on metal1 for NET FE_OFCN15_n3013. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1221.250 1265.000) on metal1 for NET FE_OFCN16_n2714. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1200.450 1265.000) on metal1 for NET FE_OFCN17_n2711. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (348.450 1245.000) on metal1 for NET FE_OFCN9_n2431. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (1149.200 1125.700) on metal1 for NET FE_PSN67_n2945. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1110.850 1135.000) on metal1 for NET FE_PSN67_n2945. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1039.600 1133.300) on metal1 for NET FE_PSN69_tx_core_tx_rs_cur_state_2_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1033.250 1145.000) on metal1 for NET FE_PSN69_tx_core_tx_rs_cur_state_2_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1152.400 1135.000) on metal1 for NET FE_PSN78_n2924. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1118.400 1105.000) on metal1 for NET FE_PSN80_n2930. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1156.400 1135.000) on metal1 for NET FE_PSN91_n2813. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1040.400 1165.000) on metal1 for NET FE_PSN92_n1733. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1150.000 985.000) on metal1 for NET FE_PSN95_FE_OFCN12_n2027. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (1148.400 1112.300) on metal1 for NET FE_PSN96_n2676. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET n3020 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/axi_master/ctrl_hdr2_d\[last_bvalid\]\[2\] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt0/n3099 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt0/n3420 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/crc_nxt[26] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/n1371 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/n2244 are dangling and deleted.
#19340 routed nets are extracted.
#    427 (1.75%) extracted nets are partially routed.
#2586 routed nets are imported.
#8 (0.03%) nets are without wires.
#2462 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 24396.
#Number of eco nets is 427
#
#Start data preparation...
#
#Data preparation is done on Mon Oct 31 03:58:23 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Oct 31 03:58:23 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       17688      83.19%
#  Metal 2        V       17688       6.74%
#  Metal 3        H       17688       0.00%
#  Metal 4        V       17688       0.00%
#  Metal 5        H       17688       0.00%
#  Metal 6        V       17688       0.00%
#  ------------------------------------------
#  Total                 106128      14.99%
#
#  228 nets (0.93%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 414.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 415.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 415.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1    407(4.84%)      1(0.01%)      0(0.00%)   (4.85%)
#   Metal 2    305(1.85%)     34(0.21%)      6(0.04%)   (2.09%)
#   Metal 3     82(0.46%)      5(0.03%)      0(0.00%)   (0.49%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    794(0.83%)     40(0.04%)      6(0.01%)   (0.88%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1593664 um.
#Total half perimeter of net bounding box = 1428198 um.
#Total wire length on LAYER metal1 = 43653 um.
#Total wire length on LAYER metal2 = 307016 um.
#Total wire length on LAYER metal3 = 452467 um.
#Total wire length on LAYER metal4 = 395333 um.
#Total wire length on LAYER metal5 = 283911 um.
#Total wire length on LAYER metal6 = 111284 um.
#Total number of vias = 167703
#Up-Via Summary (total 167703):
#           
#-----------------------
#  Metal 1        68780
#  Metal 2        65308
#  Metal 3        24123
#  Metal 4         7407
#  Metal 5         2085
#-----------------------
#                167703 
#
#Max overcon = 6 tracks.
#Total overcon = 0.88%.
#Worst layer Gcell overcon rate = 0.49%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 28.1% required routing.
#    number of violations = 88
#7.6% of the total area is being checked for drcs
#7.6% of the total area was checked
#    number of violations = 410
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 417.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 417.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 418.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 418.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 418.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 419.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 419.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 419.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 419.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 419.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1593784 um.
#Total half perimeter of net bounding box = 1428198 um.
#Total wire length on LAYER metal1 = 43233 um.
#Total wire length on LAYER metal2 = 306940 um.
#Total wire length on LAYER metal3 = 453015 um.
#Total wire length on LAYER metal4 = 395572 um.
#Total wire length on LAYER metal5 = 283763 um.
#Total wire length on LAYER metal6 = 111261 um.
#Total number of vias = 168111
#Up-Via Summary (total 168111):
#           
#-----------------------
#  Metal 1        68904
#  Metal 2        65545
#  Metal 3        24183
#  Metal 4         7398
#  Metal 5         2081
#-----------------------
#                168111 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 0.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 413.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 413.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 413.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:13
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1593784 um.
#Total half perimeter of net bounding box = 1428198 um.
#Total wire length on LAYER metal1 = 43233 um.
#Total wire length on LAYER metal2 = 306940 um.
#Total wire length on LAYER metal3 = 453015 um.
#Total wire length on LAYER metal4 = 395572 um.
#Total wire length on LAYER metal5 = 283763 um.
#Total wire length on LAYER metal6 = 111261 um.
#Total number of vias = 168111
#Up-Via Summary (total 168111):
#           
#-----------------------
#  Metal 1        68904
#  Metal 2        65545
#  Metal 3        24183
#  Metal 4         7398
#  Metal 5         2081
#-----------------------
#                168111 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:27
#Increased memory = 0.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 24396 NETS and 0 SPECIALNETS signatures
#Created 21443 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:29
#Increased memory = 16.00 (Mb)
#Total memory = 421.00 (Mb)
#Peak memory = 446.00 (Mb)
#Number of warnings = 55
#Total number of warnings = 110
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct 31 03:58:51 2016
#
**optDesign ... cpu = 0:01:50, real = 0:01:51, mem = 421.4M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=21442 and nets=24396 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_rNCmdc_25411.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 421.4M)
Creating parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for storing RC.
Extracted 10.0014% (CPU Time= 0:00:00.2  MEM= 421.4M)
Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 421.4M)
Extracted 30.0014% (CPU Time= 0:00:00.3  MEM= 421.4M)
Extracted 40.0014% (CPU Time= 0:00:00.4  MEM= 421.4M)
Extracted 50.0014% (CPU Time= 0:00:00.4  MEM= 421.4M)
Extracted 60.0014% (CPU Time= 0:00:00.5  MEM= 421.4M)
Extracted 70.0014% (CPU Time= 0:00:00.6  MEM= 421.4M)
Extracted 80.0014% (CPU Time= 0:00:00.6  MEM= 421.4M)
Extracted 90.0014% (CPU Time= 0:00:00.7  MEM= 421.4M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 421.4M)
Nr. Extracted Resistors     : 311793
Nr. Extracted Ground Cap.   : 333713
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 421.367M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 421.4M, InitMEM = 421.4M)
Number of Loop : 0
Start delay calculation (mem=421.367M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 422.4M)
Closing parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq'. 21934 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=421.367M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 421.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:52, real = 0:01:54, mem = 421.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.006  | -1.006  | -0.063  | -0.923  |  0.266  |   N/A   |
|           TNS (ns):| -1292.6 | -1163.7 | -0.390  |-128.905 |  0.000  |   N/A   |
|    Violating Paths:|  2075   |  1878   |   12    |   197   |    0    |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.083   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.455%
------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:01:55, mem = 421.4M **
*** Finished optDesign ***
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 421.4M **
#Created 34 library cell signatures
#Created 24396 NETS and 0 SPECIALNETS signatures
#Created 21443 instance signatures
Begin checking placement ... (start mem=430.8M, init mem=430.8M)
*info: Placed = 18444
*info: Unplaced = 0
Placement Density:81.46%(1119192/1374000)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=430.8M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_core' of instances=21442 and nets=24396 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_rNCmdc_25411.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 429.8M)
Creating parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for storing RC.
Extracted 10.0014% (CPU Time= 0:00:00.2  MEM= 432.8M)
Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 432.8M)
Extracted 30.0014% (CPU Time= 0:00:00.3  MEM= 432.8M)
Extracted 40.0014% (CPU Time= 0:00:00.4  MEM= 432.8M)
Extracted 50.0014% (CPU Time= 0:00:00.4  MEM= 432.8M)
Extracted 60.0014% (CPU Time= 0:00:00.5  MEM= 432.8M)
Extracted 70.0014% (CPU Time= 0:00:00.6  MEM= 432.8M)
Extracted 80.0014% (CPU Time= 0:00:00.6  MEM= 432.8M)
Extracted 90.0014% (CPU Time= 0:00:00.7  MEM= 432.8M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 432.8M)
Nr. Extracted Resistors     : 311793
Nr. Extracted Ground Cap.   : 333713
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 429.797M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 429.8M, InitMEM = 429.8M)
Number of Loop : 0
Start delay calculation (mem=429.797M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 431.8M)
Closing parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq'. 21934 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=429.797M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 429.8M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.006  |
|           TNS (ns):| -1292.6 |
|    Violating Paths:|  2075   |
|          All Paths:|  5748   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.083   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.455%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 429.8M **
*info: Start fixing DRV (Mem = 429.80M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (429.8M)
*info: 228 clock nets excluded
*info: 2 special nets excluded.
*info: 2272 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.814550
Start fixing design rules ... (0:00:00.1 429.8M)
Topological Sorting (CPU = 0:00:00.0, MEM = 429.8M, InitMEM = 429.8M)
Number of Loop : 0
Done fixing design rule (0:00:00.6 429.8M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.814597
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.8   mem=429.8M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:01.5 429.8M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (429.8M)
*info: 228 clock nets excluded
*info: 2 special nets excluded.
*info: 2272 no-driver nets excluded.
Start fixing design rules ... (0:00:00.1 429.8M)
Done fixing design rule (0:00:00.4 429.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.814597
*** Completed dpFixDRCViolation (0:00:00.4 429.8M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 429.80M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=429.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.006  |
|           TNS (ns):| -1292.6 |
|    Violating Paths:|  2075   |
|          All Paths:|  5748   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.460%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 429.8M **
*** Timing NOT met, worst failing slack is -1.006
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -1.006
*** Check timing (0:00:00.0)
Info: 228 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=429.8M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 81.460%
total 22101 net, 203 ipo_ignored
total 69113 term, 0 ipo_ignored
total 18673 comb inst, 227 fixed, 0 dont_touch, 0 no_footp
total 2771 seq inst, 2771 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.006ns, TNS = -1292.614ns (cpu=0:00:00.5 mem=433.7M)

Iter 0 ...

Collected 15062 nets for fixing
Evaluate 775(72) resize, Select 14 cand. (cpu=0:00:01.0 mem=433.9M)

Commit 4 cand, 3 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.0 mem=433.9M)

Calc. DC (cpu=0:00:01.0 mem=433.9M) ***

Estimated WNS = -1.006ns, TNS = -1284.243ns (cpu=0:00:01.2 mem=433.9M)

Iter 1 ...

Collected 15040 nets for fixing
Evaluate 766(158) resize, Select 21 cand. (cpu=0:00:01.9 mem=434.0M)

Commit 9 cand, 2 upSize, 6 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.9 mem=434.0M)

Calc. DC (cpu=0:00:02.0 mem=434.1M) ***

Estimated WNS = -0.996ns, TNS = -1296.649ns (cpu=0:00:02.2 mem=434.1M)

Iter 2 ...

Collected 15026 nets for fixing
Evaluate 751(64) resize, Select 11 cand. (cpu=0:00:02.6 mem=434.1M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.6 mem=434.1M)

Calc. DC (cpu=0:00:02.6 mem=434.1M) ***

Estimated WNS = -0.996ns, TNS = -1292.787ns (cpu=0:00:02.8 mem=434.1M)

Iter 3 ...

Collected 15026 nets for fixing
Evaluate 765(135) resize, Select 13 cand. (cpu=0:00:03.5 mem=434.1M)

Commit 1 cand, 0 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.5 mem=434.1M)

Calc. DC (cpu=0:00:03.5 mem=434.1M) ***

Estimated WNS = -0.996ns, TNS = -1294.046ns (cpu=0:00:03.6 mem=434.1M)

Calc. DC (cpu=0:00:03.7 mem=434.1M) ***
*summary:     16 instances changed cell type
density after = 81.464%

*** Finish Post Route Setup Fixing (cpu=0:00:03.7 mem=433.3M) ***

Info: 228 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=433.3M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 81.464%
total 22101 net, 203 ipo_ignored
total 69113 term, 0 ipo_ignored
total 18673 comb inst, 227 fixed, 0 dont_touch, 0 no_footp
total 2771 seq inst, 2771 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -0.996ns, TNS = -1292.787ns (cpu=0:00:00.4 mem=433.9M)

Iter 0 ...

Collected 15026 nets for fixing
Evaluate 765(64) resize, Select 11 cand. (cpu=0:00:00.8 mem=434.1M)
Evaluate 21(558) addBuf, Select 9 cand. (cpu=0:00:01.6 mem=434.1M)
Evaluate 82(82) delBuf, Select 0 cand. (cpu=0:00:01.9 mem=434.1M)

Commit 6 cand, 0 upSize, 0 downSize, 0 sameSize, 6 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.9 mem=434.1M)

Calc. DC (cpu=0:00:01.9 mem=434.1M) ***

Estimated WNS = -0.992ns, TNS = -1280.330ns (cpu=0:00:02.1 mem=434.1M)

Iter 1 ...

Collected 15010 nets for fixing
Evaluate 767(42) resize, Select 7 cand. (cpu=0:00:02.5 mem=434.2M)
Evaluate 21(186) addBuf, Select 3 cand. (cpu=0:00:02.9 mem=434.2M)
Evaluate 87(87) delBuf, Select 0 cand. (cpu=0:00:03.2 mem=434.2M)

Commit 3 cand, 1 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.2 mem=434.1M)

Calc. DC (cpu=0:00:03.3 mem=434.1M) ***

Estimated WNS = -0.992ns, TNS = -1274.250ns (cpu=0:00:03.4 mem=434.1M)

Iter 2 ...

Collected 15003 nets for fixing
Evaluate 784(39) resize, Select 8 cand. (cpu=0:00:03.8 mem=434.2M)
Evaluate 21(790) addBuf, Select 7 cand. (cpu=0:00:06.5 mem=434.2M)
Evaluate 88(88) delBuf, Select 0 cand. (cpu=0:00:06.8 mem=434.2M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.8 mem=434.2M)

Calc. DC (cpu=0:00:06.9 mem=434.2M) ***

Estimated WNS = -0.989ns, TNS = -1253.104ns (cpu=0:00:07.1 mem=434.2M)

Iter 3 ...

Collected 14996 nets for fixing
Evaluate 762(36) resize, Select 4 cand. (cpu=0:00:07.4 mem=434.3M)
Evaluate 21(169) addBuf, Select 1 cand. (cpu=0:00:07.7 mem=434.3M)
Evaluate 90(90) delBuf, Select 0 cand. (cpu=0:00:08.0 mem=434.3M)

Commit 3 cand, 0 upSize, 1 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.0 mem=434.2M)

Calc. DC (cpu=0:00:08.1 mem=434.2M) ***

Estimated WNS = -0.989ns, TNS = -1255.370ns (cpu=0:00:08.2 mem=434.2M)
*summary:      4 instances changed cell type
density after = 81.483%

*** Finish Post Route Setup Fixing (cpu=0:00:08.3 mem=434.2M) ***

*** Timing NOT met, worst failing slack is -0.989
*** Check timing (0:00:00.0)
Info: 228 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=434.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 81.483%
total 22113 net, 203 ipo_ignored
total 69137 term, 0 ipo_ignored
total 18685 comb inst, 227 fixed, 0 dont_touch, 0 no_footp
total 2771 seq inst, 2771 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -0.989ns, TNS = -1255.370ns (cpu=0:00:00.4 mem=434.2M)

Iter 0 ...

Collected 14999 nets for fixing
Evaluate 770(29) resize, Select 8 cand. (cpu=0:00:00.8 mem=434.4M)

Commit 1 cand, 0 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:00.8 mem=434.4M)

Calc. DC (cpu=0:00:00.8 mem=434.4M) ***

Estimated WNS = -0.989ns, TNS = -1254.931ns (cpu=0:00:01.0 mem=434.4M)

Iter 1 ...

Collected 14999 nets for fixing
Evaluate 770(84) resize, Select 2 cand. (cpu=0:00:01.6 mem=434.4M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.6 mem=434.4M)

Calc. DC (cpu=0:00:01.6 mem=434.4M) ***

Estimated WNS = -0.989ns, TNS = -1254.931ns (cpu=0:00:01.8 mem=434.4M)

Calc. DC (cpu=0:00:01.8 mem=434.4M) ***
*summary:      1 instance  changed cell type
density after = 81.482%

*** Finish Post Route Setup Fixing (cpu=0:00:01.9 mem=434.2M) ***

Info: 228 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=434.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 81.482%
total 22113 net, 203 ipo_ignored
total 69137 term, 0 ipo_ignored
total 18685 comb inst, 227 fixed, 0 dont_touch, 0 no_footp
total 2771 seq inst, 2771 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -0.989ns, TNS = -1254.931ns (cpu=0:00:00.4 mem=434.2M)

Iter 0 ...

Collected 14999 nets for fixing
Evaluate 770(28) resize, Select 7 cand. (cpu=0:00:00.8 mem=434.4M)
Evaluate 21(340) addBuf, Select 5 cand. (cpu=0:00:01.2 mem=434.4M)
Evaluate 91(91) delBuf, Select 0 cand. (cpu=0:00:01.6 mem=434.4M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.6 mem=434.4M)

Calc. DC (cpu=0:00:01.6 mem=434.4M) ***

Estimated WNS = -0.988ns, TNS = -1253.698ns (cpu=0:00:01.8 mem=434.4M)

Iter 1 ...

Collected 14999 nets for fixing
Evaluate 770(28) resize, Select 2 cand. (cpu=0:00:02.2 mem=434.5M)
Evaluate 21(155) addBuf, Select 1 cand. (cpu=0:00:02.4 mem=434.5M)
Evaluate 92(92) delBuf, Select 0 cand. (cpu=0:00:02.8 mem=434.5M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.8 mem=434.4M)

Calc. DC (cpu=0:00:02.8 mem=434.4M) ***

Estimated WNS = -0.988ns, TNS = -1253.698ns (cpu=0:00:03.0 mem=434.4M)
*summary:      0 instances changed cell type
density after = 81.484%

*** Finish Post Route Setup Fixing (cpu=0:00:03.1 mem=434.2M) ***

*** Timing NOT met, worst failing slack is -0.988
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 24 insts, mean move: 1.52 um, max move: 10.00 um
	max move on inst (tx_core/tx_crc/crcpkt2/U2424): (746.40, 50.00) --> (746.40, 40.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 24 insts, mean move: 1.52 um, max move: 10.00 um
	max move on inst (tx_core/tx_crc/crcpkt2/U2424): (746.40, 50.00) --> (746.40, 40.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        10.00 um
  inst (tx_core/tx_crc/crcpkt2/U2424) with max move: (746.4, 50) -> (746.4, 40)
  mean    (X+Y) =         1.52 um
Total instances moved : 24
*** cpu=0:00:00.8   mem=434.2M  mem(used)=0.0M***
Total net length = 1.343e+06 (6.415e+05 7.018e+05) (ext = 1.308e+05)
default core: bins with density >  0.75 = 32.5 % ( 55 / 169 )

------------------------------------------------------------
     Summary (cpu=0.31min real=0.30min mem=434.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.988  |
|           TNS (ns):| -1253.7 |
|    Violating Paths:|  2061   |
|          All Paths:|  5748   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.484%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 434.2M **
*** Timing NOT met, worst failing slack is -0.988
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.988
*** Check timing (0:00:00.3)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon Oct 31 04:00:04 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin r_dch.RDATA[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 21043 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 37
#  Number of instances deleted (including moved) = 22
#  Number of instances resized = 16
#  Total number of placement changes (moved instances are counted twice) = 75
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1155.650 985.000) on metal1 for NET FE_OFCN119_FE_PSN95_FE_OFCN12_n2027. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (630.800 1175.000) on metal1 for NET FE_PSN122_n1851. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1070.000 1195.000) on metal1 for NET FE_PSN123_n2041. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (639.600 1245.000) on metal1 for NET FE_PSN124_n2018. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1038.800 1135.000) on metal1 for NET FE_PSN125_tx_core_tx_rs_cur_state_3_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1114.050 1105.000) on metal1 for NET FE_PSN80_n2930. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1154.050 985.700) on metal1 for NET FE_PSN95_FE_OFCN12_n2027. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (629.200 1174.300) on metal1 for NET n1851. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (658.000 1226.700) on metal1 for NET n1908. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (638.000 1245.700) on metal1 for NET n2018. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1068.400 1194.300) on metal1 for NET n2041. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1110.800 1153.300) on metal1 for NET n2550. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1112.450 1105.700) on metal1 for NET n2930. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (985.250 145.000) on metal1 for NET tx_core\/axi_master/FE_OFCN118_FE_PSN89_FE_OFCN1_n1369. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (907.600 185.700) on metal1 for NET tx_core\/axi_master/FE_OFCN20_n279. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1244.400 305.000) on metal1 for NET tx_core\/axi_master/FE_PSN120_n281. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (912.400 175.000) on metal1 for NET tx_core\/axi_master/FE_PSN121_n1498. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (902.850 395.000) on metal1 for NET tx_core\/axi_master/FE_PSN126_n1187. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (909.200 185.000) on metal1 for NET tx_core\/axi_master/FE_PSN128_FE_OFCN20_n279. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (872.400 405.000) on metal1 for NET tx_core\/axi_master/FE_PSN129_n543. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/crc_nxt[26] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/n3205 are dangling and deleted.
#19286 routed nets are extracted.
#    92 (0.38%) extracted nets are partially routed.
#2662 routed nets are imported.
#1 (0.00%) nets are without wires.
#2462 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 24411.
#Number of eco nets is 92
#
#Start data preparation...
#
#Data preparation is done on Mon Oct 31 04:00:06 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Oct 31 04:00:06 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       17688      83.19%
#  Metal 2        V       17688       6.74%
#  Metal 3        H       17688       0.00%
#  Metal 4        V       17688       0.00%
#  Metal 5        H       17688       0.00%
#  Metal 6        V       17688       0.00%
#  ------------------------------------------
#  Total                 106128      14.99%
#
#  228 nets (0.93%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 444.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 444.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 444.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1     65(0.77%)      2(0.02%)      2(0.02%)   (0.82%)
#   Metal 2     54(0.33%)     13(0.08%)      4(0.02%)   (0.43%)
#   Metal 3      7(0.04%)      3(0.02%)      2(0.01%)   (0.07%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    126(0.13%)     18(0.02%)      8(0.01%)   (0.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1593933 um.
#Total half perimeter of net bounding box = 1428769 um.
#Total wire length on LAYER metal1 = 43211 um.
#Total wire length on LAYER metal2 = 307062 um.
#Total wire length on LAYER metal3 = 453076 um.
#Total wire length on LAYER metal4 = 395560 um.
#Total wire length on LAYER metal5 = 283763 um.
#Total wire length on LAYER metal6 = 111261 um.
#Total number of vias = 168135
#Up-Via Summary (total 168135):
#           
#-----------------------
#  Metal 1        68915
#  Metal 2        65554
#  Metal 3        24187
#  Metal 4         7398
#  Metal 5         2081
#-----------------------
#                168135 
#
#Max overcon = 3 tracks.
#Total overcon = 0.16%.
#Worst layer Gcell overcon rate = 0.07%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 454.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 6.2% required routing.
#    number of violations = 21
#1.6% of the total area is being checked for drcs
#1.6% of the total area was checked
#    number of violations = 83
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 448.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 450.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 450.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 450.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 450.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 450.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1593877 um.
#Total half perimeter of net bounding box = 1428769 um.
#Total wire length on LAYER metal1 = 43185 um.
#Total wire length on LAYER metal2 = 307037 um.
#Total wire length on LAYER metal3 = 453103 um.
#Total wire length on LAYER metal4 = 395481 um.
#Total wire length on LAYER metal5 = 283812 um.
#Total wire length on LAYER metal6 = 111259 um.
#Total number of vias = 168183
#Up-Via Summary (total 168183):
#           
#-----------------------
#  Metal 1        68939
#  Metal 2        65588
#  Metal 3        24179
#  Metal 4         7398
#  Metal 5         2079
#-----------------------
#                168183 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.00 (Mb)
#Total memory = 444.00 (Mb)
#Peak memory = 468.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 444.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 444.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 444.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:13
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 444.00 (Mb)
#Peak memory = 468.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1593877 um.
#Total half perimeter of net bounding box = 1428769 um.
#Total wire length on LAYER metal1 = 43185 um.
#Total wire length on LAYER metal2 = 307037 um.
#Total wire length on LAYER metal3 = 453103 um.
#Total wire length on LAYER metal4 = 395481 um.
#Total wire length on LAYER metal5 = 283812 um.
#Total wire length on LAYER metal6 = 111259 um.
#Total number of vias = 168183
#Up-Via Summary (total 168183):
#           
#-----------------------
#  Metal 1        68939
#  Metal 2        65588
#  Metal 3        24179
#  Metal 4         7398
#  Metal 5         2079
#-----------------------
#                168183 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:21
#Increased memory = 1.00 (Mb)
#Total memory = 444.00 (Mb)
#Peak memory = 468.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 24411 NETS and 0 SPECIALNETS signatures
#Created 21458 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:24
#Increased memory = 19.00 (Mb)
#Total memory = 453.00 (Mb)
#Peak memory = 468.00 (Mb)
#Number of warnings = 49
#Total number of warnings = 159
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct 31 04:00:28 2016
#
**optDesign ... cpu = 0:00:48, real = 0:00:49, mem = 452.2M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=21457 and nets=24411 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_rNCmdc_25411.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 452.2M)
Creating parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 452.2M)
Extracted 20.001% (CPU Time= 0:00:00.3  MEM= 452.2M)
Extracted 30.0008% (CPU Time= 0:00:00.4  MEM= 452.2M)
Extracted 40.0013% (CPU Time= 0:00:00.4  MEM= 452.2M)
Extracted 50.0011% (CPU Time= 0:00:00.5  MEM= 452.2M)
Extracted 60.0008% (CPU Time= 0:00:00.6  MEM= 452.2M)
Extracted 70.0013% (CPU Time= 0:00:00.7  MEM= 452.2M)
Extracted 80.0011% (CPU Time= 0:00:00.7  MEM= 452.2M)
Extracted 90.0009% (CPU Time= 0:00:00.8  MEM= 452.2M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 452.2M)
Nr. Extracted Resistors     : 311905
Nr. Extracted Ground Cap.   : 333840
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 452.207M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 452.2M, InitMEM = 452.2M)
Number of Loop : 0
Start delay calculation (mem=452.207M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 454.2M)
Closing parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq'. 21949 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=452.207M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 452.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:50, real = 0:00:53, mem = 452.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.986  | -0.986  |  0.101  | -0.918  |  0.266  |   N/A   |
|           TNS (ns):| -1249.9 | -1121.5 |  0.000  |-128.329 |  0.000  |   N/A   |
|    Violating Paths:|  2059   |  1863   |    0    |   196   |    0    |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.484%
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:55, mem = 452.2M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 452.2M **
#Created 34 library cell signatures
#Created 24411 NETS and 0 SPECIALNETS signatures
#Created 21458 instance signatures
Begin checking placement ... (start mem=462.0M, init mem=461.0M)
*info: Placed = 18459
*info: Unplaced = 0
Placement Density:81.48%(1119592/1374000)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=461.0M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_core' of instances=21457 and nets=24411 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_rNCmdc_25411.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 461.0M)
Creating parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 464.0M)
Extracted 20.001% (CPU Time= 0:00:00.2  MEM= 464.0M)
Extracted 30.0008% (CPU Time= 0:00:00.3  MEM= 464.0M)
Extracted 40.0013% (CPU Time= 0:00:00.4  MEM= 464.0M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 464.0M)
Extracted 60.0008% (CPU Time= 0:00:00.5  MEM= 464.0M)
Extracted 70.0013% (CPU Time= 0:00:00.6  MEM= 464.0M)
Extracted 80.0011% (CPU Time= 0:00:00.7  MEM= 464.0M)
Extracted 90.0009% (CPU Time= 0:00:00.7  MEM= 464.0M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 464.0M)
Nr. Extracted Resistors     : 311905
Nr. Extracted Ground Cap.   : 333840
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:03.0  MEM: 461.012M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu018_stdcells
*info:           CLKBUF2         -   osu018_stdcells
*info:             BUFX2         -   osu018_stdcells
*info:             BUFX4         -   osu018_stdcells
*info:           CLKBUF1         -   osu018_stdcells
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 461.0M)
Closing parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq'. 21949 times net's RC data read were performed.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:08:53, mem=461.0M)
Setting analysis mode to hold ...
New  timing data 1d6c90d8
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 461.0M, InitMEM = 461.0M)
Number of Loop : 0
Start delay calculation (mem=461.012M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:00.0 mem=461.012M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 461.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.812 ns 
 TNS         : -221.453 ns 
 Viol paths  : 621 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:02.2, REAL=0:00:02.0, totSessionCpu=0:08:55, mem=464.4M)
Setting analysis mode to setup ...
Info: 228 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -0.986 ns     -0.986 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -0.986 ns 
 reg2reg WS  : -0.986 ns 
 reg2reg Viol paths  : 1863 
 Worst Slack : -0.986 ns 
 Viol paths  : 2059 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:04.7, REAL=0:00:05.0, totSessionCpu=0:08:57, mem=465.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.986  |
|           TNS (ns):| -1249.9 |
|    Violating Paths:|  2059   |
|          All Paths:|  5748   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.812  |
|           TNS (ns):| -1835.0 |
|    Violating Paths:|  3128   |
|          All Paths:|  5748   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.484%
------------------------------------------------------------
Info: 228 clock nets excluded from IPO operation.
*** Initial Summary (holdfix) CPU=0:00:04.9, REAL=0:00:05.0, TOTCPU=0:00:04.9, TOTREAL=0:00:05.0, MEM=465.6M
*** Started fixing hold violations (CPU=0:00:04.9, REAL=0:00:05.0, totSessionCpu=0:08:58, mem=465.6M)
Density before buffering = 0.815 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   1.568/1.601 (0.900/0.900, 3.000)   1.568/1.601 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.505/1.536 (0.900/0.900, 3.000)   1.505/1.536 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.209/0.170 (0.420/0.420, 0.050)   0.209/0.170 (0.420/0.420, 0.050)
*Info:   BUFX4    4.0   0.232/0.198 (0.420/0.420, 0.100)   0.232/0.198 (0.420/0.420, 0.100)
*Info:   CLKBUF1    9.0   1.438/1.481 (0.900/0.900, 3.000)   1.438/1.481 (0.900/0.900, 3.000)
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/D net tx_core/dma_reg_tx/n152
Iter 0: Hold WNS: -0.812 Hold TNS: -221.453 #Viol Endpoints: 621 CPU: 0:00:38.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 168 Moves Failed: 71
*info: Moves Generated: 232 Moves Failed: 138
*info: Moves Generated: 258 Moves Failed: 144
*info: Moves Generated: 268 Moves Failed: 149
*info: Active Nodes: 4600 Moves Generated: 280 Moves Failed: 156 Moves Committed: 279
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/D net tx_core/dma_reg_tx/n152
Iter 1: Hold WNS: -0.812 Hold TNS: -144.919 #Viol Endpoints: 414 CPU: 0:00:44.1
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 149 Moves Failed: 241
*info: Moves Generated: 236 Moves Failed: 268
*info: Moves Generated: 281 Moves Failed: 291
*info: Active Nodes: 3473 Moves Generated: 295 Moves Failed: 310 Moves Committed: 294
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/D net tx_core/dma_reg_tx/n146
Iter 2: Hold WNS: -0.797 Hold TNS: -97.863 #Viol Endpoints: 322 CPU: 0:00:47.7
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 117 Moves Failed: 274
*info: Moves Generated: 248 Moves Failed: 323
*info: Moves Generated: 301 Moves Failed: 381
*info: Active Nodes: 3287 Moves Generated: 302 Moves Failed: 383 Moves Committed: 302
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/D net tx_core/dma_reg_tx/n136
Iter 3: Hold WNS: -0.707 Hold TNS: -64.300 #Viol Endpoints: 230 CPU: 0:00:50.3
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 99 Moves Failed: 236
*info: Moves Generated: 211 Moves Failed: 311
*info: Moves Generated: 268 Moves Failed: 395
*info: Active Nodes: 3108 Moves Generated: 275 Moves Failed: 399 Moves Committed: 275
Worst hold path end point: U2826/B net n2595
Iter 4: Hold WNS: -0.703 Hold TNS: -47.371 #Viol Endpoints: 178 CPU: 0:00:52.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 94 Moves Failed: 189
*info: Moves Generated: 173 Moves Failed: 357
*info: Active Nodes: 2547 Moves Generated: 199 Moves Failed: 414 Moves Committed: 199
Worst hold slack term: clks.rst net clks.rst
Iter 5: Hold WNS: -0.687 Hold TNS: -32.911 #Viol Endpoints: 134 CPU: 0:00:55.1
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 87 Moves Failed: 130
*info: Moves Generated: 148 Moves Failed: 318
*info: Active Nodes: 2171 Moves Generated: 155 Moves Failed: 339 Moves Committed: 155
Worst hold slack term: clks.rst net clks.rst
Iter 6: Hold WNS: -0.687 Hold TNS: -21.752 #Viol Endpoints: 110 CPU: 0:00:57.9
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 81 Moves Failed: 116
*info: Moves Generated: 122 Moves Failed: 297
*info: Active Nodes: 2013 Moves Generated: 123 Moves Failed: 300 Moves Committed: 123
Worst hold slack term: clks.rst net clks.rst
Iter 7: Hold WNS: -0.687 Hold TNS: -14.759 #Viol Endpoints: 80 CPU: 0:01:00
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 70 Moves Failed: 106
*info: Active Nodes: 1680 Moves Generated: 91 Moves Failed: 255 Moves Committed: 91
Worst hold slack term: clks.rst net clks.rst
Iter 8: Hold WNS: -0.687 Hold TNS: -8.425 #Viol Endpoints: 63 CPU: 0:01:02
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 57 Moves Failed: 120
*info: Active Nodes: 1542 Moves Generated: 77 Moves Failed: 245 Moves Committed: 77
Worst hold slack term: clks.rst net clks.rst
Iter 9: Hold WNS: -0.687 Hold TNS: -3.354 #Viol Endpoints: 39 CPU: 0:01:06
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 39 Moves Failed: 194
*info: Active Nodes: 1020 Moves Generated: 39 Moves Failed: 197 Moves Committed: 39
Worst hold slack term: clks.rst net clks.rst
Iter 10: Hold WNS: -0.687 Hold TNS: -0.830 #Viol Endpoints: 21 CPU: 0:01:07
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 616 Moves Generated: 14 Moves Failed: 178 Moves Committed: 14
Worst hold slack term: clks.rst net clks.rst
Iter 11: Hold WNS: -0.687 Hold TNS: -0.350 #Viol Endpoints: 9 CPU: 0:01:07
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 368 Moves Generated: 1 Moves Failed: 170 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 12: Hold WNS: -0.687 Hold TNS: -0.328 #Viol Endpoints: 8 CPU: 0:01:07
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 346 Moves Generated: 0 Moves Failed: 170 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 13: Hold WNS: -0.687 Hold TNS: -0.328 #Viol Endpoints: 8 CPU: 0:01:07
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.140 
	TNS: -0.328 
	VP: 8 
	Worst hold path end point: tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -0.986 
	TNS: -1248.345 
	VP: 2061 
	Worst setup path end point:tx_core/tx_crc/crcpkt2/data64_d_reg[33]/D 
--------------------------------------------------- 
Worst hold slack term: clks.rst net clks.rst
Iter 0: Hold WNS: -0.687 Hold TNS: -0.328 #Viol Endpoints: 8 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 346 Moves Generated: 20 Moves Failed: 2 Moves Committed: 5
Worst hold slack term: clks.rst net clks.rst
Iter 1: Hold WNS: -0.687 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:01:14
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 1 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 2: Hold WNS: -0.687 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:01:14
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -0.986 
	TNS: -1267.638 
	VP: 2062 
	Worst setup path end point:tx_core/tx_crc/crcpkt2/data64_d_reg[33]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -0.986 
	TNS: -1267.638 
	VP: 2062 
	Worst setup path end point:tx_core/tx_crc/crcpkt2/data64_d_reg[33]/D 
--------------------------------------------------- 
Density after buffering = 0.869 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 1854 nets for commit
*info: Added a total of 1544 cells to fix/reduce hold violation
*info:
*info:          106 cells of type 'CLKBUF3' used
*info:          150 cells of type 'CLKBUF2' used
*info:          227 cells of type 'CLKBUF1' used
*info:          248 cells of type 'BUFX4' used
*info:          813 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 1 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they would "degrade setup reg2reg WNS".
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:40.6, REAL=0:00:41.0, totSessionCpu=0:09:33, mem=501.9M) ***
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.0   mem=501.9M  mem(used)=0.0M***
Total net length = 1.716e+06 (8.581e+05 8.575e+05) (ext = 1.720e+05)
default core: bins with density >  0.75 = 38.5 % ( 65 / 169 )
**optDesign ... cpu = 0:00:43, real = 0:00:45, mem = 501.9M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon Oct 31 04:01:19 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RID[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin r_dch.RDATA[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin r_dch.RDATA[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 22582 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1544
#  Total number of placement changes (moved instances are counted twice) = 1544
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1203.650 934.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1256.450 925.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1217.150 934.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN S at (1237.050 924.650) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1203.650 894.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1203.650 854.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1209.950 805.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1199.550 825.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1227.550 805.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1203.650 814.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1227.550 834.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1204.450 834.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1217.150 894.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1219.550 905.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1217.150 925.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1236.350 914.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1216.450 845.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1211.550 785.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN R at (1210.750 865.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN R at (1210.750 885.500) on metal1 for NET FE_PHN133_clks_rst. The NET is considered partially routed.
#19628 routed nets are extracted.
#    529 (2.04%) extracted nets are partially routed.
#2354 routed nets are imported.
#1511 (5.82%) nets are without wires.
#2462 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25955.
#Number of eco nets is 529
#
#Start data preparation...
#
#Data preparation is done on Mon Oct 31 04:01:21 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Oct 31 04:01:21 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       17688      87.25%
#  Metal 2        V       17688       6.74%
#  Metal 3        H       17688       0.00%
#  Metal 4        V       17688       0.00%
#  Metal 5        H       17688       0.00%
#  Metal 6        V       17688       0.00%
#  ------------------------------------------
#  Total                 106128      15.67%
#
#  228 nets (0.88%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 509.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 509.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 509.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 509.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 509.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 509.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     45(0.63%)      1(0.01%)      0(0.00%)      0(0.00%)   (0.65%)
#   Metal 2    240(1.45%)     89(0.54%)     21(0.13%)      6(0.04%)   (2.16%)
#   Metal 3     31(0.18%)     17(0.10%)      3(0.02%)      0(0.00%)   (0.29%)
#   Metal 4      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 5      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    318(0.34%)    107(0.11%)     24(0.03%)      6(0.01%)   (0.48%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1963668 um.
#Total half perimeter of net bounding box = 1807735 um.
#Total wire length on LAYER metal1 = 42736 um.
#Total wire length on LAYER metal2 = 321133 um.
#Total wire length on LAYER metal3 = 524725 um.
#Total wire length on LAYER metal4 = 488108 um.
#Total wire length on LAYER metal5 = 428167 um.
#Total wire length on LAYER metal6 = 158799 um.
#Total number of vias = 178559
#Up-Via Summary (total 178559):
#           
#-----------------------
#  Metal 1        71817
#  Metal 2        68415
#  Metal 3        26423
#  Metal 4         9067
#  Metal 5         2837
#-----------------------
#                178559 
#
#Max overcon = 4 tracks.
#Total overcon = 0.48%.
#Worst layer Gcell overcon rate = 0.29%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 8.00 (Mb)
#Total memory = 509.00 (Mb)
#Peak memory = 541.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 82.6% required routing.
#    number of violations = 717
#32.4% of the total area is being checked for drcs
#32.4% of the total area was checked
#    number of violations = 5870
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 512.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 44
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 512.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 512.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 512.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 512.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 512.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 512.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1964188 um.
#Total half perimeter of net bounding box = 1807735 um.
#Total wire length on LAYER metal1 = 37781 um.
#Total wire length on LAYER metal2 = 325357 um.
#Total wire length on LAYER metal3 = 525350 um.
#Total wire length on LAYER metal4 = 477992 um.
#Total wire length on LAYER metal5 = 433092 um.
#Total wire length on LAYER metal6 = 164617 um.
#Total number of vias = 182607
#Up-Via Summary (total 182607):
#           
#-----------------------
#  Metal 1        72103
#  Metal 2        70196
#  Metal 3        27494
#  Metal 4         9758
#  Metal 5         3056
#-----------------------
#                182607 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 0.00 (Mb)
#Total memory = 509.00 (Mb)
#Peak memory = 541.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 509.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 509.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 509.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:13
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 509.00 (Mb)
#Peak memory = 541.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1964188 um.
#Total half perimeter of net bounding box = 1807735 um.
#Total wire length on LAYER metal1 = 37781 um.
#Total wire length on LAYER metal2 = 325357 um.
#Total wire length on LAYER metal3 = 525350 um.
#Total wire length on LAYER metal4 = 477992 um.
#Total wire length on LAYER metal5 = 433092 um.
#Total wire length on LAYER metal6 = 164617 um.
#Total number of vias = 182607
#Up-Via Summary (total 182607):
#           
#-----------------------
#  Metal 1        72103
#  Metal 2        70196
#  Metal 3        27494
#  Metal 4         9758
#  Metal 5         3056
#-----------------------
#                182607 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:41
#Increased memory = 0.00 (Mb)
#Total memory = 509.00 (Mb)
#Peak memory = 541.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 25955 NETS and 0 SPECIALNETS signatures
#Created 23002 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:45
#Increased memory = 16.00 (Mb)
#Total memory = 517.00 (Mb)
#Peak memory = 541.00 (Mb)
#Number of warnings = 47
#Total number of warnings = 206
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct 31 04:02:04 2016
#
**optDesign ... cpu = 0:01:28, real = 0:01:30, mem = 517.6M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=23001 and nets=25955 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_rNCmdc_25411.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 517.6M)
Creating parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.2  MEM= 517.6M)
Extracted 20.0008% (CPU Time= 0:00:00.2  MEM= 517.6M)
Extracted 30.0008% (CPU Time= 0:00:00.3  MEM= 517.6M)
Extracted 40.0009% (CPU Time= 0:00:00.4  MEM= 517.6M)
Extracted 50.001% (CPU Time= 0:00:00.5  MEM= 517.6M)
Extracted 60.001% (CPU Time= 0:00:00.6  MEM= 517.6M)
Extracted 70.0011% (CPU Time= 0:00:00.6  MEM= 517.6M)
Extracted 80.0012% (CPU Time= 0:00:00.7  MEM= 517.6M)
Extracted 90.0012% (CPU Time= 0:00:00.8  MEM= 517.6M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 517.6M)
Nr. Extracted Resistors     : 339571
Nr. Extracted Ground Cap.   : 363047
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 517.641M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 517.6M, InitMEM = 517.6M)
Number of Loop : 0
Start delay calculation (mem=517.641M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 517.6M)
Closing parasitic data file './eth_core_rNCmdc_25411.rcdb.d/header.seq'. 23493 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=517.641M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 517.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:31, real = 0:01:33, mem = 517.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.018  | -1.005  | -0.125  | -1.018  |  0.062  |   N/A   |
|           TNS (ns):| -1337.4 | -1201.3 | -4.832  |-136.099 |  0.000  |   N/A   |
|    Violating Paths:|  2160   |  1963   |   124   |   197   |    0    |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.694  |  0.000  | -0.694  |  1.487  |  0.650  |   N/A   |
|           TNS (ns):| -1603.9 |  0.000  | -1603.9 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  2492   |    0    |  2492   |    0    |    0    |   N/A   |
|          All Paths:|  5748   |  2771   |  4877   |   398   |   239   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.856%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.0, REAL=0:00:04.0, TOTCPU=0:01:32, TOTREAL=0:01:34, MEM=517.6M
**optDesign ... cpu = 0:01:34, real = 0:01:37, mem = 517.6M **
*** Finished optDesign ***
Encounter terminated by external (TERM) signal.

*** Memory Usage v0.159.2.9 (Current mem = 517.641M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:45:47, real=6:34:13, mem=517.6M) ---
