0.6
2019.2
Nov  6 2019
21:57:16
D:/Digitial_Logic_Lab/Revision/Revision.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Digitial_Logic_Lab/Revision/Revision.srcs/sim_1/new/tb.sv,1724911659,systemVerilog,,,,tb,,,,,,,,
D:/Digitial_Logic_Lab/Revision/Revision.srcs/sources_1/new/Decoder.sv,1724911809,systemVerilog,,D:/Digitial_Logic_Lab/Revision/Revision.srcs/sim_1/new/tb.sv,,Decoder1,,,,,,,,
