<profile>

<section name = "Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'" level="0">
<item name = "Date">Thu Nov 14 14:30:01 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.33 ns, 3.542 ns, 1.44 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 65538, 10.668 ns, 0.350 ms, 2, 65538, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_729_2">0, 65536, 3, 1, 1, 0 ~ 65535, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 553, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 8, 1, -</column>
<column name="Multiplexer">-, -, -, 210, -</column>
<column name="Register">-, -, 335, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="whiYuv_2_U">tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R, 0, 8, 1, 0, 3, 8, 1, 24</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1867_fu_519_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln1871_fu_543_p2">+, 0, 0, 23, 16, 16</column>
<column name="boxBottom_fu_630_p2">+, 0, 0, 23, 16, 16</column>
<column name="boxRight_fu_625_p2">+, 0, 0, 23, 16, 16</column>
<column name="x_2_fu_445_p2">+, 0, 0, 23, 16, 1</column>
<column name="sub_ln1869_fu_514_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln1873_fu_538_p2">-, 0, 0, 23, 16, 16</column>
<column name="and_ln1897_1_fu_673_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1897_2_fu_667_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1897_fu_679_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1902_fu_685_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_225">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_298">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_371">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_388">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_423">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_684">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1839_fu_456_p2">icmp, 0, 0, 23, 16, 1</column>
<column name="icmp_ln1844_fu_466_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1849_fu_477_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1856_fu_492_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1861_fu_503_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1887_1_fu_646_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1887_fu_635_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1892_1_fu_662_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1892_fu_651_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1918_fu_572_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln729_fu_440_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1839_fu_451_p2">or, 0, 0, 16, 16, 16</column>
<column name="or_ln1918_fu_577_p2">or, 0, 0, 2, 1, 1</column>
<column name="boxHCoord">select, 0, 0, 16, 1, 16</column>
<column name="boxVCoord">select, 0, 0, 16, 1, 16</column>
<column name="empty_fu_735_p3">select, 0, 0, 8, 1, 8</column>
<column name="pixOut_13_fu_700_p3">select, 0, 0, 8, 1, 1</column>
<column name="pixOut_14_fu_707_p3">select, 0, 0, 8, 1, 1</column>
<column name="pixOut_15_fu_714_p3">select, 0, 0, 8, 1, 8</column>
<column name="pixOut_16_fu_721_p3">select, 0, 0, 8, 1, 8</column>
<column name="pixOut_8_fu_689_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1930_fu_582_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln1946_fu_728_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1887_fu_640_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1892_fu_656_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_66_phi_fu_322_p8">14, 3, 1, 3</column>
<column name="ap_phi_mux_empty_67_phi_fu_305_p8">14, 3, 1, 3</column>
<column name="ap_phi_mux_pix_3_phi_fu_368_p12">9, 2, 8, 16</column>
<column name="ap_phi_mux_pix_4_phi_fu_350_p12">9, 2, 8, 16</column>
<column name="ap_phi_mux_pix_phi_fu_388_p12">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_phi_ln1930_reg_336">14, 3, 2, 6</column>
<column name="ap_phi_reg_pp0_iter2_pix_3_reg_364">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_pix_4_reg_347">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_pix_reg_384">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter3_pix_3_reg_364">14, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter3_pix_4_reg_347">14, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter3_pix_reg_384">14, 3, 8, 24</column>
<column name="bckgndYUV_blk_n">9, 2, 1, 2</column>
<column name="boxLeft_fu_140">9, 2, 16, 32</column>
<column name="boxTop_fu_136">9, 2, 16, 32</column>
<column name="ovrlayYUV_blk_n">9, 2, 1, 2</column>
<column name="x_fu_132">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and10_i_read_reg_837">1, 0, 1, 0</column>
<column name="and26_i_read_reg_849">1, 0, 1, 0</column>
<column name="and4_i_read_reg_854">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_phi_ln1930_reg_336">2, 0, 2, 0</column>
<column name="ap_phi_reg_pp0_iter1_pix_3_reg_364">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_pix_4_reg_347">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_pix_reg_384">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_phi_ln1930_reg_336">2, 0, 2, 0</column>
<column name="ap_phi_reg_pp0_iter2_pix_3_reg_364">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_pix_4_reg_347">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_pix_reg_384">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_pix_3_reg_364">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_pix_4_reg_347">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_pix_reg_384">8, 0, 8, 0</column>
<column name="boxColorG_1_read_reg_800">8, 0, 8, 0</column>
<column name="boxLeft_fu_140">16, 0, 16, 0</column>
<column name="boxLeft_load_reg_906">16, 0, 16, 0</column>
<column name="boxSize_1_read_reg_827">16, 0, 16, 0</column>
<column name="boxTop_fu_136">16, 0, 16, 0</column>
<column name="boxTop_load_reg_901">16, 0, 16, 0</column>
<column name="cmp101_i_read_reg_805">1, 0, 1, 0</column>
<column name="color_read_reg_786">8, 0, 8, 0</column>
<column name="crossHairX_1_read_reg_795">16, 0, 16, 0</column>
<column name="hDir">1, 0, 1, 0</column>
<column name="hMax_read_reg_810">16, 0, 16, 0</column>
<column name="icmp_ln729_reg_916">1, 0, 1, 0</column>
<column name="icmp_ln729_reg_916_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="loopWidth_read_reg_876">16, 0, 16, 0</column>
<column name="or_ln1918_reg_948">1, 0, 1, 0</column>
<column name="or_ln1918_reg_948_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ovrlayId_load_read_reg_833">8, 0, 8, 0</column>
<column name="pixOut_7_read_reg_859">8, 0, 8, 0</column>
<column name="pixOut_9_read_reg_870">8, 0, 8, 0</column>
<column name="pixOut_read_reg_864">8, 0, 8, 0</column>
<column name="tobool_read_reg_842">1, 0, 1, 0</column>
<column name="trunc_ln729_reg_911">1, 0, 1, 0</column>
<column name="vDir">1, 0, 1, 0</column>
<column name="vMax_read_reg_815">16, 0, 16, 0</column>
<column name="x_1_reg_895">16, 0, 16, 0</column>
<column name="x_fu_132">16, 0, 16, 0</column>
<column name="zext_ln1869_1_cast_reg_881">9, 0, 16, 7</column>
<column name="zext_ln1869_cast_reg_887">8, 0, 16, 8</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tpgForeground_Pipeline_VITIS_LOOP_729_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tpgForeground_Pipeline_VITIS_LOOP_729_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tpgForeground_Pipeline_VITIS_LOOP_729_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tpgForeground_Pipeline_VITIS_LOOP_729_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tpgForeground_Pipeline_VITIS_LOOP_729_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tpgForeground_Pipeline_VITIS_LOOP_729_2, return value</column>
<column name="bckgndYUV_dout">in, 24, ap_fifo, bckgndYUV, pointer</column>
<column name="bckgndYUV_num_data_valid">in, 5, ap_fifo, bckgndYUV, pointer</column>
<column name="bckgndYUV_fifo_cap">in, 5, ap_fifo, bckgndYUV, pointer</column>
<column name="bckgndYUV_empty_n">in, 1, ap_fifo, bckgndYUV, pointer</column>
<column name="bckgndYUV_read">out, 1, ap_fifo, bckgndYUV, pointer</column>
<column name="ovrlayYUV_din">out, 24, ap_fifo, ovrlayYUV, pointer</column>
<column name="ovrlayYUV_num_data_valid">in, 5, ap_fifo, ovrlayYUV, pointer</column>
<column name="ovrlayYUV_fifo_cap">in, 5, ap_fifo, ovrlayYUV, pointer</column>
<column name="ovrlayYUV_full_n">in, 1, ap_fifo, ovrlayYUV, pointer</column>
<column name="ovrlayYUV_write">out, 1, ap_fifo, ovrlayYUV, pointer</column>
<column name="boxHCoord_loc_0">in, 16, ap_none, boxHCoord_loc_0, scalar</column>
<column name="boxVCoord_loc_0">in, 16, ap_none, boxVCoord_loc_0, scalar</column>
<column name="loopWidth">in, 16, ap_stable, loopWidth, scalar</column>
<column name="pixOut_9">in, 8, ap_stable, pixOut_9, scalar</column>
<column name="pixOut">in, 8, ap_stable, pixOut, scalar</column>
<column name="pixOut_7">in, 8, ap_stable, pixOut_7, scalar</column>
<column name="and4_i">in, 1, ap_stable, and4_i, scalar</column>
<column name="and26_i">in, 1, ap_stable, and26_i, scalar</column>
<column name="tobool">in, 1, ap_stable, tobool, scalar</column>
<column name="and10_i">in, 1, ap_stable, and10_i, scalar</column>
<column name="ovrlayId_load">in, 8, ap_stable, ovrlayId_load, scalar</column>
<column name="boxSize_1">in, 16, ap_stable, boxSize_1, scalar</column>
<column name="y">in, 16, ap_none, y, scalar</column>
<column name="zext_ln1869">in, 8, ap_stable, zext_ln1869, scalar</column>
<column name="vMax">in, 16, ap_stable, vMax, scalar</column>
<column name="hMax">in, 16, ap_stable, hMax, scalar</column>
<column name="zext_ln1869_1">in, 9, ap_stable, zext_ln1869_1, scalar</column>
<column name="cmp101_i">in, 1, ap_stable, cmp101_i, scalar</column>
<column name="boxColorG_1">in, 8, ap_stable, boxColorG_1, scalar</column>
<column name="crossHairX_1">in, 16, ap_stable, crossHairX_1, scalar</column>
<column name="cmp2_i">in, 1, ap_none, cmp2_i, scalar</column>
<column name="color">in, 8, ap_stable, color, scalar</column>
<column name="boxHCoord_loc_1_out">out, 16, ap_vld, boxHCoord_loc_1_out, pointer</column>
<column name="boxHCoord_loc_1_out_ap_vld">out, 1, ap_vld, boxHCoord_loc_1_out, pointer</column>
<column name="boxVCoord_loc_1_out">out, 16, ap_vld, boxVCoord_loc_1_out, pointer</column>
<column name="boxVCoord_loc_1_out_ap_vld">out, 1, ap_vld, boxVCoord_loc_1_out, pointer</column>
<column name="boxHCoord">out, 16, ap_vld, boxHCoord, pointer</column>
<column name="boxHCoord_ap_vld">out, 1, ap_vld, boxHCoord, pointer</column>
<column name="boxVCoord">out, 16, ap_vld, boxVCoord, pointer</column>
<column name="boxVCoord_ap_vld">out, 1, ap_vld, boxVCoord, pointer</column>
</table>
</item>
</section>
</profile>
