{:input (genetic.crossover/dumb-crossover 1051657248 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")) (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_5_9, wire1_9, \\wire:missing_edge , wire3_7, wire11_7);\n  wire \\:missing_edge ;\n  wire \\wire0_14_15_:missing ;\n  wire \\wire0_15_:missing ;\n  wire \\wire0_4_5_:missing ;\n  wire \\wire0_4_:missing ;\n  input wire0_5_9;\n  wire wire0_5_9;\n  wire wire0_6;\n  output wire11_7;\n  wire wire11_7;\n  wire \\wire16_:missing ;\n  output wire1_9;\n  wire wire1_9;\n  output wire3_7;\n  wire wire3_7;\n  wire wire4_7;\n  wire wire5_6;\n  wire wire6_8;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_7 = 4'h6 >> { \\wire0_4_:missing , \\wire0_4_5_:missing  };\n  assign wire5_6 = 4'h6 >> { \\wire0_4_5_:missing , wire0_5_9 };\n  assign wire6_8 = 4'h8 >> { wire0_6, wire5_6 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire0_14_15_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire0_14_15_:missing , \\wire0_15_:missing  };\n  assign \\wire16_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_9 = wire0_5_9;\n  assign \\wire:missing_edge  = wire6_8;\n  assign wire3_7 = wire4_7;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:3.1-35.10\" *)\nmodule postsynth(wire0_5_9, wire1_9, \\wire:missing_edge , wire3_7, wire11_7);\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:7.8-7.27\" *)\n  wire \\wire0_4_5_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:8.8-8.25\" *)\n  wire \\wire0_4_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:9.9-9.18\" *)\n  input wire0_5_9;\n  wire wire0_5_9;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:12.10-12.18\" *)\n  output wire11_7;\n  wire wire11_7;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:14.8-14.24\" *)\n  wire \\wire16_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:15.10-15.17\" *)\n  output wire1_9;\n  wire wire1_9;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:17.10-17.17\" *)\n  output wire3_7;\n  wire wire3_7;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:19.8-19.15\" *)\n  wire wire4_7;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:21.8-21.15\" *)\n  wire wire6_8;\n  (* src = \"/tmp/fuzzmount731121EF/7D5C8FF5.v:22.9-22.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire0_4_5_:missing  = 1'hx;\n  assign \\wire0_4_:missing  = 1'hx;\n  assign wire11_7 = 1'hx;\n  assign \\wire16_:missing  = 1'h1;\n  assign wire1_9 = wire0_5_9;\n  assign wire3_7 = 1'hx;\n  assign wire4_7 = 1'hx;\n  assign wire6_8 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 14:57:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w/src/top.v'.\nSBY 14:57:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] Copy '/tmp/fuzzmount731121EF/7D5C8FF5.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w/src/7D5C8FF5.v'.\nSBY 14:57:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] Copy '/tmp/fuzzmount731121EF/7D5C8FF5.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w/src/7D5C8FF5.post.v'.\nSBY 14:57:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] engine_0: abc pdr\nSBY 14:57:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/7D5C8FF5.v:28$41_Y [0] between cell $shr$/tmp/fuzzmount731121EF/7D5C8FF5.v:28$41.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/7D5C8FF5.v:27$40_Y [0] between cell $shr$/tmp/fuzzmount731121EF/7D5C8FF5.v:27$40.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/7D5C8FF5.v:26$39_Y [0] between cell $shr$/tmp/fuzzmount731121EF/7D5C8FF5.v:26$39.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: Warning: Wire presynth.\\wire11_7 is used but has no driver.\nSBY 14:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: Warning: Wire presynth.\\wire0_4_:missing is used but has no driver.\nSBY 14:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: Warning: Wire presynth.\\wire0_4_5_:missing is used but has no driver.\nSBY 14:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 14:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 14:57:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] base: finished (returncode=0)\nSBY 14:57:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] aig: Warning: Wire presynth.\\wire11_7 is used but has no driver.\nSBY 14:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] aig: Warning: Wire presynth.\\wire0_4_:missing is used but has no driver.\nSBY 14:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] aig: Warning: Wire presynth.\\wire0_4_5_:missing is used but has no driver.\nSBY 14:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 14:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] aig: finished (returncode=0)\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] engine_0: Warning: The network has no constraints.\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] engine_0: finished (returncode=0)\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] engine_0: Status returned by engine: FAIL\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w'.\nSBY 14:57:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjh2hwp5w] DONE (FAIL, rc=2)\n", :err ""}}}