v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/log/gqePart
Running Dispatch Server on port:42587
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/gqePart.xo.compile_summary, at Wed Jan  4 02:23:55 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:23:55 2023
Running Rule Check Server on port:44321
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/report/gqePart/v++_compile_gqePart_guidance.html', at Wed Jan  4 02:23:58 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/gqePart/gqePart/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_186_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_193_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_203_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_203_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_220_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_230_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_317_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_317_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [v++ 204-61] Pipelining loop 'SPLIT_COL_VEC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'SPLIT_COL_VEC'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_94_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_208_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_212_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_212_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_MERGE4_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_MERGE4_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_MERGE4_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_MERGE4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_471_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_471_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_479_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_479_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_471_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_471_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_479_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_479_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/report/gqePart/system_estimate_gqePart.xtxt
INFO: [v++ 60-586] Created gqePart.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/gqePart.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 5m 33s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/logs/link
Running Dispatch Server on port:36207
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/gqePart.xclbin.link_summary, at Wed Jan  4 03:29:34 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 03:29:34 2023
Running Rule Check Server on port:43575
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/reports/link/v++_link_gqePart_guidance.html', at Wed Jan  4 03:29:38 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:29:44] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/gqePart.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 03:29:48 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:29:49] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:30:05] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1621.469 ; gain = 0.000 ; free physical = 47443 ; free virtual = 147292
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:30:05] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqePart_1.buf_A1:HP1 -sp gqePart_1.buf_A2:HP1 -sp gqePart_1.buf_A3:HP1 -sp gqePart_1.buf_A4:HP1 -sp gqePart_1.buf_A5:HP1 -sp gqePart_1.buf_A6:HP1 -sp gqePart_1.buf_A7:HP1 -sp gqePart_1.buf_A8:HP1 -sp gqePart_1.tin_meta:HP1 -sp gqePart_1.tout_meta:HP0 -sp gqePart_1.buf_B1:HP0 -sp gqePart_1.buf_B2:HP0 -sp gqePart_1.buf_B3:HP0 -sp gqePart_1.buf_B4:HP0 -sp gqePart_1.buf_B5:HP0 -sp gqePart_1.buf_B6:HP0 -sp gqePart_1.buf_B7:HP0 -sp gqePart_1.buf_B8:HP0 -sp gqePart_1.buf_D:HP1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A1 to HP1 for directive gqePart_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A2 to HP1 for directive gqePart_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A3 to HP1 for directive gqePart_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A4 to HP1 for directive gqePart_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A5 to HP1 for directive gqePart_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A6 to HP1 for directive gqePart_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A7 to HP1 for directive gqePart_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A8 to HP1 for directive gqePart_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tin_meta to HP1 for directive gqePart_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tout_meta to HP0 for directive gqePart_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B1 to HP0 for directive gqePart_1.buf_B1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B2 to HP0 for directive gqePart_1.buf_B2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B3 to HP0 for directive gqePart_1.buf_B3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B4 to HP0 for directive gqePart_1.buf_B4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B5 to HP0 for directive gqePart_1.buf_B5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B6 to HP0 for directive gqePart_1.buf_B6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B7 to HP0 for directive gqePart_1.buf_B7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B8 to HP0 for directive gqePart_1.buf_B8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_D to HP1 for directive gqePart_1.buf_D:HP1
INFO: [SYSTEM_LINK 82-37] [03:30:12] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1621.469 ; gain = 0.000 ; free physical = 47646 ; free virtual = 147495
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:30:12] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:30:20] cf2bd finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.469 ; gain = 0.000 ; free physical = 47481 ; free virtual = 147310
INFO: [v++ 60-1441] [03:30:20] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1579.883 ; gain = 0.000 ; free physical = 47539 ; free virtual = 147365
INFO: [v++ 60-1443] [03:30:20] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link
INFO: [v++ 60-1441] [03:30:33] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.883 ; gain = 0.000 ; free physical = 46757 ; free virtual = 146635
INFO: [v++ 60-1443] [03:30:33] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link
INFO: [v++ 60-1441] [03:30:37] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.883 ; gain = 0.000 ; free physical = 46121 ; free virtual = 145990
INFO: [v++ 60-1443] [03:30:37] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/xo/ip_repo/xilinx_com_hls_gqePart_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:31:14] Run vpl: Step create_project: Started
Creating Vivado project.
[03:31:36] Run vpl: Step create_project: Completed
[03:31:36] Run vpl: Step create_bd: Started
[03:32:05] Run vpl: Step create_bd: Completed
[03:32:05] Run vpl: Step update_bd: Started
[03:32:06] Run vpl: Step update_bd: Completed
[03:32:06] Run vpl: Step generate_target: Started
[03:33:22] Run vpl: Step generate_target: RUNNING...
[03:34:02] Run vpl: Step generate_target: Completed
[03:34:02] Run vpl: Step config_hw_runs: Started
[03:34:10] Run vpl: Step config_hw_runs: Completed
[03:34:10] Run vpl: Step synth: Started
[03:34:41] Block-level synthesis in progress, 0 of 26 jobs complete, 6 jobs running.
[03:35:12] Block-level synthesis in progress, 0 of 26 jobs complete, 8 jobs running.
[03:35:42] Block-level synthesis in progress, 0 of 26 jobs complete, 8 jobs running.
[03:36:12] Block-level synthesis in progress, 0 of 26 jobs complete, 8 jobs running.
[03:36:42] Block-level synthesis in progress, 0 of 26 jobs complete, 8 jobs running.
[03:37:13] Block-level synthesis in progress, 1 of 26 jobs complete, 7 jobs running.
[03:37:43] Block-level synthesis in progress, 5 of 26 jobs complete, 4 jobs running.
[03:38:13] Block-level synthesis in progress, 6 of 26 jobs complete, 7 jobs running.
[03:38:43] Block-level synthesis in progress, 10 of 26 jobs complete, 7 jobs running.
[03:39:13] Block-level synthesis in progress, 14 of 26 jobs complete, 5 jobs running.
[03:39:43] Block-level synthesis in progress, 16 of 26 jobs complete, 5 jobs running.
[03:40:14] Block-level synthesis in progress, 16 of 26 jobs complete, 8 jobs running.
[03:40:44] Block-level synthesis in progress, 19 of 26 jobs complete, 7 jobs running.
[03:41:14] Block-level synthesis in progress, 22 of 26 jobs complete, 4 jobs running.
[03:41:45] Block-level synthesis in progress, 22 of 26 jobs complete, 4 jobs running.
[03:42:15] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:42:45] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:43:15] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:43:46] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:44:16] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:44:46] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:45:17] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:45:47] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:46:17] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:46:48] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:47:18] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:47:48] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:48:19] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:48:49] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:49:20] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:49:50] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:50:20] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:50:50] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:51:21] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:51:51] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:52:22] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:52:52] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:53:22] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:53:52] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:54:23] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:54:53] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:55:24] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:55:54] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:56:24] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:56:55] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:57:25] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:57:56] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:58:26] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:58:56] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:59:27] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[03:59:57] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:00:27] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:00:58] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:01:28] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:01:58] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:02:29] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:02:59] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:03:29] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:04:00] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:04:30] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:05:00] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:05:31] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:06:01] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:06:31] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:07:02] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:07:32] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:08:03] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:08:33] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:09:03] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:09:34] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:10:04] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:10:34] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:11:05] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:11:35] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:12:05] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:12:36] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:13:06] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:13:37] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:14:07] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:14:37] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:15:08] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:15:38] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:16:08] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:16:39] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:17:09] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:17:39] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:18:10] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:18:40] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:19:11] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:19:41] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:20:12] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:20:42] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:21:12] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:21:43] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:22:13] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:22:44] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:23:14] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:23:44] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:24:15] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:24:45] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:25:16] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:25:46] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:26:16] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:26:47] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:27:17] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:27:48] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:28:18] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:28:49] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:29:19] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:29:49] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:30:20] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:30:50] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:31:20] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:31:51] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:32:21] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:32:52] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:33:22] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:33:52] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:34:23] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:34:53] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:35:23] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:35:54] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:36:24] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:36:55] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:37:25] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:37:56] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:38:26] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:38:57] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:39:27] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:39:57] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:40:28] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:40:58] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:41:28] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:41:59] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:42:29] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:42:59] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:43:30] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:44:00] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:44:31] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:45:01] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:45:32] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:46:02] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:46:33] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:47:03] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:47:33] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:48:03] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:48:34] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:49:04] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:49:34] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:50:04] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:50:35] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:51:05] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:51:35] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:52:06] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:52:36] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:53:07] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:53:37] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:54:08] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:54:38] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:55:09] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:55:39] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:56:09] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:56:39] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:57:10] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:57:40] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:58:10] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:58:41] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:59:11] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[04:59:42] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:00:12] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:00:42] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:01:13] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:01:43] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:02:14] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:02:44] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:03:14] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:03:45] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:04:15] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:04:45] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:05:16] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:05:46] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:06:16] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:06:47] Block-level synthesis in progress, 25 of 26 jobs complete, 1 job running.
[05:07:17] Block-level synthesis in progress, 26 of 26 jobs complete, 0 jobs running.
[05:07:47] Top-level synthesis in progress.
[05:08:18] Top-level synthesis in progress.
[05:08:48] Top-level synthesis in progress.
[05:09:19] Top-level synthesis in progress.
[05:09:49] Top-level synthesis in progress.
[05:10:21] Run vpl: Step synth: Completed
[05:10:21] Run vpl: Step impl: Started
[05:23:03] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 52m 20s 

[05:23:03] Starting logic optimization..
[05:24:34] Phase 1 Retarget
[05:25:04] Phase 2 Constant propagation
[05:25:04] Phase 3 Sweep
[05:25:35] Phase 4 BUFG optimization
[05:26:36] Phase 5 Shift Register Optimization
[05:26:36] Phase 6 Post Processing Netlist
[05:37:15] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 14m 12s 

[05:37:15] Starting logic placement..
[05:37:20] Run vpl: Step impl: Failed
[05:37:20] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 182872 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 199529 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2429 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1204 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1204 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 178760 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 369601 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [05:37:21] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:37 ; elapsed = 02:06:44 . Memory (MB): peak = 1579.883 ; gain = 0.000 ; free physical = 12704 ; free virtual = 119373
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/logs/link
Running Dispatch Server on port:46653
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/gqePart.xclbin.link_summary, at Wed Jan  4 15:19:53 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 15:19:53 2023
Running Rule Check Server on port:36749
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/reports/link/v++_link_gqePart_guidance.html', at Wed Jan  4 15:19:57 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:20:04] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/gqePart.xo --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 15:20:08 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:20:09] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:20:25] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1621.469 ; gain = 0.000 ; free physical = 135107 ; free virtual = 231580
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:20:25] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A1 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A4 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A7 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A2 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A5 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A8 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A3 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A6 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.tin_meta to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_D to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.tout_meta to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B3 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B6 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B1 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B4 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B7 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B2 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B5 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B8 to HP0
INFO: [SYSTEM_LINK 82-37] [15:20:34] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.469 ; gain = 0.000 ; free physical = 135099 ; free virtual = 231574
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:20:34] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:20:44] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1621.469 ; gain = 0.000 ; free physical = 135132 ; free virtual = 231601
INFO: [v++ 60-1441] [15:20:44] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1579.871 ; gain = 0.000 ; free physical = 135197 ; free virtual = 231661
INFO: [v++ 60-1443] [15:20:44] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link
INFO: [v++ 60-1441] [15:20:56] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.871 ; gain = 0.000 ; free physical = 135177 ; free virtual = 231644
INFO: [v++ 60-1443] [15:20:56] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link
INFO: [v++ 60-1441] [15:20:59] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1579.871 ; gain = 0.000 ; free physical = 134739 ; free virtual = 231208
INFO: [v++ 60-1443] [15:20:59] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/xo/ip_repo/xilinx_com_hls_gqePart_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[15:21:27] Run vpl: Step create_project: Started
Creating Vivado project.
[15:21:35] Run vpl: Step create_project: Completed
[15:21:35] Run vpl: Step create_bd: Started
[15:21:55] Run vpl: Step create_bd: Completed
[15:21:55] Run vpl: Step update_bd: Started
[15:21:56] Run vpl: Step update_bd: Completed
[15:21:56] Run vpl: Step generate_target: Started
[15:23:11] Run vpl: Step generate_target: RUNNING...
[15:24:13] Run vpl: Step generate_target: Completed
[15:24:13] Run vpl: Step config_hw_runs: Started
[15:24:17] Run vpl: Step config_hw_runs: Completed
[15:24:17] Run vpl: Step synth: Started
[15:24:48] Block-level synthesis in progress, 0 of 5 jobs complete, 5 jobs running.
[15:25:18] Block-level synthesis in progress, 0 of 5 jobs complete, 5 jobs running.
[15:25:49] Block-level synthesis in progress, 0 of 5 jobs complete, 5 jobs running.
[15:26:19] Block-level synthesis in progress, 0 of 5 jobs complete, 5 jobs running.
[15:26:49] Block-level synthesis in progress, 0 of 5 jobs complete, 5 jobs running.
[15:27:19] Block-level synthesis in progress, 1 of 5 jobs complete, 4 jobs running.
[15:27:50] Block-level synthesis in progress, 2 of 5 jobs complete, 3 jobs running.
[15:28:20] Block-level synthesis in progress, 2 of 5 jobs complete, 3 jobs running.
[15:28:50] Block-level synthesis in progress, 2 of 5 jobs complete, 3 jobs running.
[15:29:20] Block-level synthesis in progress, 2 of 5 jobs complete, 3 jobs running.
[15:29:50] Block-level synthesis in progress, 2 of 5 jobs complete, 3 jobs running.
[15:30:20] Block-level synthesis in progress, 3 of 5 jobs complete, 2 jobs running.
[15:30:50] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:31:21] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:31:51] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:32:21] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:32:51] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:33:21] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:33:51] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:34:21] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:34:51] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:35:21] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:35:51] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:36:21] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:36:51] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:37:21] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:37:51] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:38:22] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:38:52] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:39:22] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:39:52] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:40:22] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:40:52] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:41:22] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:41:53] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:42:23] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:42:53] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:43:23] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:43:53] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:44:23] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:44:53] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:45:23] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:45:53] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:46:24] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:46:54] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:47:24] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:47:54] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:48:24] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:48:55] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:49:25] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:49:55] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:50:25] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:50:55] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:51:26] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:51:56] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:52:26] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:52:56] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:53:26] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:53:57] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:54:27] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:54:57] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:55:27] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:55:57] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:56:28] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:56:58] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:57:28] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:57:58] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:58:28] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:58:59] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:59:29] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[15:59:59] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:00:29] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:01:00] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:01:30] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:02:00] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:02:30] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:03:01] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:03:31] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:04:01] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:04:31] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:05:02] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:05:32] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:06:02] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:06:32] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:07:03] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:07:33] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:08:03] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:08:33] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:09:03] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:09:34] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:10:04] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:10:34] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:11:04] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:11:34] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:12:04] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:12:34] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:13:05] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:13:35] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:14:05] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:14:35] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:15:05] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:15:35] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:16:05] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:16:36] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:17:06] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:17:36] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:18:06] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:18:36] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:19:06] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:19:37] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:20:07] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:20:37] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:21:07] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:21:37] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:22:08] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:22:38] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:23:08] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:23:38] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:24:08] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:24:39] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:25:09] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:25:39] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:26:09] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:26:40] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:27:10] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:27:40] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:28:10] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:28:40] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:29:11] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:29:41] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:30:11] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:30:41] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:31:12] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:31:42] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:32:12] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:32:42] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:33:13] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:33:43] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:34:13] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:34:43] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:35:14] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:35:44] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:36:14] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:36:44] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:37:15] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:37:45] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:38:15] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:38:45] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:39:16] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:39:46] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:40:16] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:40:46] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:41:17] Block-level synthesis in progress, 4 of 5 jobs complete, 1 job running.
[16:41:47] Block-level synthesis in progress, 5 of 5 jobs complete, 0 jobs running.
[16:42:17] Top-level synthesis in progress.
[16:42:47] Top-level synthesis in progress.
[16:43:18] Top-level synthesis in progress.
[16:43:48] Top-level synthesis in progress.
[16:44:18] Top-level synthesis in progress.
[16:44:48] Top-level synthesis in progress.
[16:45:02] Run vpl: Step synth: Completed
[16:45:02] Run vpl: Step impl: Started
[16:53:37] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 32m 34s 

[16:53:37] Starting logic optimization..
[16:54:38] Phase 1 Retarget
[16:54:38] Phase 2 Constant propagation
[16:54:38] Phase 3 Sweep
[16:55:08] Phase 4 BUFG optimization
[16:55:38] Phase 5 Shift Register Optimization
[16:55:38] Phase 6 Post Processing Netlist
[17:00:41] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 04s 

[17:00:41] Starting logic placement..
[17:00:50] Run vpl: Step impl: Failed
[17:00:51] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 182720 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 199336 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2405 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1193 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1193 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 178760 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 368336 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [17:00:51] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:47 ; elapsed = 01:39:51 . Memory (MB): peak = 1579.871 ; gain = 0.000 ; free physical = 120321 ; free virtual = 218834
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
