# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TP_Codec_audio_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {TP_Codec_audio_7_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:19:04 on May 03,2024
# vcom -reportprogress 300 -93 -work work TP_Codec_audio_7_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity afficheur7segment
# -- Compiling architecture structure of afficheur7segment
# End time: 08:19:04 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.afficheur7segment
# vsim work.afficheur7segment 
# Start time: 08:19:11 on May 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.afficheur7segment(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
add wave -position end  sim:/afficheur7segment/ck
add wave -position end  sim:/afficheur7segment/seg0
add wave -position end  sim:/afficheur7segment/seg1
add wave -position end  sim:/afficheur7segment/seg2
add wave -position end  sim:/afficheur7segment/seg3
add wave -position end  sim:/afficheur7segment/seg4
add wave -position end  sim:/afficheur7segment/seg5
add wave -position end  sim:/afficheur7segment/seg6
force -freeze sim:/afficheur7segment/ck 1 0, 0 {50 ps} -r 100
run
# Break key hit
# Break in Process VITALtiming at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera/altera_primitives.vhd line 611
# End time: 08:21:27 on May 03,2024, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
