ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"i2s.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/i2s.c"
  20              		.section	.text.MX_I2S3_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_I2S3_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_I2S3_Init:
  28              	.LFB130:
   1:Core/Src/i2s.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2s.c **** /**
   3:Core/Src/i2s.c ****   ******************************************************************************
   4:Core/Src/i2s.c ****   * @file    i2s.c
   5:Core/Src/i2s.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2s.c ****   *          of the I2S instances.
   7:Core/Src/i2s.c ****   ******************************************************************************
   8:Core/Src/i2s.c ****   * @attention
   9:Core/Src/i2s.c ****   *
  10:Core/Src/i2s.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/i2s.c ****   * All rights reserved.
  12:Core/Src/i2s.c ****   *
  13:Core/Src/i2s.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2s.c ****   * in the root directory of this software component.
  15:Core/Src/i2s.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2s.c ****   *
  17:Core/Src/i2s.c ****   ******************************************************************************
  18:Core/Src/i2s.c ****   */
  19:Core/Src/i2s.c **** /* USER CODE END Header */
  20:Core/Src/i2s.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2s.c **** #include "i2s.h"
  22:Core/Src/i2s.c **** 
  23:Core/Src/i2s.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2s.c **** 
  25:Core/Src/i2s.c **** /* USER CODE END 0 */
  26:Core/Src/i2s.c **** 
  27:Core/Src/i2s.c **** I2S_HandleTypeDef hi2s3;
  28:Core/Src/i2s.c **** 
  29:Core/Src/i2s.c **** /* I2S3 init function */
  30:Core/Src/i2s.c **** void MX_I2S3_Init(void)
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 2


  31:Core/Src/i2s.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/i2s.c **** 
  33:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 0 */
  34:Core/Src/i2s.c **** 
  35:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 0 */
  36:Core/Src/i2s.c **** 
  37:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 1 */
  38:Core/Src/i2s.c **** 
  39:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 1 */
  40:Core/Src/i2s.c ****   hi2s3.Instance = SPI3;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 18 is_stmt 0 view .LVU2
  39 0002 0B48     		ldr	r0, .L5
  40 0004 0B4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:Core/Src/i2s.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 19 is_stmt 0 view .LVU4
  44 0008 4FF40072 		mov	r2, #512
  45 000c 4260     		str	r2, [r0, #4]
  42:Core/Src/i2s.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 23 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/i2s.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 25 is_stmt 0 view .LVU8
  52 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/i2s.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
  53              		.loc 1 44 3 is_stmt 1 view .LVU9
  54              		.loc 1 44 25 is_stmt 0 view .LVU10
  55 0014 0261     		str	r2, [r0, #16]
  45:Core/Src/i2s.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
  56              		.loc 1 45 3 is_stmt 1 view .LVU11
  57              		.loc 1 45 24 is_stmt 0 view .LVU12
  58 0016 084A     		ldr	r2, .L5+8
  59 0018 4261     		str	r2, [r0, #20]
  46:Core/Src/i2s.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 19 is_stmt 0 view .LVU14
  62 001a 8361     		str	r3, [r0, #24]
  47:Core/Src/i2s.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
  63              		.loc 1 47 3 is_stmt 1 view .LVU15
  64              		.loc 1 47 26 is_stmt 0 view .LVU16
  65 001c C361     		str	r3, [r0, #28]
  48:Core/Src/i2s.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
  66              		.loc 1 48 3 is_stmt 1 view .LVU17
  67              		.loc 1 48 29 is_stmt 0 view .LVU18
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 3


  68 001e 0362     		str	r3, [r0, #32]
  49:Core/Src/i2s.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
  69              		.loc 1 49 3 is_stmt 1 view .LVU19
  70              		.loc 1 49 7 is_stmt 0 view .LVU20
  71 0020 FFF7FEFF 		bl	HAL_I2S_Init
  72              	.LVL0:
  73              		.loc 1 49 6 discriminator 1 view .LVU21
  74 0024 00B9     		cbnz	r0, .L4
  75              	.L1:
  50:Core/Src/i2s.c ****   {
  51:Core/Src/i2s.c ****     Error_Handler();
  52:Core/Src/i2s.c ****   }
  53:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 2 */
  54:Core/Src/i2s.c **** 
  55:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 2 */
  56:Core/Src/i2s.c **** 
  57:Core/Src/i2s.c **** }
  76              		.loc 1 57 1 view .LVU22
  77 0026 08BD     		pop	{r3, pc}
  78              	.L4:
  51:Core/Src/i2s.c ****   }
  79              		.loc 1 51 5 is_stmt 1 view .LVU23
  80 0028 FFF7FEFF 		bl	Error_Handler
  81              	.LVL1:
  82              		.loc 1 57 1 is_stmt 0 view .LVU24
  83 002c FBE7     		b	.L1
  84              	.L6:
  85 002e 00BF     		.align	2
  86              	.L5:
  87 0030 00000000 		.word	hi2s3
  88 0034 003C0040 		.word	1073757184
  89 0038 00770100 		.word	96000
  90              		.cfi_endproc
  91              	.LFE130:
  93              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_I2S_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	HAL_I2S_MspInit:
 101              	.LVL2:
 102              	.LFB131:
  58:Core/Src/i2s.c **** 
  59:Core/Src/i2s.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
  60:Core/Src/i2s.c **** {
 103              		.loc 1 60 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 48
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 60 1 is_stmt 0 view .LVU26
 108 0000 70B5     		push	{r4, r5, r6, lr}
 109              		.cfi_def_cfa_offset 16
 110              		.cfi_offset 4, -16
 111              		.cfi_offset 5, -12
 112              		.cfi_offset 6, -8
 113              		.cfi_offset 14, -4
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 4


 114 0002 8CB0     		sub	sp, sp, #48
 115              		.cfi_def_cfa_offset 64
  61:Core/Src/i2s.c **** 
  62:Core/Src/i2s.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 62 3 is_stmt 1 view .LVU27
 117              		.loc 1 62 20 is_stmt 0 view .LVU28
 118 0004 0023     		movs	r3, #0
 119 0006 0793     		str	r3, [sp, #28]
 120 0008 0893     		str	r3, [sp, #32]
 121 000a 0993     		str	r3, [sp, #36]
 122 000c 0A93     		str	r3, [sp, #40]
 123 000e 0B93     		str	r3, [sp, #44]
  63:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 124              		.loc 1 63 3 is_stmt 1 view .LVU29
 125              		.loc 1 63 28 is_stmt 0 view .LVU30
 126 0010 0393     		str	r3, [sp, #12]
 127 0012 0493     		str	r3, [sp, #16]
 128 0014 0593     		str	r3, [sp, #20]
 129 0016 0693     		str	r3, [sp, #24]
  64:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI3)
 130              		.loc 1 64 3 is_stmt 1 view .LVU31
 131              		.loc 1 64 15 is_stmt 0 view .LVU32
 132 0018 0268     		ldr	r2, [r0]
 133              		.loc 1 64 5 view .LVU33
 134 001a 254B     		ldr	r3, .L13
 135 001c 9A42     		cmp	r2, r3
 136 001e 01D0     		beq	.L11
 137              	.LVL3:
 138              	.L7:
  65:Core/Src/i2s.c ****   {
  66:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
  67:Core/Src/i2s.c **** 
  68:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspInit 0 */
  69:Core/Src/i2s.c **** 
  70:Core/Src/i2s.c ****   /** Initializes the peripherals clock
  71:Core/Src/i2s.c ****   */
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  75:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  76:Core/Src/i2s.c ****     {
  77:Core/Src/i2s.c ****       Error_Handler();
  78:Core/Src/i2s.c ****     }
  79:Core/Src/i2s.c **** 
  80:Core/Src/i2s.c ****     /* I2S3 clock enable */
  81:Core/Src/i2s.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
  82:Core/Src/i2s.c **** 
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  84:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  85:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
  86:Core/Src/i2s.c ****     PA4     ------> I2S3_WS
  87:Core/Src/i2s.c ****     PC7     ------> I2S3_MCK
  88:Core/Src/i2s.c ****     PC10     ------> I2S3_CK
  89:Core/Src/i2s.c ****     PC12     ------> I2S3_SD
  90:Core/Src/i2s.c ****     */
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 5


  93:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  96:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
  97:Core/Src/i2s.c **** 
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 101:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 102:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 103:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 104:Core/Src/i2s.c **** 
 105:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 106:Core/Src/i2s.c **** 
 107:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspInit 1 */
 108:Core/Src/i2s.c ****   }
 109:Core/Src/i2s.c **** }
 139              		.loc 1 109 1 view .LVU34
 140 0020 0CB0     		add	sp, sp, #48
 141              		.cfi_remember_state
 142              		.cfi_def_cfa_offset 16
 143              		@ sp needed
 144 0022 70BD     		pop	{r4, r5, r6, pc}
 145              	.LVL4:
 146              	.L11:
 147              		.cfi_restore_state
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 148              		.loc 1 72 5 is_stmt 1 view .LVU35
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 149              		.loc 1 72 46 is_stmt 0 view .LVU36
 150 0024 0123     		movs	r3, #1
 151 0026 0393     		str	r3, [sp, #12]
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 152              		.loc 1 73 5 is_stmt 1 view .LVU37
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 153              		.loc 1 73 40 is_stmt 0 view .LVU38
 154 0028 C023     		movs	r3, #192
 155 002a 0493     		str	r3, [sp, #16]
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 156              		.loc 1 74 5 is_stmt 1 view .LVU39
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 157              		.loc 1 74 40 is_stmt 0 view .LVU40
 158 002c 0223     		movs	r3, #2
 159 002e 0593     		str	r3, [sp, #20]
  75:Core/Src/i2s.c ****     {
 160              		.loc 1 75 5 is_stmt 1 view .LVU41
  75:Core/Src/i2s.c ****     {
 161              		.loc 1 75 9 is_stmt 0 view .LVU42
 162 0030 03A8     		add	r0, sp, #12
 163              	.LVL5:
  75:Core/Src/i2s.c ****     {
 164              		.loc 1 75 9 view .LVU43
 165 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 166              	.LVL6:
  75:Core/Src/i2s.c ****     {
 167              		.loc 1 75 8 discriminator 1 view .LVU44
 168 0036 0028     		cmp	r0, #0
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 6


 169 0038 37D1     		bne	.L12
 170              	.L9:
  81:Core/Src/i2s.c **** 
 171              		.loc 1 81 5 is_stmt 1 view .LVU45
 172              	.LBB2:
  81:Core/Src/i2s.c **** 
 173              		.loc 1 81 5 view .LVU46
 174 003a 0024     		movs	r4, #0
 175 003c 0094     		str	r4, [sp]
  81:Core/Src/i2s.c **** 
 176              		.loc 1 81 5 view .LVU47
 177 003e 1D4B     		ldr	r3, .L13+4
 178 0040 1A6C     		ldr	r2, [r3, #64]
 179 0042 42F40042 		orr	r2, r2, #32768
 180 0046 1A64     		str	r2, [r3, #64]
  81:Core/Src/i2s.c **** 
 181              		.loc 1 81 5 view .LVU48
 182 0048 1A6C     		ldr	r2, [r3, #64]
 183 004a 02F40042 		and	r2, r2, #32768
 184 004e 0092     		str	r2, [sp]
  81:Core/Src/i2s.c **** 
 185              		.loc 1 81 5 view .LVU49
 186 0050 009A     		ldr	r2, [sp]
 187              	.LBE2:
  81:Core/Src/i2s.c **** 
 188              		.loc 1 81 5 view .LVU50
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 189              		.loc 1 83 5 view .LVU51
 190              	.LBB3:
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 191              		.loc 1 83 5 view .LVU52
 192 0052 0194     		str	r4, [sp, #4]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 193              		.loc 1 83 5 view .LVU53
 194 0054 1A6B     		ldr	r2, [r3, #48]
 195 0056 42F00102 		orr	r2, r2, #1
 196 005a 1A63     		str	r2, [r3, #48]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 197              		.loc 1 83 5 view .LVU54
 198 005c 1A6B     		ldr	r2, [r3, #48]
 199 005e 02F00102 		and	r2, r2, #1
 200 0062 0192     		str	r2, [sp, #4]
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 201              		.loc 1 83 5 view .LVU55
 202 0064 019A     		ldr	r2, [sp, #4]
 203              	.LBE3:
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 204              		.loc 1 83 5 view .LVU56
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 205              		.loc 1 84 5 view .LVU57
 206              	.LBB4:
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 207              		.loc 1 84 5 view .LVU58
 208 0066 0294     		str	r4, [sp, #8]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 209              		.loc 1 84 5 view .LVU59
 210 0068 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 7


 211 006a 42F00402 		orr	r2, r2, #4
 212 006e 1A63     		str	r2, [r3, #48]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 213              		.loc 1 84 5 view .LVU60
 214 0070 1B6B     		ldr	r3, [r3, #48]
 215 0072 03F00403 		and	r3, r3, #4
 216 0076 0293     		str	r3, [sp, #8]
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 217              		.loc 1 84 5 view .LVU61
 218 0078 029B     		ldr	r3, [sp, #8]
 219              	.LBE4:
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 220              		.loc 1 84 5 view .LVU62
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 221              		.loc 1 91 5 view .LVU63
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222              		.loc 1 91 25 is_stmt 0 view .LVU64
 223 007a 1023     		movs	r3, #16
 224 007c 0793     		str	r3, [sp, #28]
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 92 5 is_stmt 1 view .LVU65
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 92 26 is_stmt 0 view .LVU66
 227 007e 0226     		movs	r6, #2
 228 0080 0896     		str	r6, [sp, #32]
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 229              		.loc 1 93 5 is_stmt 1 view .LVU67
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 230              		.loc 1 93 26 is_stmt 0 view .LVU68
 231 0082 0994     		str	r4, [sp, #36]
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 232              		.loc 1 94 5 is_stmt 1 view .LVU69
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 233              		.loc 1 94 27 is_stmt 0 view .LVU70
 234 0084 0A94     		str	r4, [sp, #40]
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 235              		.loc 1 95 5 is_stmt 1 view .LVU71
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 236              		.loc 1 95 31 is_stmt 0 view .LVU72
 237 0086 0625     		movs	r5, #6
 238 0088 0B95     		str	r5, [sp, #44]
  96:Core/Src/i2s.c **** 
 239              		.loc 1 96 5 is_stmt 1 view .LVU73
 240 008a 07A9     		add	r1, sp, #28
 241 008c 0A48     		ldr	r0, .L13+8
 242 008e FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL7:
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244              		.loc 1 98 5 view .LVU74
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245              		.loc 1 98 25 is_stmt 0 view .LVU75
 246 0092 4FF4A453 		mov	r3, #5248
 247 0096 0793     		str	r3, [sp, #28]
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 99 5 is_stmt 1 view .LVU76
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249              		.loc 1 99 26 is_stmt 0 view .LVU77
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 8


 250 0098 0896     		str	r6, [sp, #32]
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251              		.loc 1 100 5 is_stmt 1 view .LVU78
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 252              		.loc 1 100 26 is_stmt 0 view .LVU79
 253 009a 0994     		str	r4, [sp, #36]
 101:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 254              		.loc 1 101 5 is_stmt 1 view .LVU80
 101:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 255              		.loc 1 101 27 is_stmt 0 view .LVU81
 256 009c 0A94     		str	r4, [sp, #40]
 102:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 257              		.loc 1 102 5 is_stmt 1 view .LVU82
 102:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 258              		.loc 1 102 31 is_stmt 0 view .LVU83
 259 009e 0B95     		str	r5, [sp, #44]
 103:Core/Src/i2s.c **** 
 260              		.loc 1 103 5 is_stmt 1 view .LVU84
 261 00a0 07A9     		add	r1, sp, #28
 262 00a2 0648     		ldr	r0, .L13+12
 263 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 264              	.LVL8:
 265              		.loc 1 109 1 is_stmt 0 view .LVU85
 266 00a8 BAE7     		b	.L7
 267              	.L12:
  77:Core/Src/i2s.c ****     }
 268              		.loc 1 77 7 is_stmt 1 view .LVU86
 269 00aa FFF7FEFF 		bl	Error_Handler
 270              	.LVL9:
 271 00ae C4E7     		b	.L9
 272              	.L14:
 273              		.align	2
 274              	.L13:
 275 00b0 003C0040 		.word	1073757184
 276 00b4 00380240 		.word	1073887232
 277 00b8 00000240 		.word	1073872896
 278 00bc 00080240 		.word	1073874944
 279              		.cfi_endproc
 280              	.LFE131:
 282              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 283              		.align	1
 284              		.global	HAL_I2S_MspDeInit
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	HAL_I2S_MspDeInit:
 290              	.LVL10:
 291              	.LFB132:
 110:Core/Src/i2s.c **** 
 111:Core/Src/i2s.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* i2sHandle)
 112:Core/Src/i2s.c **** {
 292              		.loc 1 112 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		.loc 1 112 1 is_stmt 0 view .LVU88
 297 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 9


 298              		.cfi_def_cfa_offset 8
 299              		.cfi_offset 3, -8
 300              		.cfi_offset 14, -4
 113:Core/Src/i2s.c **** 
 114:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI3)
 301              		.loc 1 114 3 is_stmt 1 view .LVU89
 302              		.loc 1 114 15 is_stmt 0 view .LVU90
 303 0002 0268     		ldr	r2, [r0]
 304              		.loc 1 114 5 view .LVU91
 305 0004 094B     		ldr	r3, .L19
 306 0006 9A42     		cmp	r2, r3
 307 0008 00D0     		beq	.L18
 308              	.LVL11:
 309              	.L15:
 115:Core/Src/i2s.c ****   {
 116:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 117:Core/Src/i2s.c **** 
 118:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 119:Core/Src/i2s.c ****     /* Peripheral clock disable */
 120:Core/Src/i2s.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 121:Core/Src/i2s.c **** 
 122:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 123:Core/Src/i2s.c ****     PA4     ------> I2S3_WS
 124:Core/Src/i2s.c ****     PC7     ------> I2S3_MCK
 125:Core/Src/i2s.c ****     PC10     ------> I2S3_CK
 126:Core/Src/i2s.c ****     PC12     ------> I2S3_SD
 127:Core/Src/i2s.c ****     */
 128:Core/Src/i2s.c ****     HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 129:Core/Src/i2s.c **** 
 130:Core/Src/i2s.c ****     HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 131:Core/Src/i2s.c **** 
 132:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 133:Core/Src/i2s.c **** 
 134:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 135:Core/Src/i2s.c ****   }
 136:Core/Src/i2s.c **** }
 310              		.loc 1 136 1 view .LVU92
 311 000a 08BD     		pop	{r3, pc}
 312              	.LVL12:
 313              	.L18:
 120:Core/Src/i2s.c **** 
 314              		.loc 1 120 5 is_stmt 1 view .LVU93
 315 000c 084A     		ldr	r2, .L19+4
 316 000e 136C     		ldr	r3, [r2, #64]
 317 0010 23F40043 		bic	r3, r3, #32768
 318 0014 1364     		str	r3, [r2, #64]
 128:Core/Src/i2s.c **** 
 319              		.loc 1 128 5 view .LVU94
 320 0016 1021     		movs	r1, #16
 321 0018 0648     		ldr	r0, .L19+8
 322              	.LVL13:
 128:Core/Src/i2s.c **** 
 323              		.loc 1 128 5 is_stmt 0 view .LVU95
 324 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 325              	.LVL14:
 130:Core/Src/i2s.c **** 
 326              		.loc 1 130 5 is_stmt 1 view .LVU96
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 10


 327 001e 4FF4A451 		mov	r1, #5248
 328 0022 0548     		ldr	r0, .L19+12
 329 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 330              	.LVL15:
 331              		.loc 1 136 1 is_stmt 0 view .LVU97
 332 0028 EFE7     		b	.L15
 333              	.L20:
 334 002a 00BF     		.align	2
 335              	.L19:
 336 002c 003C0040 		.word	1073757184
 337 0030 00380240 		.word	1073887232
 338 0034 00000240 		.word	1073872896
 339 0038 00080240 		.word	1073874944
 340              		.cfi_endproc
 341              	.LFE132:
 343              		.global	hi2s3
 344              		.section	.bss.hi2s3,"aw",%nobits
 345              		.align	2
 348              	hi2s3:
 349 0000 00000000 		.space	72
 349      00000000 
 349      00000000 
 349      00000000 
 349      00000000 
 350              		.text
 351              	.Letext0:
 352              		.file 2 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 353              		.file 3 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 354              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 355              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 356              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 357              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 358              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 359              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 360              		.file 10 "Core/Inc/i2s.h"
 361              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 i2s.c
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:21     .text.MX_I2S3_Init:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:27     .text.MX_I2S3_Init:00000000 MX_I2S3_Init
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:87     .text.MX_I2S3_Init:00000030 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:348    .bss.hi2s3:00000000 hi2s3
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:94     .text.HAL_I2S_MspInit:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:100    .text.HAL_I2S_MspInit:00000000 HAL_I2S_MspInit
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:275    .text.HAL_I2S_MspInit:000000b0 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:283    .text.HAL_I2S_MspDeInit:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:289    .text.HAL_I2S_MspDeInit:00000000 HAL_I2S_MspDeInit
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:336    .text.HAL_I2S_MspDeInit:0000002c $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//cck9DMaX.s:345    .bss.hi2s3:00000000 $d

UNDEFINED SYMBOLS
HAL_I2S_Init
Error_Handler
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
