 
****************************************
Report : qor
Design : delay
Version: T-2022.03-SP3
Date   : Sun Nov 10 20:52:55 2024
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.59
  Critical Path Slack:           1.19
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -1.50
  No. of Hold Violations:       28.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 87
  Buf/Inv Cell Count:               5
  Buf Cell Count:                   0
  Inv Cell Count:                   5
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        49
  Sequential Cell Count:           38
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      100.132739
  Noncombinational Area:   251.602568
  Buf/Inv Area:              6.353600
  Total Buffer Area:             0.00
  Total Inverter Area:           6.35
  Macro/Black Box Area:      0.000000
  Net Area:                 54.453915
  -----------------------------------
  Cell Area:               351.735307
  Design Area:             406.189222


  Design Rules
  -----------------------------------
  Total Number of Nets:           103
  Nets With Violations:             2
  Max Trans Violations:             2
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi04.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                1.00
  Overall Compile Wall Clock Time:     0.87

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.13  TNS: 1.50  Number of Violating Paths: 28

  --------------------------------------------------------------------


1
