// Seed: 3752464601
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always id_5 = id_4;
  module_2(
      id_3, id_6, id_5, id_3, id_7, id_5, id_5, id_3
  );
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1
);
  generate
    wire id_3;
  endgenerate
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  id_11(
      id_1, id_10
  );
endmodule
