
sensor_platform.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008084  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  08008254  08008254  00009254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083fc  080083fc  0000a078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080083fc  080083fc  000093fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008404  08008404  0000a078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008404  08008404  00009404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008408  08008408  00009408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800840c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b78  20000078  08008484  0000a078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bf0  08008484  0000abf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b10  00000000  00000000  0000a0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003daf  00000000  00000000  00021bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001388  00000000  00000000  00025968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000efb  00000000  00000000  00026cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005d01  00000000  00000000  00027beb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4f8  00000000  00000000  0002d8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5fba  00000000  00000000  00047de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011dd9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053f0  00000000  00000000  0011dde4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001231d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800823c 	.word	0x0800823c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	0800823c 	.word	0x0800823c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <light_sens_config>:
HAL_StatusTypeDef transmit_status; //transmit status/resultat

uint16_t light_sens_output;
osThreadId_t lightsens_thread_id;

void light_sens_config(){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af02      	add	r7, sp, #8
	//aktiverere registeret med 2x gain og 200ms light capture
    uint8_t config_write[3] = {
 80005f2:	4a15      	ldr	r2, [pc, #84]	@ (8000648 <light_sens_config+0x5c>)
 80005f4:	1d3b      	adds	r3, r7, #4
 80005f6:	6812      	ldr	r2, [r2, #0]
 80005f8:	4611      	mov	r1, r2
 80005fa:	8019      	strh	r1, [r3, #0]
 80005fc:	3302      	adds	r3, #2
 80005fe:	0c12      	lsrs	r2, r2, #16
 8000600:	701a      	strb	r2, [r3, #0]
        sens_config_reg_addr,
        (sens_config_write >> 8) & 0xFF, // MSB av config
        sens_config_write & 0xFF         // LSB av config
    };
	size_t transmit_size = sizeof(config_write);
 8000602:	2303      	movs	r3, #3
 8000604:	60fb      	str	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1, sens_slave_addr<< 1, config_write, transmit_size, 200);
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	b29b      	uxth	r3, r3
 800060a:	1d3a      	adds	r2, r7, #4
 800060c:	21c8      	movs	r1, #200	@ 0xc8
 800060e:	9100      	str	r1, [sp, #0]
 8000610:	2120      	movs	r1, #32
 8000612:	480e      	ldr	r0, [pc, #56]	@ (800064c <light_sens_config+0x60>)
 8000614:	f001 f8e0 	bl	80017d8 <HAL_I2C_Master_Transmit>


	//aktiverere power saving mode med mode 00 (8uA)
    uint8_t config_PSM_write[3] = {
 8000618:	4a0d      	ldr	r2, [pc, #52]	@ (8000650 <light_sens_config+0x64>)
 800061a:	463b      	mov	r3, r7
 800061c:	6812      	ldr	r2, [r2, #0]
 800061e:	4611      	mov	r1, r2
 8000620:	8019      	strh	r1, [r3, #0]
 8000622:	3302      	adds	r3, #2
 8000624:	0c12      	lsrs	r2, r2, #16
 8000626:	701a      	strb	r2, [r3, #0]
        sens_PSM_reg_addr,
        (sens_psm_write >> 8) & 0xFF,     // MSB først
        sens_psm_write & 0xFF    // LSB av psm
    };

	size_t transmit_PSM_size = sizeof(config_PSM_write);
 8000628:	2303      	movs	r3, #3
 800062a:	60bb      	str	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c1, sens_slave_addr<< 1, config_PSM_write, transmit_PSM_size, 200);
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	b29b      	uxth	r3, r3
 8000630:	463a      	mov	r2, r7
 8000632:	21c8      	movs	r1, #200	@ 0xc8
 8000634:	9100      	str	r1, [sp, #0]
 8000636:	2120      	movs	r1, #32
 8000638:	4804      	ldr	r0, [pc, #16]	@ (800064c <light_sens_config+0x60>)
 800063a:	f001 f8cd 	bl	80017d8 <HAL_I2C_Master_Transmit>
};
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	08008254 	.word	0x08008254
 800064c:	200000b4 	.word	0x200000b4
 8000650:	08008258 	.word	0x08008258

08000654 <light_sens_thread_func>:

void light_sens_thread_func(){
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af02      	add	r7, sp, #8

	while(true){

		//får flagget
        uint32_t this_flag = osEventFlagsWait(get_flag_id(), 0x02, osFlagsWaitAny, osWaitForever);
 800065a:	f000 f997 	bl	800098c <get_flag_id>
 800065e:	f04f 33ff 	mov.w	r3, #4294967295
 8000662:	2200      	movs	r2, #0
 8000664:	2102      	movs	r1, #2
 8000666:	f003 fcbc 	bl	8003fe2 <osEventFlagsWait>
 800066a:	60f8      	str	r0, [r7, #12]

        //aktiverer thread og tømmer flagg
		if(this_flag & 0x02){
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	f003 0302 	and.w	r3, r3, #2
 8000672:	2b00      	cmp	r3, #0
 8000674:	d00b      	beq.n	800068e <light_sens_thread_func+0x3a>
			light_sens_active = true;
 8000676:	4b3b      	ldr	r3, [pc, #236]	@ (8000764 <light_sens_thread_func+0x110>)
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
			light_sens_config();
 800067c:	f7ff ffb6 	bl	80005ec <light_sens_config>
            osEventFlagsClear(get_flag_id(), 0x02);
 8000680:	f000 f984 	bl	800098c <get_flag_id>
 8000684:	4603      	mov	r3, r0
 8000686:	2102      	movs	r1, #2
 8000688:	4618      	mov	r0, r3
 800068a:	f003 fc79 	bl	8003f80 <osEventFlagsClear>
		}


		if(light_sens_active){
 800068e:	4b35      	ldr	r3, [pc, #212]	@ (8000764 <light_sens_thread_func+0x110>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d060      	beq.n	8000758 <light_sens_thread_func+0x104>
			//sikrer at i2c pins ikke blir brukt
			osStatus_t I2C_status = osMutexAcquire(get_i2c_mutex_id(), osWaitForever);
 8000696:	f000 f985 	bl	80009a4 <get_i2c_mutex_id>
 800069a:	4603      	mov	r3, r0
 800069c:	f04f 31ff 	mov.w	r1, #4294967295
 80006a0:	4618      	mov	r0, r3
 80006a2:	f003 fd89 	bl	80041b8 <osMutexAcquire>
 80006a6:	60b8      	str	r0, [r7, #8]

			if(I2C_status==osOK){
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d154      	bne.n	8000758 <light_sens_thread_func+0x104>
				// transmitter at jeg vil hente fra output register
				uint8_t output_reg_addr = sens__HighRes_output_reg_addr;
 80006ae:	2304      	movs	r3, #4
 80006b0:	71fb      	strb	r3, [r7, #7]
				transmit_status = HAL_I2C_Master_Transmit(&hi2c1, sens_slave_addr << 1, &output_reg_addr, 1, 200);
 80006b2:	1dfa      	adds	r2, r7, #7
 80006b4:	23c8      	movs	r3, #200	@ 0xc8
 80006b6:	9300      	str	r3, [sp, #0]
 80006b8:	2301      	movs	r3, #1
 80006ba:	2120      	movs	r1, #32
 80006bc:	482a      	ldr	r0, [pc, #168]	@ (8000768 <light_sens_thread_func+0x114>)
 80006be:	f001 f88b 	bl	80017d8 <HAL_I2C_Master_Transmit>
 80006c2:	4603      	mov	r3, r0
 80006c4:	461a      	mov	r2, r3
 80006c6:	4b29      	ldr	r3, [pc, #164]	@ (800076c <light_sens_thread_func+0x118>)
 80006c8:	701a      	strb	r2, [r3, #0]

			    if (transmit_status == HAL_OK) {
 80006ca:	4b28      	ldr	r3, [pc, #160]	@ (800076c <light_sens_thread_func+0x118>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d12f      	bne.n	8000732 <light_sens_thread_func+0xde>
			        // leser berdien
			        uint8_t rx_buffer[2];  // buffer for output dataen
			        transmit_status = HAL_I2C_Master_Receive(&hi2c1, (sens_slave_addr << 1) + 1, rx_buffer, 2, 200);
 80006d2:	1d3a      	adds	r2, r7, #4
 80006d4:	23c8      	movs	r3, #200	@ 0xc8
 80006d6:	9300      	str	r3, [sp, #0]
 80006d8:	2302      	movs	r3, #2
 80006da:	2121      	movs	r1, #33	@ 0x21
 80006dc:	4822      	ldr	r0, [pc, #136]	@ (8000768 <light_sens_thread_func+0x114>)
 80006de:	f001 f979 	bl	80019d4 <HAL_I2C_Master_Receive>
 80006e2:	4603      	mov	r3, r0
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b21      	ldr	r3, [pc, #132]	@ (800076c <light_sens_thread_func+0x118>)
 80006e8:	701a      	strb	r2, [r3, #0]

			        if (transmit_status == HAL_OK) {
 80006ea:	4b20      	ldr	r3, [pc, #128]	@ (800076c <light_sens_thread_func+0x118>)
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d111      	bne.n	8000716 <light_sens_thread_func+0xc2>
			            // kombinere MSB og LSB siden light sesnor sender MSB først
			            light_sens_output = (rx_buffer[0] << 8) | rx_buffer[1];
 80006f2:	793b      	ldrb	r3, [r7, #4]
 80006f4:	b21b      	sxth	r3, r3
 80006f6:	021b      	lsls	r3, r3, #8
 80006f8:	b21a      	sxth	r2, r3
 80006fa:	797b      	ldrb	r3, [r7, #5]
 80006fc:	b21b      	sxth	r3, r3
 80006fe:	4313      	orrs	r3, r2
 8000700:	b21b      	sxth	r3, r3
 8000702:	b29a      	uxth	r2, r3
 8000704:	4b1a      	ldr	r3, [pc, #104]	@ (8000770 <light_sens_thread_func+0x11c>)
 8000706:	801a      	strh	r2, [r3, #0]
			            print("light sensor value: %d\n", light_sens_output);
 8000708:	4b19      	ldr	r3, [pc, #100]	@ (8000770 <light_sens_thread_func+0x11c>)
 800070a:	881b      	ldrh	r3, [r3, #0]
 800070c:	4619      	mov	r1, r3
 800070e:	4819      	ldr	r0, [pc, #100]	@ (8000774 <light_sens_thread_func+0x120>)
 8000710:	f000 f868 	bl	80007e4 <print>
 8000714:	e01a      	b.n	800074c <light_sens_thread_func+0xf8>
			        } else {
			            print("I2C receive failed\n");
 8000716:	4818      	ldr	r0, [pc, #96]	@ (8000778 <light_sens_thread_func+0x124>)
 8000718:	f000 f864 	bl	80007e4 <print>
			            //aktiverer detekajon og deaktiverer thread while loop
			            osEventFlagsSet(get_flag_id(), 0x08);
 800071c:	f000 f936 	bl	800098c <get_flag_id>
 8000720:	4603      	mov	r3, r0
 8000722:	2108      	movs	r1, #8
 8000724:	4618      	mov	r0, r3
 8000726:	f003 fbe9 	bl	8003efc <osEventFlagsSet>
			            light_sens_active=false;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <light_sens_thread_func+0x110>)
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
 8000730:	e00c      	b.n	800074c <light_sens_thread_func+0xf8>
			        }
			    } else {
		            //aktiverer detekajon og deaktiverer thread while loop
			        print("I2C transmit failed (register address)\n");
 8000732:	4812      	ldr	r0, [pc, #72]	@ (800077c <light_sens_thread_func+0x128>)
 8000734:	f000 f856 	bl	80007e4 <print>
			        osEventFlagsSet(get_flag_id(), 0x08);
 8000738:	f000 f928 	bl	800098c <get_flag_id>
 800073c:	4603      	mov	r3, r0
 800073e:	2108      	movs	r1, #8
 8000740:	4618      	mov	r0, r3
 8000742:	f003 fbdb 	bl	8003efc <osEventFlagsSet>
			        light_sens_active=false;
 8000746:	4b07      	ldr	r3, [pc, #28]	@ (8000764 <light_sens_thread_func+0x110>)
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
			    }

			    osMutexRelease(get_i2c_mutex_id());
 800074c:	f000 f92a 	bl	80009a4 <get_i2c_mutex_id>
 8000750:	4603      	mov	r3, r0
 8000752:	4618      	mov	r0, r3
 8000754:	f003 fd7b 	bl	800424e <osMutexRelease>
			}
		}

		osDelay(2000);
 8000758:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800075c:	f003 fb74 	bl	8003e48 <osDelay>
	while(true){
 8000760:	e77b      	b.n	800065a <light_sens_thread_func+0x6>
 8000762:	bf00      	nop
 8000764:	20000094 	.word	0x20000094
 8000768:	200000b4 	.word	0x200000b4
 800076c:	20000095 	.word	0x20000095
 8000770:	20000096 	.word	0x20000096
 8000774:	0800825c 	.word	0x0800825c
 8000778:	08008274 	.word	0x08008274
 800077c:	08008288 	.word	0x08008288

08000780 <light_sens_INIT>:
	}
};



void light_sens_INIT(){
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	@ 0x28
 8000784:	af00      	add	r7, sp, #0

    const osThreadAttr_t lightsens_thread_attr = {
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2224      	movs	r2, #36	@ 0x24
 800078a:	2100      	movs	r1, #0
 800078c:	4618      	mov	r0, r3
 800078e:	f007 f8d7 	bl	8007940 <memset>
 8000792:	4b0a      	ldr	r3, [pc, #40]	@ (80007bc <light_sens_INIT+0x3c>)
 8000794:	607b      	str	r3, [r7, #4]
 8000796:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800079a:	61bb      	str	r3, [r7, #24]
 800079c:	2318      	movs	r3, #24
 800079e:	61fb      	str	r3, [r7, #28]
        .name = "light_sensor_thread",
        .stack_size = 1024,
        .priority = osPriorityNormal,
    };

    lightsens_thread_id = osThreadNew(light_sens_thread_func, NULL, &lightsens_thread_attr);
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	461a      	mov	r2, r3
 80007a4:	2100      	movs	r1, #0
 80007a6:	4806      	ldr	r0, [pc, #24]	@ (80007c0 <light_sens_INIT+0x40>)
 80007a8:	f003 fabc 	bl	8003d24 <osThreadNew>
 80007ac:	4603      	mov	r3, r0
 80007ae:	4a05      	ldr	r2, [pc, #20]	@ (80007c4 <light_sens_INIT+0x44>)
 80007b0:	6013      	str	r3, [r2, #0]


}
 80007b2:	bf00      	nop
 80007b4:	3728      	adds	r7, #40	@ 0x28
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	080082b0 	.word	0x080082b0
 80007c0:	08000655 	.word	0x08000655
 80007c4:	20000098 	.word	0x20000098

080007c8 <myapp>:
#include "print.h"
#include "sens_detect.h"
#include "light_sens.h"


void myapp(){
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0

	print("starting process ....\n");
 80007cc:	4804      	ldr	r0, [pc, #16]	@ (80007e0 <myapp+0x18>)
 80007ce:	f000 f809 	bl	80007e4 <print>

	detect_INIT();
 80007d2:	f000 f8a7 	bl	8000924 <detect_INIT>
	light_sens_INIT();
 80007d6:	f7ff ffd3 	bl	8000780 <light_sens_INIT>
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	080082c4 	.word	0x080082c4

080007e4 <print>:
#include <stdarg.h>
#include <string.h>


void print(char *str, ...)
{
 80007e4:	b40f      	push	{r0, r1, r2, r3}
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b0c2      	sub	sp, #264	@ 0x108
 80007ea:	af00      	add	r7, sp, #0
    char buffer[256];

    va_list variables;
    va_start(variables, str);
 80007ec:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80007f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80007f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80007f8:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, 256, str, variables);
 80007fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80007fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000802:	1d38      	adds	r0, r7, #4
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800080a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800080e:	f007 f889 	bl	8007924 <vsniprintf>
    va_end(variables);

    uint16_t size_of_buffer=strlen(buffer);
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	4618      	mov	r0, r3
 8000816:	f7ff fcfb 	bl	8000210 <strlen>
 800081a:	4603      	mov	r3, r0
 800081c:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
    HAL_UART_Transmit(&huart2, (uint8_t *)buffer, size_of_buffer, HAL_MAX_DELAY);
 8000820:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8000824:	1d39      	adds	r1, r7, #4
 8000826:	f04f 33ff 	mov.w	r3, #4294967295
 800082a:	4805      	ldr	r0, [pc, #20]	@ (8000840 <print+0x5c>)
 800082c:	f002 fe40 	bl	80034b0 <HAL_UART_Transmit>
}
 8000830:	bf00      	nop
 8000832:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000836:	46bd      	mov	sp, r7
 8000838:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800083c:	b004      	add	sp, #16
 800083e:	4770      	bx	lr
 8000840:	2000010c 	.word	0x2000010c

08000844 <detect_thread_func>:
osEventFlagsId_t sensors_flag_id;
osMutexId_t I2C_mutex_id;
osStatus_t mutex_status;


void detect_thread_func(){
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0

	while(true){

		mutex_status = osMutexAcquire(I2C_mutex_id, osWaitForever);
 800084a:	4b2d      	ldr	r3, [pc, #180]	@ (8000900 <detect_thread_func+0xbc>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f04f 31ff 	mov.w	r1, #4294967295
 8000852:	4618      	mov	r0, r3
 8000854:	f003 fcb0 	bl	80041b8 <osMutexAcquire>
 8000858:	4603      	mov	r3, r0
 800085a:	4a2a      	ldr	r2, [pc, #168]	@ (8000904 <detect_thread_func+0xc0>)
 800085c:	6013      	str	r3, [r2, #0]

		if(mutex_status == osOK){
 800085e:	4b29      	ldr	r3, [pc, #164]	@ (8000904 <detect_thread_func+0xc0>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d148      	bne.n	80008f8 <detect_thread_func+0xb4>

			for (int i=0; i<3; i++){
 8000866:	2300      	movs	r3, #0
 8000868:	607b      	str	r3, [r7, #4]
 800086a:	e041      	b.n	80008f0 <detect_thread_func+0xac>
				detected_status = HAL_I2C_IsDeviceReady(&hi2c1, sens_obj_arr[i].sensor_addr << 1, 2, 100);
 800086c:	4a26      	ldr	r2, [pc, #152]	@ (8000908 <detect_thread_func+0xc4>)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	00db      	lsls	r3, r3, #3
 8000872:	4413      	add	r3, r2
 8000874:	791b      	ldrb	r3, [r3, #4]
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	b299      	uxth	r1, r3
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2202      	movs	r2, #2
 800087e:	4823      	ldr	r0, [pc, #140]	@ (800090c <detect_thread_func+0xc8>)
 8000880:	f001 fada 	bl	8001e38 <HAL_I2C_IsDeviceReady>
 8000884:	4603      	mov	r3, r0
 8000886:	461a      	mov	r2, r3
 8000888:	4b21      	ldr	r3, [pc, #132]	@ (8000910 <detect_thread_func+0xcc>)
 800088a:	701a      	strb	r2, [r3, #0]

				    if (detected_status == HAL_OK){
 800088c:	4b20      	ldr	r3, [pc, #128]	@ (8000910 <detect_thread_func+0xcc>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d118      	bne.n	80008c6 <detect_thread_func+0x82>
				        print("device %s is alive\n", sens_obj_arr[i].sensor_name);
 8000894:	4a1c      	ldr	r2, [pc, #112]	@ (8000908 <detect_thread_func+0xc4>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800089c:	4619      	mov	r1, r3
 800089e:	481d      	ldr	r0, [pc, #116]	@ (8000914 <detect_thread_func+0xd0>)
 80008a0:	f7ff ffa0 	bl	80007e4 <print>
		    			osEventFlagsSet(sensors_flag_id, sens_obj_arr[i].flagg);
 80008a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000918 <detect_thread_func+0xd4>)
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	4917      	ldr	r1, [pc, #92]	@ (8000908 <detect_thread_func+0xc4>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	00db      	lsls	r3, r3, #3
 80008ae:	440b      	add	r3, r1
 80008b0:	795b      	ldrb	r3, [r3, #5]
 80008b2:	4619      	mov	r1, r3
 80008b4:	4610      	mov	r0, r2
 80008b6:	f003 fb21 	bl	8003efc <osEventFlagsSet>
		    			osMutexRelease(I2C_mutex_id);
 80008ba:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <detect_thread_func+0xbc>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4618      	mov	r0, r3
 80008c0:	f003 fcc5 	bl	800424e <osMutexRelease>
 80008c4:	e00d      	b.n	80008e2 <detect_thread_func+0x9e>
				    } else {
				    	print("!!!! device %s not active\n", sens_obj_arr[i].sensor_name);
 80008c6:	4a10      	ldr	r2, [pc, #64]	@ (8000908 <detect_thread_func+0xc4>)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80008ce:	4619      	mov	r1, r3
 80008d0:	4812      	ldr	r0, [pc, #72]	@ (800091c <detect_thread_func+0xd8>)
 80008d2:	f7ff ff87 	bl	80007e4 <print>
		    			osEventFlagsSet(sensors_flag_id, searching_flagg);
 80008d6:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <detect_thread_func+0xd4>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2108      	movs	r1, #8
 80008dc:	4618      	mov	r0, r3
 80008de:	f003 fb0d 	bl	8003efc <osEventFlagsSet>

				    }

				osDelay(500);
 80008e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008e6:	f003 faaf 	bl	8003e48 <osDelay>
			for (int i=0; i<3; i++){
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	3301      	adds	r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	ddba      	ble.n	800086c <detect_thread_func+0x28>
 80008f6:	e7a8      	b.n	800084a <detect_thread_func+0x6>

			}

		} else {
			print("i2c mutex failed");
 80008f8:	4809      	ldr	r0, [pc, #36]	@ (8000920 <detect_thread_func+0xdc>)
 80008fa:	f7ff ff73 	bl	80007e4 <print>
		mutex_status = osMutexAcquire(I2C_mutex_id, osWaitForever);
 80008fe:	e7a4      	b.n	800084a <detect_thread_func+0x6>
 8000900:	200000a8 	.word	0x200000a8
 8000904:	200000ac 	.word	0x200000ac
 8000908:	20000000 	.word	0x20000000
 800090c:	200000b4 	.word	0x200000b4
 8000910:	2000009c 	.word	0x2000009c
 8000914:	0800830c 	.word	0x0800830c
 8000918:	200000a4 	.word	0x200000a4
 800091c:	08008320 	.word	0x08008320
 8000920:	0800833c 	.word	0x0800833c

08000924 <detect_INIT>:

	}
}


void detect_INIT(){
 8000924:	b580      	push	{r7, lr}
 8000926:	b08a      	sub	sp, #40	@ 0x28
 8000928:	af00      	add	r7, sp, #0

    sensors_flag_id = osEventFlagsNew(NULL);
 800092a:	2000      	movs	r0, #0
 800092c:	f003 faa7 	bl	8003e7e <osEventFlagsNew>
 8000930:	4603      	mov	r3, r0
 8000932:	4a11      	ldr	r2, [pc, #68]	@ (8000978 <detect_INIT+0x54>)
 8000934:	6013      	str	r3, [r2, #0]

    I2C_mutex_id = osMutexNew(NULL);
 8000936:	2000      	movs	r0, #0
 8000938:	f003 fbb8 	bl	80040ac <osMutexNew>
 800093c:	4603      	mov	r3, r0
 800093e:	4a0f      	ldr	r2, [pc, #60]	@ (800097c <detect_INIT+0x58>)
 8000940:	6013      	str	r3, [r2, #0]


    const osThreadAttr_t detect_thread_attr = {
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2224      	movs	r2, #36	@ 0x24
 8000946:	2100      	movs	r1, #0
 8000948:	4618      	mov	r0, r3
 800094a:	f006 fff9 	bl	8007940 <memset>
 800094e:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <detect_INIT+0x5c>)
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000956:	61bb      	str	r3, [r7, #24]
 8000958:	2318      	movs	r3, #24
 800095a:	61fb      	str	r3, [r7, #28]
        .name = "sensor_detection_thread",
        .stack_size = 1024,
        .priority = osPriorityNormal,
    };

    detect_thread_id = osThreadNew(detect_thread_func, NULL, &detect_thread_attr);
 800095c:	1d3b      	adds	r3, r7, #4
 800095e:	461a      	mov	r2, r3
 8000960:	2100      	movs	r1, #0
 8000962:	4808      	ldr	r0, [pc, #32]	@ (8000984 <detect_INIT+0x60>)
 8000964:	f003 f9de 	bl	8003d24 <osThreadNew>
 8000968:	4603      	mov	r3, r0
 800096a:	4a07      	ldr	r2, [pc, #28]	@ (8000988 <detect_INIT+0x64>)
 800096c:	6013      	str	r3, [r2, #0]

}
 800096e:	bf00      	nop
 8000970:	3728      	adds	r7, #40	@ 0x28
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	200000a4 	.word	0x200000a4
 800097c:	200000a8 	.word	0x200000a8
 8000980:	08008350 	.word	0x08008350
 8000984:	08000845 	.word	0x08000845
 8000988:	200000a0 	.word	0x200000a0

0800098c <get_flag_id>:

osEventFlagsId_t get_flag_id() {
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
    return sensors_flag_id;
 8000990:	4b03      	ldr	r3, [pc, #12]	@ (80009a0 <get_flag_id+0x14>)
 8000992:	681b      	ldr	r3, [r3, #0]
}
 8000994:	4618      	mov	r0, r3
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	200000a4 	.word	0x200000a4

080009a4 <get_i2c_mutex_id>:

osMutexId_t get_i2c_mutex_id() {
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
    return I2C_mutex_id;
 80009a8:	4b03      	ldr	r3, [pc, #12]	@ (80009b8 <get_i2c_mutex_id+0x14>)
 80009aa:	681b      	ldr	r3, [r3, #0]
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	200000a8 	.word	0x200000a8

080009bc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80009c0:	4a04      	ldr	r2, [pc, #16]	@ (80009d4 <MX_FREERTOS_Init+0x18>)
 80009c2:	2100      	movs	r1, #0
 80009c4:	4804      	ldr	r0, [pc, #16]	@ (80009d8 <MX_FREERTOS_Init+0x1c>)
 80009c6:	f003 f9ad 	bl	8003d24 <osThreadNew>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4a03      	ldr	r2, [pc, #12]	@ (80009dc <MX_FREERTOS_Init+0x20>)
 80009ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	0800838c 	.word	0x0800838c
 80009d8:	080009e1 	.word	0x080009e1
 80009dc:	200000b0 	.word	0x200000b0

080009e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80009e8:	2001      	movs	r0, #1
 80009ea:	f003 fa2d 	bl	8003e48 <osDelay>
 80009ee:	e7fb      	b.n	80009e8 <StartDefaultTask+0x8>

080009f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08a      	sub	sp, #40	@ 0x28
 80009f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a10:	f043 0304 	orr.w	r3, r3, #4
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0304 	and.w	r3, r3, #4
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	4b26      	ldr	r3, [pc, #152]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	4a25      	ldr	r2, [pc, #148]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a32:	4b23      	ldr	r3, [pc, #140]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	4a17      	ldr	r2, [pc, #92]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <MX_GPIO_Init+0xd0>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_LED_GPIO_Port, Test_LED_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2120      	movs	r1, #32
 8000a7a:	4812      	ldr	r0, [pc, #72]	@ (8000ac4 <MX_GPIO_Init+0xd4>)
 8000a7c:	f000 fd4e 	bl	800151c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a86:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a90:	f107 0314 	add.w	r3, r7, #20
 8000a94:	4619      	mov	r1, r3
 8000a96:	480c      	ldr	r0, [pc, #48]	@ (8000ac8 <MX_GPIO_Init+0xd8>)
 8000a98:	f000 fbac 	bl	80011f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Test_LED_Pin */
  GPIO_InitStruct.Pin = Test_LED_Pin;
 8000a9c:	2320      	movs	r3, #32
 8000a9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Test_LED_GPIO_Port, &GPIO_InitStruct);
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4804      	ldr	r0, [pc, #16]	@ (8000ac4 <MX_GPIO_Init+0xd4>)
 8000ab4:	f000 fb9e 	bl	80011f4 <HAL_GPIO_Init>

}
 8000ab8:	bf00      	nop
 8000aba:	3728      	adds	r7, #40	@ 0x28
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	40020000 	.word	0x40020000
 8000ac8:	40020800 	.word	0x40020800

08000acc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000ad2:	4a13      	ldr	r2, [pc, #76]	@ (8000b20 <MX_I2C1_Init+0x54>)
 8000ad4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000ad8:	4a12      	ldr	r2, [pc, #72]	@ (8000b24 <MX_I2C1_Init+0x58>)
 8000ada:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000aea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000aee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000af0:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000afc:	4b07      	ldr	r3, [pc, #28]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b08:	4804      	ldr	r0, [pc, #16]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000b0a:	f000 fd21 	bl	8001550 <HAL_I2C_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b14:	f000 f8d8 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200000b4 	.word	0x200000b4
 8000b20:	40005400 	.word	0x40005400
 8000b24:	000186a0 	.word	0x000186a0

08000b28 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08a      	sub	sp, #40	@ 0x28
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a19      	ldr	r2, [pc, #100]	@ (8000bac <HAL_I2C_MspInit+0x84>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d12c      	bne.n	8000ba4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	4a17      	ldr	r2, [pc, #92]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b54:	f043 0302 	orr.w	r3, r3, #2
 8000b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	f003 0302 	and.w	r3, r3, #2
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b66:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b6c:	2312      	movs	r3, #18
 8000b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b74:	2303      	movs	r3, #3
 8000b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b78:	2304      	movs	r3, #4
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	4619      	mov	r1, r3
 8000b82:	480c      	ldr	r0, [pc, #48]	@ (8000bb4 <HAL_I2C_MspInit+0x8c>)
 8000b84:	f000 fb36 	bl	80011f4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b90:	4a07      	ldr	r2, [pc, #28]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b96:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b98:	4b05      	ldr	r3, [pc, #20]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ba4:	bf00      	nop
 8000ba6:	3728      	adds	r7, #40	@ 0x28
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40005400 	.word	0x40005400
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40020400 	.word	0x40020400

08000bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bbc:	f000 f9c2 	bl	8000f44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc0:	f000 f810 	bl	8000be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc4:	f7ff ff14 	bl	80009f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bc8:	f000 f920 	bl	8000e0c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000bcc:	f7ff ff7e 	bl	8000acc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000bd0:	f003 f85e 	bl	8003c90 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000bd4:	f7ff fef2 	bl	80009bc <MX_FREERTOS_Init>
  myapp();
 8000bd8:	f7ff fdf6 	bl	80007c8 <myapp>
  /* Start scheduler */
  osKernelStart();
 8000bdc:	f003 f87c 	bl	8003cd8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <main+0x28>

08000be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b094      	sub	sp, #80	@ 0x50
 8000be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bea:	f107 031c 	add.w	r3, r7, #28
 8000bee:	2234      	movs	r2, #52	@ 0x34
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f006 fea4 	bl	8007940 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf8:	f107 0308 	add.w	r3, r7, #8
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c08:	2300      	movs	r3, #0
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc0 <SystemClock_Config+0xdc>)
 8000c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c10:	4a2b      	ldr	r2, [pc, #172]	@ (8000cc0 <SystemClock_Config+0xdc>)
 8000c12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c16:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c18:	4b29      	ldr	r3, [pc, #164]	@ (8000cc0 <SystemClock_Config+0xdc>)
 8000c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c24:	2300      	movs	r3, #0
 8000c26:	603b      	str	r3, [r7, #0]
 8000c28:	4b26      	ldr	r3, [pc, #152]	@ (8000cc4 <SystemClock_Config+0xe0>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a25      	ldr	r2, [pc, #148]	@ (8000cc4 <SystemClock_Config+0xe0>)
 8000c2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c32:	6013      	str	r3, [r2, #0]
 8000c34:	4b23      	ldr	r3, [pc, #140]	@ (8000cc4 <SystemClock_Config+0xe0>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c3c:	603b      	str	r3, [r7, #0]
 8000c3e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c40:	2302      	movs	r3, #2
 8000c42:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c44:	2301      	movs	r3, #1
 8000c46:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c48:	2310      	movs	r3, #16
 8000c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c50:	2300      	movs	r3, #0
 8000c52:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c54:	2308      	movs	r3, #8
 8000c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000c58:	23b4      	movs	r3, #180	@ 0xb4
 8000c5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c60:	2302      	movs	r3, #2
 8000c62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c64:	2302      	movs	r3, #2
 8000c66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c68:	f107 031c 	add.w	r3, r7, #28
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f002 f931 	bl	8002ed4 <HAL_RCC_OscConfig>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c78:	f000 f826 	bl	8000cc8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000c7c:	f001 fd90 	bl	80027a0 <HAL_PWREx_EnableOverDrive>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000c86:	f000 f81f 	bl	8000cc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c8a:	230f      	movs	r3, #15
 8000c8c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c96:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ca0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ca2:	f107 0308 	add.w	r3, r7, #8
 8000ca6:	2105      	movs	r1, #5
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f001 fdc9 	bl	8002840 <HAL_RCC_ClockConfig>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000cb4:	f000 f808 	bl	8000cc8 <Error_Handler>
  }
}
 8000cb8:	bf00      	nop
 8000cba:	3750      	adds	r7, #80	@ 0x50
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40023800 	.word	0x40023800
 8000cc4:	40007000 	.word	0x40007000

08000cc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ccc:	b672      	cpsid	i
}
 8000cce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <Error_Handler+0x8>

08000cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	607b      	str	r3, [r7, #4]
 8000cde:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <HAL_MspInit+0x54>)
 8000ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ce2:	4a11      	ldr	r2, [pc, #68]	@ (8000d28 <HAL_MspInit+0x54>)
 8000ce4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cea:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <HAL_MspInit+0x54>)
 8000cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cf2:	607b      	str	r3, [r7, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000d28 <HAL_MspInit+0x54>)
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000d28 <HAL_MspInit+0x54>)
 8000d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d06:	4b08      	ldr	r3, [pc, #32]	@ (8000d28 <HAL_MspInit+0x54>)
 8000d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d0e:	603b      	str	r3, [r7, #0]
 8000d10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	210f      	movs	r1, #15
 8000d16:	f06f 0001 	mvn.w	r0, #1
 8000d1a:	f000 fa42 	bl	80011a2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40023800 	.word	0x40023800

08000d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <NMI_Handler+0x4>

08000d34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <HardFault_Handler+0x4>

08000d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <MemManage_Handler+0x4>

08000d44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d48:	bf00      	nop
 8000d4a:	e7fd      	b.n	8000d48 <BusFault_Handler+0x4>

08000d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <UsageFault_Handler+0x4>

08000d54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d58:	bf00      	nop
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr

08000d62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d66:	f000 f93f 	bl	8000fe8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000d6a:	f005 fbfb 	bl	8006564 <xTaskGetSchedulerState>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d001      	beq.n	8000d78 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000d74:	f006 fb28 	bl	80073c8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d84:	4a14      	ldr	r2, [pc, #80]	@ (8000dd8 <_sbrk+0x5c>)
 8000d86:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <_sbrk+0x60>)
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d90:	4b13      	ldr	r3, [pc, #76]	@ (8000de0 <_sbrk+0x64>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d102      	bne.n	8000d9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d98:	4b11      	ldr	r3, [pc, #68]	@ (8000de0 <_sbrk+0x64>)
 8000d9a:	4a12      	ldr	r2, [pc, #72]	@ (8000de4 <_sbrk+0x68>)
 8000d9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9e:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <_sbrk+0x64>)
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4413      	add	r3, r2
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d207      	bcs.n	8000dbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dac:	f006 fdd0 	bl	8007950 <__errno>
 8000db0:	4603      	mov	r3, r0
 8000db2:	220c      	movs	r2, #12
 8000db4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dba:	e009      	b.n	8000dd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dbc:	4b08      	ldr	r3, [pc, #32]	@ (8000de0 <_sbrk+0x64>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dc2:	4b07      	ldr	r3, [pc, #28]	@ (8000de0 <_sbrk+0x64>)
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4413      	add	r3, r2
 8000dca:	4a05      	ldr	r2, [pc, #20]	@ (8000de0 <_sbrk+0x64>)
 8000dcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dce:	68fb      	ldr	r3, [r7, #12]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3718      	adds	r7, #24
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20020000 	.word	0x20020000
 8000ddc:	00000400 	.word	0x00000400
 8000de0:	20000108 	.word	0x20000108
 8000de4:	20004bf0 	.word	0x20004bf0

08000de8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dec:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <SystemInit+0x20>)
 8000dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000df2:	4a05      	ldr	r2, [pc, #20]	@ (8000e08 <SystemInit+0x20>)
 8000df4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e10:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e12:	4a12      	ldr	r2, [pc, #72]	@ (8000e5c <MX_USART2_UART_Init+0x50>)
 8000e14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e16:	4b10      	ldr	r3, [pc, #64]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e30:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e32:	220c      	movs	r2, #12
 8000e34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e36:	4b08      	ldr	r3, [pc, #32]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e42:	4805      	ldr	r0, [pc, #20]	@ (8000e58 <MX_USART2_UART_Init+0x4c>)
 8000e44:	f002 fae4 	bl	8003410 <HAL_UART_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e4e:	f7ff ff3b 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	2000010c 	.word	0x2000010c
 8000e5c:	40004400 	.word	0x40004400

08000e60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08a      	sub	sp, #40	@ 0x28
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e68:	f107 0314 	add.w	r3, r7, #20
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
 8000e76:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a19      	ldr	r2, [pc, #100]	@ (8000ee4 <HAL_UART_MspInit+0x84>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d12b      	bne.n	8000eda <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	613b      	str	r3, [r7, #16]
 8000e86:	4b18      	ldr	r3, [pc, #96]	@ (8000ee8 <HAL_UART_MspInit+0x88>)
 8000e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e8a:	4a17      	ldr	r2, [pc, #92]	@ (8000ee8 <HAL_UART_MspInit+0x88>)
 8000e8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e92:	4b15      	ldr	r3, [pc, #84]	@ (8000ee8 <HAL_UART_MspInit+0x88>)
 8000e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e9a:	613b      	str	r3, [r7, #16]
 8000e9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	4b11      	ldr	r3, [pc, #68]	@ (8000ee8 <HAL_UART_MspInit+0x88>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea6:	4a10      	ldr	r2, [pc, #64]	@ (8000ee8 <HAL_UART_MspInit+0x88>)
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee8 <HAL_UART_MspInit+0x88>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|GPIO_PIN_3;
 8000eba:	230c      	movs	r3, #12
 8000ebc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000eca:	2307      	movs	r3, #7
 8000ecc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ece:	f107 0314 	add.w	r3, r7, #20
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4805      	ldr	r0, [pc, #20]	@ (8000eec <HAL_UART_MspInit+0x8c>)
 8000ed6:	f000 f98d 	bl	80011f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000eda:	bf00      	nop
 8000edc:	3728      	adds	r7, #40	@ 0x28
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40004400 	.word	0x40004400
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40020000 	.word	0x40020000

08000ef0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ef0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f28 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ef4:	f7ff ff78 	bl	8000de8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ef8:	480c      	ldr	r0, [pc, #48]	@ (8000f2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000efa:	490d      	ldr	r1, [pc, #52]	@ (8000f30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000efc:	4a0d      	ldr	r2, [pc, #52]	@ (8000f34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000efe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f00:	e002      	b.n	8000f08 <LoopCopyDataInit>

08000f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f06:	3304      	adds	r3, #4

08000f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f0c:	d3f9      	bcc.n	8000f02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f10:	4c0a      	ldr	r4, [pc, #40]	@ (8000f3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f14:	e001      	b.n	8000f1a <LoopFillZerobss>

08000f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f18:	3204      	adds	r2, #4

08000f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f1c:	d3fb      	bcc.n	8000f16 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f1e:	f006 fd1d 	bl	800795c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f22:	f7ff fe49 	bl	8000bb8 <main>
  bx  lr    
 8000f26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f30:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000f34:	0800840c 	.word	0x0800840c
  ldr r2, =_sbss
 8000f38:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000f3c:	20004bf0 	.word	0x20004bf0

08000f40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f40:	e7fe      	b.n	8000f40 <ADC_IRQHandler>
	...

08000f44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f48:	4b0e      	ldr	r3, [pc, #56]	@ (8000f84 <HAL_Init+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f84 <HAL_Init+0x40>)
 8000f4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f54:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <HAL_Init+0x40>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0a      	ldr	r2, [pc, #40]	@ (8000f84 <HAL_Init+0x40>)
 8000f5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f60:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <HAL_Init+0x40>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a07      	ldr	r2, [pc, #28]	@ (8000f84 <HAL_Init+0x40>)
 8000f66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f000 f90d 	bl	800118c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f72:	200f      	movs	r0, #15
 8000f74:	f000 f808 	bl	8000f88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f78:	f7ff feac 	bl	8000cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40023c00 	.word	0x40023c00

08000f88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f90:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <HAL_InitTick+0x54>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b12      	ldr	r3, [pc, #72]	@ (8000fe0 <HAL_InitTick+0x58>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 f917 	bl	80011da <HAL_SYSTICK_Config>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e00e      	b.n	8000fd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b0f      	cmp	r3, #15
 8000fba:	d80a      	bhi.n	8000fd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc4:	f000 f8ed 	bl	80011a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc8:	4a06      	ldr	r2, [pc, #24]	@ (8000fe4 <HAL_InitTick+0x5c>)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e000      	b.n	8000fd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	20000018 	.word	0x20000018
 8000fe0:	20000020 	.word	0x20000020
 8000fe4:	2000001c 	.word	0x2000001c

08000fe8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <HAL_IncTick+0x20>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b06      	ldr	r3, [pc, #24]	@ (800100c <HAL_IncTick+0x24>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	4a04      	ldr	r2, [pc, #16]	@ (800100c <HAL_IncTick+0x24>)
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000020 	.word	0x20000020
 800100c:	20000154 	.word	0x20000154

08001010 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return uwTick;
 8001014:	4b03      	ldr	r3, [pc, #12]	@ (8001024 <HAL_GetTick+0x14>)
 8001016:	681b      	ldr	r3, [r3, #0]
}
 8001018:	4618      	mov	r0, r3
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	20000154 	.word	0x20000154

08001028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800103e:	68ba      	ldr	r2, [r7, #8]
 8001040:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001044:	4013      	ands	r3, r2
 8001046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001050:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800105a:	4a04      	ldr	r2, [pc, #16]	@ (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	60d3      	str	r3, [r2, #12]
}
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001074:	4b04      	ldr	r3, [pc, #16]	@ (8001088 <__NVIC_GetPriorityGrouping+0x18>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	f003 0307 	and.w	r3, r3, #7
}
 800107e:	4618      	mov	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109c:	2b00      	cmp	r3, #0
 800109e:	db0a      	blt.n	80010b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	490c      	ldr	r1, [pc, #48]	@ (80010d8 <__NVIC_SetPriority+0x4c>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	0112      	lsls	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	440b      	add	r3, r1
 80010b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b4:	e00a      	b.n	80010cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4908      	ldr	r1, [pc, #32]	@ (80010dc <__NVIC_SetPriority+0x50>)
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	3b04      	subs	r3, #4
 80010c4:	0112      	lsls	r2, r2, #4
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	440b      	add	r3, r1
 80010ca:	761a      	strb	r2, [r3, #24]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000e100 	.word	0xe000e100
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	@ 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f1c3 0307 	rsb	r3, r3, #7
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	bf28      	it	cs
 80010fe:	2304      	movcs	r3, #4
 8001100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3304      	adds	r3, #4
 8001106:	2b06      	cmp	r3, #6
 8001108:	d902      	bls.n	8001110 <NVIC_EncodePriority+0x30>
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3b03      	subs	r3, #3
 800110e:	e000      	b.n	8001112 <NVIC_EncodePriority+0x32>
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	f04f 32ff 	mov.w	r2, #4294967295
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43da      	mvns	r2, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	401a      	ands	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001128:	f04f 31ff 	mov.w	r1, #4294967295
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43d9      	mvns	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	4313      	orrs	r3, r2
         );
}
 800113a:	4618      	mov	r0, r3
 800113c:	3724      	adds	r7, #36	@ 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001158:	d301      	bcc.n	800115e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800115a:	2301      	movs	r3, #1
 800115c:	e00f      	b.n	800117e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800115e:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <SysTick_Config+0x40>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3b01      	subs	r3, #1
 8001164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001166:	210f      	movs	r1, #15
 8001168:	f04f 30ff 	mov.w	r0, #4294967295
 800116c:	f7ff ff8e 	bl	800108c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001170:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <SysTick_Config+0x40>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001176:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <SysTick_Config+0x40>)
 8001178:	2207      	movs	r2, #7
 800117a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	e000e010 	.word	0xe000e010

0800118c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ff47 	bl	8001028 <__NVIC_SetPriorityGrouping>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b086      	sub	sp, #24
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	4603      	mov	r3, r0
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
 80011ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011b4:	f7ff ff5c 	bl	8001070 <__NVIC_GetPriorityGrouping>
 80011b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	68b9      	ldr	r1, [r7, #8]
 80011be:	6978      	ldr	r0, [r7, #20]
 80011c0:	f7ff ff8e 	bl	80010e0 <NVIC_EncodePriority>
 80011c4:	4602      	mov	r2, r0
 80011c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ca:	4611      	mov	r1, r2
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ff5d 	bl	800108c <__NVIC_SetPriority>
}
 80011d2:	bf00      	nop
 80011d4:	3718      	adds	r7, #24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b082      	sub	sp, #8
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff ffb0 	bl	8001148 <SysTick_Config>
 80011e8:	4603      	mov	r3, r0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
	...

080011f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b089      	sub	sp, #36	@ 0x24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001206:	2300      	movs	r3, #0
 8001208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800120a:	2300      	movs	r3, #0
 800120c:	61fb      	str	r3, [r7, #28]
 800120e:	e165      	b.n	80014dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001210:	2201      	movs	r2, #1
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	4013      	ands	r3, r2
 8001222:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	429a      	cmp	r2, r3
 800122a:	f040 8154 	bne.w	80014d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f003 0303 	and.w	r3, r3, #3
 8001236:	2b01      	cmp	r3, #1
 8001238:	d005      	beq.n	8001246 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001242:	2b02      	cmp	r3, #2
 8001244:	d130      	bne.n	80012a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	2203      	movs	r2, #3
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	43db      	mvns	r3, r3
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	4013      	ands	r3, r2
 800125c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	68da      	ldr	r2, [r3, #12]
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4313      	orrs	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800127c:	2201      	movs	r2, #1
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	43db      	mvns	r3, r3
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	4013      	ands	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	091b      	lsrs	r3, r3, #4
 8001292:	f003 0201 	and.w	r2, r3, #1
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	4313      	orrs	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 0303 	and.w	r3, r3, #3
 80012b0:	2b03      	cmp	r3, #3
 80012b2:	d017      	beq.n	80012e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	2203      	movs	r2, #3
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	43db      	mvns	r3, r3
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	4013      	ands	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4313      	orrs	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f003 0303 	and.w	r3, r3, #3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d123      	bne.n	8001338 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	08da      	lsrs	r2, r3, #3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3208      	adds	r2, #8
 80012f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	f003 0307 	and.w	r3, r3, #7
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	220f      	movs	r2, #15
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	43db      	mvns	r3, r3
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	4013      	ands	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	691a      	ldr	r2, [r3, #16]
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	f003 0307 	and.w	r3, r3, #7
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	fa02 f303 	lsl.w	r3, r2, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4313      	orrs	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	08da      	lsrs	r2, r3, #3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3208      	adds	r2, #8
 8001332:	69b9      	ldr	r1, [r7, #24]
 8001334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	2203      	movs	r2, #3
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f003 0203 	and.w	r2, r3, #3
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	4313      	orrs	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001374:	2b00      	cmp	r3, #0
 8001376:	f000 80ae 	beq.w	80014d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
 800137e:	4b5d      	ldr	r3, [pc, #372]	@ (80014f4 <HAL_GPIO_Init+0x300>)
 8001380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001382:	4a5c      	ldr	r2, [pc, #368]	@ (80014f4 <HAL_GPIO_Init+0x300>)
 8001384:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001388:	6453      	str	r3, [r2, #68]	@ 0x44
 800138a:	4b5a      	ldr	r3, [pc, #360]	@ (80014f4 <HAL_GPIO_Init+0x300>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001396:	4a58      	ldr	r2, [pc, #352]	@ (80014f8 <HAL_GPIO_Init+0x304>)
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	089b      	lsrs	r3, r3, #2
 800139c:	3302      	adds	r3, #2
 800139e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f003 0303 	and.w	r3, r3, #3
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	220f      	movs	r2, #15
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	43db      	mvns	r3, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4013      	ands	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a4f      	ldr	r2, [pc, #316]	@ (80014fc <HAL_GPIO_Init+0x308>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d025      	beq.n	800140e <HAL_GPIO_Init+0x21a>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a4e      	ldr	r2, [pc, #312]	@ (8001500 <HAL_GPIO_Init+0x30c>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d01f      	beq.n	800140a <HAL_GPIO_Init+0x216>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a4d      	ldr	r2, [pc, #308]	@ (8001504 <HAL_GPIO_Init+0x310>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d019      	beq.n	8001406 <HAL_GPIO_Init+0x212>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a4c      	ldr	r2, [pc, #304]	@ (8001508 <HAL_GPIO_Init+0x314>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d013      	beq.n	8001402 <HAL_GPIO_Init+0x20e>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a4b      	ldr	r2, [pc, #300]	@ (800150c <HAL_GPIO_Init+0x318>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d00d      	beq.n	80013fe <HAL_GPIO_Init+0x20a>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a4a      	ldr	r2, [pc, #296]	@ (8001510 <HAL_GPIO_Init+0x31c>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d007      	beq.n	80013fa <HAL_GPIO_Init+0x206>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a49      	ldr	r2, [pc, #292]	@ (8001514 <HAL_GPIO_Init+0x320>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d101      	bne.n	80013f6 <HAL_GPIO_Init+0x202>
 80013f2:	2306      	movs	r3, #6
 80013f4:	e00c      	b.n	8001410 <HAL_GPIO_Init+0x21c>
 80013f6:	2307      	movs	r3, #7
 80013f8:	e00a      	b.n	8001410 <HAL_GPIO_Init+0x21c>
 80013fa:	2305      	movs	r3, #5
 80013fc:	e008      	b.n	8001410 <HAL_GPIO_Init+0x21c>
 80013fe:	2304      	movs	r3, #4
 8001400:	e006      	b.n	8001410 <HAL_GPIO_Init+0x21c>
 8001402:	2303      	movs	r3, #3
 8001404:	e004      	b.n	8001410 <HAL_GPIO_Init+0x21c>
 8001406:	2302      	movs	r3, #2
 8001408:	e002      	b.n	8001410 <HAL_GPIO_Init+0x21c>
 800140a:	2301      	movs	r3, #1
 800140c:	e000      	b.n	8001410 <HAL_GPIO_Init+0x21c>
 800140e:	2300      	movs	r3, #0
 8001410:	69fa      	ldr	r2, [r7, #28]
 8001412:	f002 0203 	and.w	r2, r2, #3
 8001416:	0092      	lsls	r2, r2, #2
 8001418:	4093      	lsls	r3, r2
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4313      	orrs	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001420:	4935      	ldr	r1, [pc, #212]	@ (80014f8 <HAL_GPIO_Init+0x304>)
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	089b      	lsrs	r3, r3, #2
 8001426:	3302      	adds	r3, #2
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800142e:	4b3a      	ldr	r3, [pc, #232]	@ (8001518 <HAL_GPIO_Init+0x324>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	43db      	mvns	r3, r3
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	4013      	ands	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800144a:	69ba      	ldr	r2, [r7, #24]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	4313      	orrs	r3, r2
 8001450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001452:	4a31      	ldr	r2, [pc, #196]	@ (8001518 <HAL_GPIO_Init+0x324>)
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001458:	4b2f      	ldr	r3, [pc, #188]	@ (8001518 <HAL_GPIO_Init+0x324>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	43db      	mvns	r3, r3
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4013      	ands	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001470:	2b00      	cmp	r3, #0
 8001472:	d003      	beq.n	800147c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	4313      	orrs	r3, r2
 800147a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800147c:	4a26      	ldr	r2, [pc, #152]	@ (8001518 <HAL_GPIO_Init+0x324>)
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001482:	4b25      	ldr	r3, [pc, #148]	@ (8001518 <HAL_GPIO_Init+0x324>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	43db      	mvns	r3, r3
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	4013      	ands	r3, r2
 8001490:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001518 <HAL_GPIO_Init+0x324>)
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <HAL_GPIO_Init+0x324>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4013      	ands	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014d0:	4a11      	ldr	r2, [pc, #68]	@ (8001518 <HAL_GPIO_Init+0x324>)
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3301      	adds	r3, #1
 80014da:	61fb      	str	r3, [r7, #28]
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	2b0f      	cmp	r3, #15
 80014e0:	f67f ae96 	bls.w	8001210 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014e4:	bf00      	nop
 80014e6:	bf00      	nop
 80014e8:	3724      	adds	r7, #36	@ 0x24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40013800 	.word	0x40013800
 80014fc:	40020000 	.word	0x40020000
 8001500:	40020400 	.word	0x40020400
 8001504:	40020800 	.word	0x40020800
 8001508:	40020c00 	.word	0x40020c00
 800150c:	40021000 	.word	0x40021000
 8001510:	40021400 	.word	0x40021400
 8001514:	40021800 	.word	0x40021800
 8001518:	40013c00 	.word	0x40013c00

0800151c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	460b      	mov	r3, r1
 8001526:	807b      	strh	r3, [r7, #2]
 8001528:	4613      	mov	r3, r2
 800152a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800152c:	787b      	ldrb	r3, [r7, #1]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001532:	887a      	ldrh	r2, [r7, #2]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001538:	e003      	b.n	8001542 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800153a:	887b      	ldrh	r3, [r7, #2]
 800153c:	041a      	lsls	r2, r3, #16
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	619a      	str	r2, [r3, #24]
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
	...

08001550 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d101      	bne.n	8001562 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e12b      	b.n	80017ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d106      	bne.n	800157c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff fad6 	bl	8000b28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2224      	movs	r2, #36	@ 0x24
 8001580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f022 0201 	bic.w	r2, r2, #1
 8001592:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80015a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80015b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80015b4:	f001 fa36 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>
 80015b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	4a81      	ldr	r2, [pc, #516]	@ (80017c4 <HAL_I2C_Init+0x274>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d807      	bhi.n	80015d4 <HAL_I2C_Init+0x84>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4a80      	ldr	r2, [pc, #512]	@ (80017c8 <HAL_I2C_Init+0x278>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	bf94      	ite	ls
 80015cc:	2301      	movls	r3, #1
 80015ce:	2300      	movhi	r3, #0
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	e006      	b.n	80015e2 <HAL_I2C_Init+0x92>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4a7d      	ldr	r2, [pc, #500]	@ (80017cc <HAL_I2C_Init+0x27c>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	bf94      	ite	ls
 80015dc:	2301      	movls	r3, #1
 80015de:	2300      	movhi	r3, #0
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e0e7      	b.n	80017ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	4a78      	ldr	r2, [pc, #480]	@ (80017d0 <HAL_I2C_Init+0x280>)
 80015ee:	fba2 2303 	umull	r2, r3, r2, r3
 80015f2:	0c9b      	lsrs	r3, r3, #18
 80015f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	68ba      	ldr	r2, [r7, #8]
 8001606:	430a      	orrs	r2, r1
 8001608:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6a1b      	ldr	r3, [r3, #32]
 8001610:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	4a6a      	ldr	r2, [pc, #424]	@ (80017c4 <HAL_I2C_Init+0x274>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d802      	bhi.n	8001624 <HAL_I2C_Init+0xd4>
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	3301      	adds	r3, #1
 8001622:	e009      	b.n	8001638 <HAL_I2C_Init+0xe8>
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	4a69      	ldr	r2, [pc, #420]	@ (80017d4 <HAL_I2C_Init+0x284>)
 8001630:	fba2 2303 	umull	r2, r3, r2, r3
 8001634:	099b      	lsrs	r3, r3, #6
 8001636:	3301      	adds	r3, #1
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	6812      	ldr	r2, [r2, #0]
 800163c:	430b      	orrs	r3, r1
 800163e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800164a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	495c      	ldr	r1, [pc, #368]	@ (80017c4 <HAL_I2C_Init+0x274>)
 8001654:	428b      	cmp	r3, r1
 8001656:	d819      	bhi.n	800168c <HAL_I2C_Init+0x13c>
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	1e59      	subs	r1, r3, #1
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	fbb1 f3f3 	udiv	r3, r1, r3
 8001666:	1c59      	adds	r1, r3, #1
 8001668:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800166c:	400b      	ands	r3, r1
 800166e:	2b00      	cmp	r3, #0
 8001670:	d00a      	beq.n	8001688 <HAL_I2C_Init+0x138>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	1e59      	subs	r1, r3, #1
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001680:	3301      	adds	r3, #1
 8001682:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001686:	e051      	b.n	800172c <HAL_I2C_Init+0x1dc>
 8001688:	2304      	movs	r3, #4
 800168a:	e04f      	b.n	800172c <HAL_I2C_Init+0x1dc>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d111      	bne.n	80016b8 <HAL_I2C_Init+0x168>
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	1e58      	subs	r0, r3, #1
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6859      	ldr	r1, [r3, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	440b      	add	r3, r1
 80016a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80016a6:	3301      	adds	r3, #1
 80016a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	bf0c      	ite	eq
 80016b0:	2301      	moveq	r3, #1
 80016b2:	2300      	movne	r3, #0
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	e012      	b.n	80016de <HAL_I2C_Init+0x18e>
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	1e58      	subs	r0, r3, #1
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6859      	ldr	r1, [r3, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	440b      	add	r3, r1
 80016c6:	0099      	lsls	r1, r3, #2
 80016c8:	440b      	add	r3, r1
 80016ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80016ce:	3301      	adds	r3, #1
 80016d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	bf0c      	ite	eq
 80016d8:	2301      	moveq	r3, #1
 80016da:	2300      	movne	r3, #0
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <HAL_I2C_Init+0x196>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e022      	b.n	800172c <HAL_I2C_Init+0x1dc>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10e      	bne.n	800170c <HAL_I2C_Init+0x1bc>
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	1e58      	subs	r0, r3, #1
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6859      	ldr	r1, [r3, #4]
 80016f6:	460b      	mov	r3, r1
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	440b      	add	r3, r1
 80016fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001700:	3301      	adds	r3, #1
 8001702:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800170a:	e00f      	b.n	800172c <HAL_I2C_Init+0x1dc>
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	1e58      	subs	r0, r3, #1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6859      	ldr	r1, [r3, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	440b      	add	r3, r1
 800171a:	0099      	lsls	r1, r3, #2
 800171c:	440b      	add	r3, r1
 800171e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001722:	3301      	adds	r3, #1
 8001724:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001728:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800172c:	6879      	ldr	r1, [r7, #4]
 800172e:	6809      	ldr	r1, [r1, #0]
 8001730:	4313      	orrs	r3, r2
 8001732:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	69da      	ldr	r2, [r3, #28]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	431a      	orrs	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	430a      	orrs	r2, r1
 800174e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800175a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	6911      	ldr	r1, [r2, #16]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	68d2      	ldr	r2, [r2, #12]
 8001766:	4311      	orrs	r1, r2
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	430b      	orrs	r3, r1
 800176e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	695a      	ldr	r2, [r3, #20]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	431a      	orrs	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f042 0201 	orr.w	r2, r2, #1
 800179a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2220      	movs	r2, #32
 80017a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2200      	movs	r2, #0
 80017b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	000186a0 	.word	0x000186a0
 80017c8:	001e847f 	.word	0x001e847f
 80017cc:	003d08ff 	.word	0x003d08ff
 80017d0:	431bde83 	.word	0x431bde83
 80017d4:	10624dd3 	.word	0x10624dd3

080017d8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b088      	sub	sp, #32
 80017dc:	af02      	add	r7, sp, #8
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	607a      	str	r2, [r7, #4]
 80017e2:	461a      	mov	r2, r3
 80017e4:	460b      	mov	r3, r1
 80017e6:	817b      	strh	r3, [r7, #10]
 80017e8:	4613      	mov	r3, r2
 80017ea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80017ec:	f7ff fc10 	bl	8001010 <HAL_GetTick>
 80017f0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	2b20      	cmp	r3, #32
 80017fc:	f040 80e0 	bne.w	80019c0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	9300      	str	r3, [sp, #0]
 8001804:	2319      	movs	r3, #25
 8001806:	2201      	movs	r2, #1
 8001808:	4970      	ldr	r1, [pc, #448]	@ (80019cc <HAL_I2C_Master_Transmit+0x1f4>)
 800180a:	68f8      	ldr	r0, [r7, #12]
 800180c:	f000 fd92 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001816:	2302      	movs	r3, #2
 8001818:	e0d3      	b.n	80019c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001820:	2b01      	cmp	r3, #1
 8001822:	d101      	bne.n	8001828 <HAL_I2C_Master_Transmit+0x50>
 8001824:	2302      	movs	r3, #2
 8001826:	e0cc      	b.n	80019c2 <HAL_I2C_Master_Transmit+0x1ea>
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2201      	movs	r2, #1
 800182c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	2b01      	cmp	r3, #1
 800183c:	d007      	beq.n	800184e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f042 0201 	orr.w	r2, r2, #1
 800184c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800185c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2221      	movs	r2, #33	@ 0x21
 8001862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2210      	movs	r2, #16
 800186a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2200      	movs	r2, #0
 8001872:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	893a      	ldrh	r2, [r7, #8]
 800187e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001884:	b29a      	uxth	r2, r3
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	4a50      	ldr	r2, [pc, #320]	@ (80019d0 <HAL_I2C_Master_Transmit+0x1f8>)
 800188e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001890:	8979      	ldrh	r1, [r7, #10]
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	6a3a      	ldr	r2, [r7, #32]
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f000 fbfc 	bl	8002094 <I2C_MasterRequestWrite>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e08d      	b.n	80019c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018a6:	2300      	movs	r3, #0
 80018a8:	613b      	str	r3, [r7, #16]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	695b      	ldr	r3, [r3, #20]
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80018bc:	e066      	b.n	800198c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018be:	697a      	ldr	r2, [r7, #20]
 80018c0:	6a39      	ldr	r1, [r7, #32]
 80018c2:	68f8      	ldr	r0, [r7, #12]
 80018c4:	f000 fe50 	bl	8002568 <I2C_WaitOnTXEFlagUntilTimeout>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d00d      	beq.n	80018ea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d2:	2b04      	cmp	r3, #4
 80018d4:	d107      	bne.n	80018e6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e06b      	b.n	80019c2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ee:	781a      	ldrb	r2, [r3, #0]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fa:	1c5a      	adds	r2, r3, #1
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001904:	b29b      	uxth	r3, r3
 8001906:	3b01      	subs	r3, #1
 8001908:	b29a      	uxth	r2, r3
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001912:	3b01      	subs	r3, #1
 8001914:	b29a      	uxth	r2, r3
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	2b04      	cmp	r3, #4
 8001926:	d11b      	bne.n	8001960 <HAL_I2C_Master_Transmit+0x188>
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800192c:	2b00      	cmp	r3, #0
 800192e:	d017      	beq.n	8001960 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001934:	781a      	ldrb	r2, [r3, #0]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001940:	1c5a      	adds	r2, r3, #1
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800194a:	b29b      	uxth	r3, r3
 800194c:	3b01      	subs	r3, #1
 800194e:	b29a      	uxth	r2, r3
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001958:	3b01      	subs	r3, #1
 800195a:	b29a      	uxth	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001960:	697a      	ldr	r2, [r7, #20]
 8001962:	6a39      	ldr	r1, [r7, #32]
 8001964:	68f8      	ldr	r0, [r7, #12]
 8001966:	f000 fe47 	bl	80025f8 <I2C_WaitOnBTFFlagUntilTimeout>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d00d      	beq.n	800198c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	2b04      	cmp	r3, #4
 8001976:	d107      	bne.n	8001988 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001986:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e01a      	b.n	80019c2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001990:	2b00      	cmp	r3, #0
 8001992:	d194      	bne.n	80018be <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2220      	movs	r2, #32
 80019a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80019bc:	2300      	movs	r3, #0
 80019be:	e000      	b.n	80019c2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80019c0:	2302      	movs	r3, #2
  }
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3718      	adds	r7, #24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	00100002 	.word	0x00100002
 80019d0:	ffff0000 	.word	0xffff0000

080019d4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08c      	sub	sp, #48	@ 0x30
 80019d8:	af02      	add	r7, sp, #8
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	607a      	str	r2, [r7, #4]
 80019de:	461a      	mov	r2, r3
 80019e0:	460b      	mov	r3, r1
 80019e2:	817b      	strh	r3, [r7, #10]
 80019e4:	4613      	mov	r3, r2
 80019e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80019e8:	f7ff fb12 	bl	8001010 <HAL_GetTick>
 80019ec:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b20      	cmp	r3, #32
 80019f8:	f040 8217 	bne.w	8001e2a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	2319      	movs	r3, #25
 8001a02:	2201      	movs	r2, #1
 8001a04:	497c      	ldr	r1, [pc, #496]	@ (8001bf8 <HAL_I2C_Master_Receive+0x224>)
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	f000 fc94 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001a12:	2302      	movs	r3, #2
 8001a14:	e20a      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d101      	bne.n	8001a24 <HAL_I2C_Master_Receive+0x50>
 8001a20:	2302      	movs	r3, #2
 8001a22:	e203      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d007      	beq.n	8001a4a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f042 0201 	orr.w	r2, r2, #1
 8001a48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2222      	movs	r2, #34	@ 0x22
 8001a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2210      	movs	r2, #16
 8001a66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	893a      	ldrh	r2, [r7, #8]
 8001a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4a5c      	ldr	r2, [pc, #368]	@ (8001bfc <HAL_I2C_Master_Receive+0x228>)
 8001a8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001a8c:	8979      	ldrh	r1, [r7, #10]
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	f000 fb80 	bl	8002198 <I2C_MasterRequestRead>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e1c4      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d113      	bne.n	8001ad2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001aaa:	2300      	movs	r3, #0
 8001aac:	623b      	str	r3, [r7, #32]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	623b      	str	r3, [r7, #32]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	623b      	str	r3, [r7, #32]
 8001abe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	e198      	b.n	8001e04 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d11b      	bne.n	8001b12 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ae8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001aea:	2300      	movs	r3, #0
 8001aec:	61fb      	str	r3, [r7, #28]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	695b      	ldr	r3, [r3, #20]
 8001af4:	61fb      	str	r3, [r7, #28]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	699b      	ldr	r3, [r3, #24]
 8001afc:	61fb      	str	r3, [r7, #28]
 8001afe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	e178      	b.n	8001e04 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d11b      	bne.n	8001b52 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61bb      	str	r3, [r7, #24]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	61bb      	str	r3, [r7, #24]
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	e158      	b.n	8001e04 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001b60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001b78:	e144      	b.n	8001e04 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	f200 80f1 	bhi.w	8001d66 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d123      	bne.n	8001bd4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	f000 fd79 	bl	8002688 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e145      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	691a      	ldr	r2, [r3, #16]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bbc:	3b01      	subs	r3, #1
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	b29a      	uxth	r2, r3
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001bd2:	e117      	b.n	8001e04 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d14e      	bne.n	8001c7a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001be2:	2200      	movs	r2, #0
 8001be4:	4906      	ldr	r1, [pc, #24]	@ (8001c00 <HAL_I2C_Master_Receive+0x22c>)
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f000 fba4 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d008      	beq.n	8001c04 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e11a      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
 8001bf6:	bf00      	nop
 8001bf8:	00100002 	.word	0x00100002
 8001bfc:	ffff0000 	.word	0xffff0000
 8001c00:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	691a      	ldr	r2, [r3, #16]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1e:	b2d2      	uxtb	r2, r2
 8001c20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c30:	3b01      	subs	r3, #1
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c50:	b2d2      	uxtb	r2, r2
 8001c52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c58:	1c5a      	adds	r2, r3, #1
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c62:	3b01      	subs	r3, #1
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	3b01      	subs	r3, #1
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001c78:	e0c4      	b.n	8001e04 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7c:	9300      	str	r3, [sp, #0]
 8001c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c80:	2200      	movs	r2, #0
 8001c82:	496c      	ldr	r1, [pc, #432]	@ (8001e34 <HAL_I2C_Master_Receive+0x460>)
 8001c84:	68f8      	ldr	r0, [r7, #12]
 8001c86:	f000 fb55 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e0cb      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ca2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	691a      	ldr	r2, [r3, #16]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	3b01      	subs	r3, #1
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cdc:	2200      	movs	r2, #0
 8001cde:	4955      	ldr	r1, [pc, #340]	@ (8001e34 <HAL_I2C_Master_Receive+0x460>)
 8001ce0:	68f8      	ldr	r0, [r7, #12]
 8001ce2:	f000 fb27 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e09d      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cfe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	691a      	ldr	r2, [r3, #16]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d12:	1c5a      	adds	r2, r3, #1
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	691a      	ldr	r2, [r3, #16]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3c:	b2d2      	uxtb	r2, r2
 8001d3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d44:	1c5a      	adds	r2, r3, #1
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d64:	e04e      	b.n	8001e04 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 fc8c 	bl	8002688 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e058      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	691a      	ldr	r2, [r3, #16]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8c:	1c5a      	adds	r2, r3, #1
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d96:	3b01      	subs	r3, #1
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	3b01      	subs	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	695b      	ldr	r3, [r3, #20]
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d124      	bne.n	8001e04 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dbe:	2b03      	cmp	r3, #3
 8001dc0:	d107      	bne.n	8001dd2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dd0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	691a      	ldr	r2, [r3, #16]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de4:	1c5a      	adds	r2, r3, #1
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dee:	3b01      	subs	r3, #1
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f47f aeb6 	bne.w	8001b7a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2220      	movs	r2, #32
 8001e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e26:	2300      	movs	r3, #0
 8001e28:	e000      	b.n	8001e2c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001e2a:	2302      	movs	r3, #2
  }
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3728      	adds	r7, #40	@ 0x28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	00010004 	.word	0x00010004

08001e38 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08a      	sub	sp, #40	@ 0x28
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	607a      	str	r2, [r7, #4]
 8001e42:	603b      	str	r3, [r7, #0]
 8001e44:	460b      	mov	r3, r1
 8001e46:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001e48:	f7ff f8e2 	bl	8001010 <HAL_GetTick>
 8001e4c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b20      	cmp	r3, #32
 8001e5c:	f040 8111 	bne.w	8002082 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	2319      	movs	r3, #25
 8001e66:	2201      	movs	r2, #1
 8001e68:	4988      	ldr	r1, [pc, #544]	@ (800208c <HAL_I2C_IsDeviceReady+0x254>)
 8001e6a:	68f8      	ldr	r0, [r7, #12]
 8001e6c:	f000 fa62 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001e76:	2302      	movs	r3, #2
 8001e78:	e104      	b.n	8002084 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d101      	bne.n	8001e88 <HAL_I2C_IsDeviceReady+0x50>
 8001e84:	2302      	movs	r3, #2
 8001e86:	e0fd      	b.n	8002084 <HAL_I2C_IsDeviceReady+0x24c>
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d007      	beq.n	8001eae <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f042 0201 	orr.w	r2, r2, #1
 8001eac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ebc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2224      	movs	r2, #36	@ 0x24
 8001ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4a70      	ldr	r2, [pc, #448]	@ (8002090 <HAL_I2C_IsDeviceReady+0x258>)
 8001ed0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ee0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f000 fa20 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d00d      	beq.n	8001f16 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f08:	d103      	bne.n	8001f12 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f10:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e0b6      	b.n	8002084 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f16:	897b      	ldrh	r3, [r7, #10]
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001f24:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001f26:	f7ff f873 	bl	8001010 <HAL_GetTick>
 8001f2a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	bf0c      	ite	eq
 8001f3a:	2301      	moveq	r3, #1
 8001f3c:	2300      	movne	r3, #0
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f50:	bf0c      	ite	eq
 8001f52:	2301      	moveq	r3, #1
 8001f54:	2300      	movne	r3, #0
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001f5a:	e025      	b.n	8001fa8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001f5c:	f7ff f858 	bl	8001010 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d302      	bcc.n	8001f72 <HAL_I2C_IsDeviceReady+0x13a>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d103      	bne.n	8001f7a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	22a0      	movs	r2, #160	@ 0xa0
 8001f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	695b      	ldr	r3, [r3, #20]
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	bf0c      	ite	eq
 8001f88:	2301      	moveq	r3, #1
 8001f8a:	2300      	movne	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f9e:	bf0c      	ite	eq
 8001fa0:	2301      	moveq	r3, #1
 8001fa2:	2300      	movne	r3, #0
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2ba0      	cmp	r3, #160	@ 0xa0
 8001fb2:	d005      	beq.n	8001fc0 <HAL_I2C_IsDeviceReady+0x188>
 8001fb4:	7dfb      	ldrb	r3, [r7, #23]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d102      	bne.n	8001fc0 <HAL_I2C_IsDeviceReady+0x188>
 8001fba:	7dbb      	ldrb	r3, [r7, #22]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0cd      	beq.n	8001f5c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d129      	bne.n	800202a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fe4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	695b      	ldr	r3, [r3, #20]
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	2319      	movs	r3, #25
 8002002:	2201      	movs	r2, #1
 8002004:	4921      	ldr	r1, [pc, #132]	@ (800208c <HAL_I2C_IsDeviceReady+0x254>)
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f000 f994 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e036      	b.n	8002084 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2220      	movs	r2, #32
 800201a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002026:	2300      	movs	r3, #0
 8002028:	e02c      	b.n	8002084 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002038:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002042:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2319      	movs	r3, #25
 800204a:	2201      	movs	r2, #1
 800204c:	490f      	ldr	r1, [pc, #60]	@ (800208c <HAL_I2C_IsDeviceReady+0x254>)
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 f970 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e012      	b.n	8002084 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	3301      	adds	r3, #1
 8002062:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	429a      	cmp	r2, r3
 800206a:	f4ff af32 	bcc.w	8001ed2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2220      	movs	r2, #32
 8002072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e000      	b.n	8002084 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002082:	2302      	movs	r3, #2
  }
}
 8002084:	4618      	mov	r0, r3
 8002086:	3720      	adds	r7, #32
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	00100002 	.word	0x00100002
 8002090:	ffff0000 	.word	0xffff0000

08002094 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b088      	sub	sp, #32
 8002098:	af02      	add	r7, sp, #8
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	607a      	str	r2, [r7, #4]
 800209e:	603b      	str	r3, [r7, #0]
 80020a0:	460b      	mov	r3, r1
 80020a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	d006      	beq.n	80020be <I2C_MasterRequestWrite+0x2a>
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d003      	beq.n	80020be <I2C_MasterRequestWrite+0x2a>
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80020bc:	d108      	bne.n	80020d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	e00b      	b.n	80020e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d4:	2b12      	cmp	r3, #18
 80020d6:	d107      	bne.n	80020e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 f91d 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00d      	beq.n	800211c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800210a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800210e:	d103      	bne.n	8002118 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002116:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e035      	b.n	8002188 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002124:	d108      	bne.n	8002138 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002126:	897b      	ldrh	r3, [r7, #10]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	461a      	mov	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002134:	611a      	str	r2, [r3, #16]
 8002136:	e01b      	b.n	8002170 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002138:	897b      	ldrh	r3, [r7, #10]
 800213a:	11db      	asrs	r3, r3, #7
 800213c:	b2db      	uxtb	r3, r3
 800213e:	f003 0306 	and.w	r3, r3, #6
 8002142:	b2db      	uxtb	r3, r3
 8002144:	f063 030f 	orn	r3, r3, #15
 8002148:	b2da      	uxtb	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	490e      	ldr	r1, [pc, #56]	@ (8002190 <I2C_MasterRequestWrite+0xfc>)
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 f966 	bl	8002428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e010      	b.n	8002188 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002166:	897b      	ldrh	r3, [r7, #10]
 8002168:	b2da      	uxtb	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	4907      	ldr	r1, [pc, #28]	@ (8002194 <I2C_MasterRequestWrite+0x100>)
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f000 f956 	bl	8002428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e000      	b.n	8002188 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3718      	adds	r7, #24
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	00010008 	.word	0x00010008
 8002194:	00010002 	.word	0x00010002

08002198 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b088      	sub	sp, #32
 800219c:	af02      	add	r7, sp, #8
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	607a      	str	r2, [r7, #4]
 80021a2:	603b      	str	r3, [r7, #0]
 80021a4:	460b      	mov	r3, r1
 80021a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80021bc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2b08      	cmp	r3, #8
 80021c2:	d006      	beq.n	80021d2 <I2C_MasterRequestRead+0x3a>
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d003      	beq.n	80021d2 <I2C_MasterRequestRead+0x3a>
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80021d0:	d108      	bne.n	80021e4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	e00b      	b.n	80021fc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e8:	2b11      	cmp	r3, #17
 80021ea:	d107      	bne.n	80021fc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f000 f893 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d00d      	beq.n	8002230 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800221e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002222:	d103      	bne.n	800222c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800222a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e079      	b.n	8002324 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002238:	d108      	bne.n	800224c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800223a:	897b      	ldrh	r3, [r7, #10]
 800223c:	b2db      	uxtb	r3, r3
 800223e:	f043 0301 	orr.w	r3, r3, #1
 8002242:	b2da      	uxtb	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	611a      	str	r2, [r3, #16]
 800224a:	e05f      	b.n	800230c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800224c:	897b      	ldrh	r3, [r7, #10]
 800224e:	11db      	asrs	r3, r3, #7
 8002250:	b2db      	uxtb	r3, r3
 8002252:	f003 0306 	and.w	r3, r3, #6
 8002256:	b2db      	uxtb	r3, r3
 8002258:	f063 030f 	orn	r3, r3, #15
 800225c:	b2da      	uxtb	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	4930      	ldr	r1, [pc, #192]	@ (800232c <I2C_MasterRequestRead+0x194>)
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 f8dc 	bl	8002428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e054      	b.n	8002324 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800227a:	897b      	ldrh	r3, [r7, #10]
 800227c:	b2da      	uxtb	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	4929      	ldr	r1, [pc, #164]	@ (8002330 <I2C_MasterRequestRead+0x198>)
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f8cc 	bl	8002428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e044      	b.n	8002324 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800229a:	2300      	movs	r3, #0
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	613b      	str	r3, [r7, #16]
 80022ae:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022be:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	9300      	str	r3, [sp, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 f831 	bl	8002334 <I2C_WaitOnFlagUntilTimeout>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00d      	beq.n	80022f4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022e6:	d103      	bne.n	80022f0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022ee:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e017      	b.n	8002324 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80022f4:	897b      	ldrh	r3, [r7, #10]
 80022f6:	11db      	asrs	r3, r3, #7
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	f003 0306 	and.w	r3, r3, #6
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	f063 030e 	orn	r3, r3, #14
 8002304:	b2da      	uxtb	r2, r3
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	4907      	ldr	r1, [pc, #28]	@ (8002330 <I2C_MasterRequestRead+0x198>)
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f000 f888 	bl	8002428 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3718      	adds	r7, #24
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	00010008 	.word	0x00010008
 8002330:	00010002 	.word	0x00010002

08002334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	4613      	mov	r3, r2
 8002342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002344:	e048      	b.n	80023d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234c:	d044      	beq.n	80023d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800234e:	f7fe fe5f 	bl	8001010 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	429a      	cmp	r2, r3
 800235c:	d302      	bcc.n	8002364 <I2C_WaitOnFlagUntilTimeout+0x30>
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d139      	bne.n	80023d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	0c1b      	lsrs	r3, r3, #16
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b01      	cmp	r3, #1
 800236c:	d10d      	bne.n	800238a <I2C_WaitOnFlagUntilTimeout+0x56>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	43da      	mvns	r2, r3
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	4013      	ands	r3, r2
 800237a:	b29b      	uxth	r3, r3
 800237c:	2b00      	cmp	r3, #0
 800237e:	bf0c      	ite	eq
 8002380:	2301      	moveq	r3, #1
 8002382:	2300      	movne	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	461a      	mov	r2, r3
 8002388:	e00c      	b.n	80023a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	43da      	mvns	r2, r3
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	4013      	ands	r3, r2
 8002396:	b29b      	uxth	r3, r3
 8002398:	2b00      	cmp	r3, #0
 800239a:	bf0c      	ite	eq
 800239c:	2301      	moveq	r3, #1
 800239e:	2300      	movne	r3, #0
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	461a      	mov	r2, r3
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d116      	bne.n	80023d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c4:	f043 0220 	orr.w	r2, r3, #32
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e023      	b.n	8002420 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d10d      	bne.n	80023fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	43da      	mvns	r2, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	4013      	ands	r3, r2
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	bf0c      	ite	eq
 80023f4:	2301      	moveq	r3, #1
 80023f6:	2300      	movne	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	461a      	mov	r2, r3
 80023fc:	e00c      	b.n	8002418 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	43da      	mvns	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	4013      	ands	r3, r2
 800240a:	b29b      	uxth	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	bf0c      	ite	eq
 8002410:	2301      	moveq	r3, #1
 8002412:	2300      	movne	r3, #0
 8002414:	b2db      	uxtb	r3, r3
 8002416:	461a      	mov	r2, r3
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	429a      	cmp	r2, r3
 800241c:	d093      	beq.n	8002346 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
 8002434:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002436:	e071      	b.n	800251c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002446:	d123      	bne.n	8002490 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002456:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002460:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2220      	movs	r2, #32
 800246c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247c:	f043 0204 	orr.w	r2, r3, #4
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e067      	b.n	8002560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002496:	d041      	beq.n	800251c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002498:	f7fe fdba 	bl	8001010 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d302      	bcc.n	80024ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d136      	bne.n	800251c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	0c1b      	lsrs	r3, r3, #16
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d10c      	bne.n	80024d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	43da      	mvns	r2, r3
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	4013      	ands	r3, r2
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	bf14      	ite	ne
 80024ca:	2301      	movne	r3, #1
 80024cc:	2300      	moveq	r3, #0
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	e00b      	b.n	80024ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	43da      	mvns	r2, r3
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	4013      	ands	r3, r2
 80024de:	b29b      	uxth	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	bf14      	ite	ne
 80024e4:	2301      	movne	r3, #1
 80024e6:	2300      	moveq	r3, #0
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d016      	beq.n	800251c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2220      	movs	r2, #32
 80024f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002508:	f043 0220 	orr.w	r2, r3, #32
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e021      	b.n	8002560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	0c1b      	lsrs	r3, r3, #16
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b01      	cmp	r3, #1
 8002524:	d10c      	bne.n	8002540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	43da      	mvns	r2, r3
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	4013      	ands	r3, r2
 8002532:	b29b      	uxth	r3, r3
 8002534:	2b00      	cmp	r3, #0
 8002536:	bf14      	ite	ne
 8002538:	2301      	movne	r3, #1
 800253a:	2300      	moveq	r3, #0
 800253c:	b2db      	uxtb	r3, r3
 800253e:	e00b      	b.n	8002558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	43da      	mvns	r2, r3
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	4013      	ands	r3, r2
 800254c:	b29b      	uxth	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	bf14      	ite	ne
 8002552:	2301      	movne	r3, #1
 8002554:	2300      	moveq	r3, #0
 8002556:	b2db      	uxtb	r3, r3
 8002558:	2b00      	cmp	r3, #0
 800255a:	f47f af6d 	bne.w	8002438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800255e:	2300      	movs	r3, #0
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002574:	e034      	b.n	80025e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f000 f8e3 	bl	8002742 <I2C_IsAcknowledgeFailed>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e034      	b.n	80025f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800258c:	d028      	beq.n	80025e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800258e:	f7fe fd3f 	bl	8001010 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	429a      	cmp	r2, r3
 800259c:	d302      	bcc.n	80025a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d11d      	bne.n	80025e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ae:	2b80      	cmp	r3, #128	@ 0x80
 80025b0:	d016      	beq.n	80025e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025cc:	f043 0220 	orr.w	r2, r3, #32
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e007      	b.n	80025f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ea:	2b80      	cmp	r3, #128	@ 0x80
 80025ec:	d1c3      	bne.n	8002576 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002604:	e034      	b.n	8002670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f89b 	bl	8002742 <I2C_IsAcknowledgeFailed>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e034      	b.n	8002680 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800261c:	d028      	beq.n	8002670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800261e:	f7fe fcf7 	bl	8001010 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	429a      	cmp	r2, r3
 800262c:	d302      	bcc.n	8002634 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d11d      	bne.n	8002670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	f003 0304 	and.w	r3, r3, #4
 800263e:	2b04      	cmp	r3, #4
 8002640:	d016      	beq.n	8002670 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2220      	movs	r2, #32
 800264c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265c:	f043 0220 	orr.w	r2, r3, #32
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e007      	b.n	8002680 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	f003 0304 	and.w	r3, r3, #4
 800267a:	2b04      	cmp	r3, #4
 800267c:	d1c3      	bne.n	8002606 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002694:	e049      	b.n	800272a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	f003 0310 	and.w	r3, r3, #16
 80026a0:	2b10      	cmp	r3, #16
 80026a2:	d119      	bne.n	80026d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f06f 0210 	mvn.w	r2, #16
 80026ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2220      	movs	r2, #32
 80026b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e030      	b.n	800273a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026d8:	f7fe fc9a 	bl	8001010 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d302      	bcc.n	80026ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d11d      	bne.n	800272a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	695b      	ldr	r3, [r3, #20]
 80026f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026f8:	2b40      	cmp	r3, #64	@ 0x40
 80026fa:	d016      	beq.n	800272a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2220      	movs	r2, #32
 8002706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	f043 0220 	orr.w	r2, r3, #32
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e007      	b.n	800273a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002734:	2b40      	cmp	r3, #64	@ 0x40
 8002736:	d1ae      	bne.n	8002696 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002742:	b480      	push	{r7}
 8002744:	b083      	sub	sp, #12
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002754:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002758:	d11b      	bne.n	8002792 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002762:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2220      	movs	r2, #32
 800276e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	f043 0204 	orr.w	r2, r3, #4
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	603b      	str	r3, [r7, #0]
 80027ae:	4b20      	ldr	r3, [pc, #128]	@ (8002830 <HAL_PWREx_EnableOverDrive+0x90>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002830 <HAL_PWREx_EnableOverDrive+0x90>)
 80027b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002830 <HAL_PWREx_EnableOverDrive+0x90>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c2:	603b      	str	r3, [r7, #0]
 80027c4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80027c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002834 <HAL_PWREx_EnableOverDrive+0x94>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027cc:	f7fe fc20 	bl	8001010 <HAL_GetTick>
 80027d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80027d2:	e009      	b.n	80027e8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80027d4:	f7fe fc1c 	bl	8001010 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027e2:	d901      	bls.n	80027e8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e01f      	b.n	8002828 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80027e8:	4b13      	ldr	r3, [pc, #76]	@ (8002838 <HAL_PWREx_EnableOverDrive+0x98>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027f4:	d1ee      	bne.n	80027d4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80027f6:	4b11      	ldr	r3, [pc, #68]	@ (800283c <HAL_PWREx_EnableOverDrive+0x9c>)
 80027f8:	2201      	movs	r2, #1
 80027fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027fc:	f7fe fc08 	bl	8001010 <HAL_GetTick>
 8002800:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002802:	e009      	b.n	8002818 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002804:	f7fe fc04 	bl	8001010 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002812:	d901      	bls.n	8002818 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e007      	b.n	8002828 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002818:	4b07      	ldr	r3, [pc, #28]	@ (8002838 <HAL_PWREx_EnableOverDrive+0x98>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002820:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002824:	d1ee      	bne.n	8002804 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40023800 	.word	0x40023800
 8002834:	420e0040 	.word	0x420e0040
 8002838:	40007000 	.word	0x40007000
 800283c:	420e0044 	.word	0x420e0044

08002840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d101      	bne.n	8002854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0cc      	b.n	80029ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002854:	4b68      	ldr	r3, [pc, #416]	@ (80029f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 030f 	and.w	r3, r3, #15
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	429a      	cmp	r2, r3
 8002860:	d90c      	bls.n	800287c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002862:	4b65      	ldr	r3, [pc, #404]	@ (80029f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800286a:	4b63      	ldr	r3, [pc, #396]	@ (80029f8 <HAL_RCC_ClockConfig+0x1b8>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 030f 	and.w	r3, r3, #15
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	429a      	cmp	r2, r3
 8002876:	d001      	beq.n	800287c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e0b8      	b.n	80029ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0302 	and.w	r3, r3, #2
 8002884:	2b00      	cmp	r3, #0
 8002886:	d020      	beq.n	80028ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d005      	beq.n	80028a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002894:	4b59      	ldr	r3, [pc, #356]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	4a58      	ldr	r2, [pc, #352]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800289e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0308 	and.w	r3, r3, #8
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d005      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028ac:	4b53      	ldr	r3, [pc, #332]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	4a52      	ldr	r2, [pc, #328]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80028b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028b8:	4b50      	ldr	r3, [pc, #320]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	494d      	ldr	r1, [pc, #308]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d044      	beq.n	8002960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d107      	bne.n	80028ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028de:	4b47      	ldr	r3, [pc, #284]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d119      	bne.n	800291e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e07f      	b.n	80029ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d003      	beq.n	80028fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028fa:	2b03      	cmp	r3, #3
 80028fc:	d107      	bne.n	800290e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028fe:	4b3f      	ldr	r3, [pc, #252]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d109      	bne.n	800291e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e06f      	b.n	80029ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800290e:	4b3b      	ldr	r3, [pc, #236]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e067      	b.n	80029ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800291e:	4b37      	ldr	r3, [pc, #220]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f023 0203 	bic.w	r2, r3, #3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	4934      	ldr	r1, [pc, #208]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 800292c:	4313      	orrs	r3, r2
 800292e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002930:	f7fe fb6e 	bl	8001010 <HAL_GetTick>
 8002934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002936:	e00a      	b.n	800294e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002938:	f7fe fb6a 	bl	8001010 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002946:	4293      	cmp	r3, r2
 8002948:	d901      	bls.n	800294e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e04f      	b.n	80029ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800294e:	4b2b      	ldr	r3, [pc, #172]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f003 020c 	and.w	r2, r3, #12
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	429a      	cmp	r2, r3
 800295e:	d1eb      	bne.n	8002938 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002960:	4b25      	ldr	r3, [pc, #148]	@ (80029f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 030f 	and.w	r3, r3, #15
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	429a      	cmp	r2, r3
 800296c:	d20c      	bcs.n	8002988 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296e:	4b22      	ldr	r3, [pc, #136]	@ (80029f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002976:	4b20      	ldr	r3, [pc, #128]	@ (80029f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	429a      	cmp	r2, r3
 8002982:	d001      	beq.n	8002988 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e032      	b.n	80029ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	2b00      	cmp	r3, #0
 8002992:	d008      	beq.n	80029a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002994:	4b19      	ldr	r3, [pc, #100]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	4916      	ldr	r1, [pc, #88]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d009      	beq.n	80029c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029b2:	4b12      	ldr	r3, [pc, #72]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	490e      	ldr	r1, [pc, #56]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029c6:	f000 f855 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 80029ca:	4602      	mov	r2, r0
 80029cc:	4b0b      	ldr	r3, [pc, #44]	@ (80029fc <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	490a      	ldr	r1, [pc, #40]	@ (8002a00 <HAL_RCC_ClockConfig+0x1c0>)
 80029d8:	5ccb      	ldrb	r3, [r1, r3]
 80029da:	fa22 f303 	lsr.w	r3, r2, r3
 80029de:	4a09      	ldr	r2, [pc, #36]	@ (8002a04 <HAL_RCC_ClockConfig+0x1c4>)
 80029e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029e2:	4b09      	ldr	r3, [pc, #36]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c8>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7fe face 	bl	8000f88 <HAL_InitTick>

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40023c00 	.word	0x40023c00
 80029fc:	40023800 	.word	0x40023800
 8002a00:	080083b0 	.word	0x080083b0
 8002a04:	20000018 	.word	0x20000018
 8002a08:	2000001c 	.word	0x2000001c

08002a0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a10:	4b03      	ldr	r3, [pc, #12]	@ (8002a20 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a12:	681b      	ldr	r3, [r3, #0]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	20000018 	.word	0x20000018

08002a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a28:	f7ff fff0 	bl	8002a0c <HAL_RCC_GetHCLKFreq>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	0a9b      	lsrs	r3, r3, #10
 8002a34:	f003 0307 	and.w	r3, r3, #7
 8002a38:	4903      	ldr	r1, [pc, #12]	@ (8002a48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a3a:	5ccb      	ldrb	r3, [r1, r3]
 8002a3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40023800 	.word	0x40023800
 8002a48:	080083c0 	.word	0x080083c0

08002a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a50:	f7ff ffdc 	bl	8002a0c <HAL_RCC_GetHCLKFreq>
 8002a54:	4602      	mov	r2, r0
 8002a56:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	0b5b      	lsrs	r3, r3, #13
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	4903      	ldr	r1, [pc, #12]	@ (8002a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a62:	5ccb      	ldrb	r3, [r1, r3]
 8002a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40023800 	.word	0x40023800
 8002a70:	080083c0 	.word	0x080083c0

08002a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a78:	b0ae      	sub	sp, #184	@ 0xb8
 8002a7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002a94:	2300      	movs	r3, #0
 8002a96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a9a:	4bcb      	ldr	r3, [pc, #812]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
 8002aa2:	2b0c      	cmp	r3, #12
 8002aa4:	f200 8206 	bhi.w	8002eb4 <HAL_RCC_GetSysClockFreq+0x440>
 8002aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aae:	bf00      	nop
 8002ab0:	08002ae5 	.word	0x08002ae5
 8002ab4:	08002eb5 	.word	0x08002eb5
 8002ab8:	08002eb5 	.word	0x08002eb5
 8002abc:	08002eb5 	.word	0x08002eb5
 8002ac0:	08002aed 	.word	0x08002aed
 8002ac4:	08002eb5 	.word	0x08002eb5
 8002ac8:	08002eb5 	.word	0x08002eb5
 8002acc:	08002eb5 	.word	0x08002eb5
 8002ad0:	08002af5 	.word	0x08002af5
 8002ad4:	08002eb5 	.word	0x08002eb5
 8002ad8:	08002eb5 	.word	0x08002eb5
 8002adc:	08002eb5 	.word	0x08002eb5
 8002ae0:	08002ce5 	.word	0x08002ce5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ae4:	4bb9      	ldr	r3, [pc, #740]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x358>)
 8002ae6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002aea:	e1e7      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002aec:	4bb8      	ldr	r3, [pc, #736]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002aee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002af2:	e1e3      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002af4:	4bb4      	ldr	r3, [pc, #720]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002afc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b00:	4bb1      	ldr	r3, [pc, #708]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d071      	beq.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b0c:	4bae      	ldr	r3, [pc, #696]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	099b      	lsrs	r3, r3, #6
 8002b12:	2200      	movs	r2, #0
 8002b14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b18:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002b1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b28:	2300      	movs	r3, #0
 8002b2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b32:	4622      	mov	r2, r4
 8002b34:	462b      	mov	r3, r5
 8002b36:	f04f 0000 	mov.w	r0, #0
 8002b3a:	f04f 0100 	mov.w	r1, #0
 8002b3e:	0159      	lsls	r1, r3, #5
 8002b40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b44:	0150      	lsls	r0, r2, #5
 8002b46:	4602      	mov	r2, r0
 8002b48:	460b      	mov	r3, r1
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	1a51      	subs	r1, r2, r1
 8002b4e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002b50:	4629      	mov	r1, r5
 8002b52:	eb63 0301 	sbc.w	r3, r3, r1
 8002b56:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b58:	f04f 0200 	mov.w	r2, #0
 8002b5c:	f04f 0300 	mov.w	r3, #0
 8002b60:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002b64:	4649      	mov	r1, r9
 8002b66:	018b      	lsls	r3, r1, #6
 8002b68:	4641      	mov	r1, r8
 8002b6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b6e:	4641      	mov	r1, r8
 8002b70:	018a      	lsls	r2, r1, #6
 8002b72:	4641      	mov	r1, r8
 8002b74:	1a51      	subs	r1, r2, r1
 8002b76:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002b78:	4649      	mov	r1, r9
 8002b7a:	eb63 0301 	sbc.w	r3, r3, r1
 8002b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b80:	f04f 0200 	mov.w	r2, #0
 8002b84:	f04f 0300 	mov.w	r3, #0
 8002b88:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002b8c:	4649      	mov	r1, r9
 8002b8e:	00cb      	lsls	r3, r1, #3
 8002b90:	4641      	mov	r1, r8
 8002b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b96:	4641      	mov	r1, r8
 8002b98:	00ca      	lsls	r2, r1, #3
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	4622      	mov	r2, r4
 8002ba2:	189b      	adds	r3, r3, r2
 8002ba4:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ba6:	462b      	mov	r3, r5
 8002ba8:	460a      	mov	r2, r1
 8002baa:	eb42 0303 	adc.w	r3, r2, r3
 8002bae:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bb0:	f04f 0200 	mov.w	r2, #0
 8002bb4:	f04f 0300 	mov.w	r3, #0
 8002bb8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bbc:	4629      	mov	r1, r5
 8002bbe:	024b      	lsls	r3, r1, #9
 8002bc0:	4621      	mov	r1, r4
 8002bc2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bc6:	4621      	mov	r1, r4
 8002bc8:	024a      	lsls	r2, r1, #9
 8002bca:	4610      	mov	r0, r2
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002bd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002bdc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002be0:	f7fd fb6e 	bl	80002c0 <__aeabi_uldivmod>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4613      	mov	r3, r2
 8002bea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bee:	e067      	b.n	8002cc0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bf0:	4b75      	ldr	r3, [pc, #468]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	099b      	lsrs	r3, r3, #6
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bfc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002c00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c08:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c0e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002c12:	4622      	mov	r2, r4
 8002c14:	462b      	mov	r3, r5
 8002c16:	f04f 0000 	mov.w	r0, #0
 8002c1a:	f04f 0100 	mov.w	r1, #0
 8002c1e:	0159      	lsls	r1, r3, #5
 8002c20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c24:	0150      	lsls	r0, r2, #5
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	4621      	mov	r1, r4
 8002c2c:	1a51      	subs	r1, r2, r1
 8002c2e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002c30:	4629      	mov	r1, r5
 8002c32:	eb63 0301 	sbc.w	r3, r3, r1
 8002c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c38:	f04f 0200 	mov.w	r2, #0
 8002c3c:	f04f 0300 	mov.w	r3, #0
 8002c40:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002c44:	4649      	mov	r1, r9
 8002c46:	018b      	lsls	r3, r1, #6
 8002c48:	4641      	mov	r1, r8
 8002c4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c4e:	4641      	mov	r1, r8
 8002c50:	018a      	lsls	r2, r1, #6
 8002c52:	4641      	mov	r1, r8
 8002c54:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c58:	4649      	mov	r1, r9
 8002c5a:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c5e:	f04f 0200 	mov.w	r2, #0
 8002c62:	f04f 0300 	mov.w	r3, #0
 8002c66:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c6a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c72:	4692      	mov	sl, r2
 8002c74:	469b      	mov	fp, r3
 8002c76:	4623      	mov	r3, r4
 8002c78:	eb1a 0303 	adds.w	r3, sl, r3
 8002c7c:	623b      	str	r3, [r7, #32]
 8002c7e:	462b      	mov	r3, r5
 8002c80:	eb4b 0303 	adc.w	r3, fp, r3
 8002c84:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	f04f 0300 	mov.w	r3, #0
 8002c8e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002c92:	4629      	mov	r1, r5
 8002c94:	028b      	lsls	r3, r1, #10
 8002c96:	4621      	mov	r1, r4
 8002c98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c9c:	4621      	mov	r1, r4
 8002c9e:	028a      	lsls	r2, r1, #10
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ca8:	2200      	movs	r2, #0
 8002caa:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cac:	677a      	str	r2, [r7, #116]	@ 0x74
 8002cae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002cb2:	f7fd fb05 	bl	80002c0 <__aeabi_uldivmod>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	460b      	mov	r3, r1
 8002cba:	4613      	mov	r3, r2
 8002cbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002cc0:	4b41      	ldr	r3, [pc, #260]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	0c1b      	lsrs	r3, r3, #16
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	3301      	adds	r3, #1
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002cd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002cd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ce2:	e0eb      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ce4:	4b38      	ldr	r3, [pc, #224]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cf0:	4b35      	ldr	r3, [pc, #212]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d06b      	beq.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfc:	4b32      	ldr	r3, [pc, #200]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	2200      	movs	r2, #0
 8002d04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002d08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d10:	2300      	movs	r3, #0
 8002d12:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d14:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002d18:	4622      	mov	r2, r4
 8002d1a:	462b      	mov	r3, r5
 8002d1c:	f04f 0000 	mov.w	r0, #0
 8002d20:	f04f 0100 	mov.w	r1, #0
 8002d24:	0159      	lsls	r1, r3, #5
 8002d26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d2a:	0150      	lsls	r0, r2, #5
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	460b      	mov	r3, r1
 8002d30:	4621      	mov	r1, r4
 8002d32:	1a51      	subs	r1, r2, r1
 8002d34:	61b9      	str	r1, [r7, #24]
 8002d36:	4629      	mov	r1, r5
 8002d38:	eb63 0301 	sbc.w	r3, r3, r1
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	f04f 0200 	mov.w	r2, #0
 8002d42:	f04f 0300 	mov.w	r3, #0
 8002d46:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002d4a:	4659      	mov	r1, fp
 8002d4c:	018b      	lsls	r3, r1, #6
 8002d4e:	4651      	mov	r1, sl
 8002d50:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d54:	4651      	mov	r1, sl
 8002d56:	018a      	lsls	r2, r1, #6
 8002d58:	4651      	mov	r1, sl
 8002d5a:	ebb2 0801 	subs.w	r8, r2, r1
 8002d5e:	4659      	mov	r1, fp
 8002d60:	eb63 0901 	sbc.w	r9, r3, r1
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	f04f 0300 	mov.w	r3, #0
 8002d6c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d70:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d74:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d78:	4690      	mov	r8, r2
 8002d7a:	4699      	mov	r9, r3
 8002d7c:	4623      	mov	r3, r4
 8002d7e:	eb18 0303 	adds.w	r3, r8, r3
 8002d82:	613b      	str	r3, [r7, #16]
 8002d84:	462b      	mov	r3, r5
 8002d86:	eb49 0303 	adc.w	r3, r9, r3
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d98:	4629      	mov	r1, r5
 8002d9a:	024b      	lsls	r3, r1, #9
 8002d9c:	4621      	mov	r1, r4
 8002d9e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002da2:	4621      	mov	r1, r4
 8002da4:	024a      	lsls	r2, r1, #9
 8002da6:	4610      	mov	r0, r2
 8002da8:	4619      	mov	r1, r3
 8002daa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002dae:	2200      	movs	r2, #0
 8002db0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002db2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002db4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002db8:	f7fd fa82 	bl	80002c0 <__aeabi_uldivmod>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dc6:	e065      	b.n	8002e94 <HAL_RCC_GetSysClockFreq+0x420>
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	00f42400 	.word	0x00f42400
 8002dd0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dd4:	4b3d      	ldr	r3, [pc, #244]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x458>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	099b      	lsrs	r3, r3, #6
 8002dda:	2200      	movs	r2, #0
 8002ddc:	4618      	mov	r0, r3
 8002dde:	4611      	mov	r1, r2
 8002de0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002de4:	653b      	str	r3, [r7, #80]	@ 0x50
 8002de6:	2300      	movs	r3, #0
 8002de8:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002dee:	4642      	mov	r2, r8
 8002df0:	464b      	mov	r3, r9
 8002df2:	f04f 0000 	mov.w	r0, #0
 8002df6:	f04f 0100 	mov.w	r1, #0
 8002dfa:	0159      	lsls	r1, r3, #5
 8002dfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e00:	0150      	lsls	r0, r2, #5
 8002e02:	4602      	mov	r2, r0
 8002e04:	460b      	mov	r3, r1
 8002e06:	4641      	mov	r1, r8
 8002e08:	1a51      	subs	r1, r2, r1
 8002e0a:	60b9      	str	r1, [r7, #8]
 8002e0c:	4649      	mov	r1, r9
 8002e0e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	f04f 0200 	mov.w	r2, #0
 8002e18:	f04f 0300 	mov.w	r3, #0
 8002e1c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002e20:	4659      	mov	r1, fp
 8002e22:	018b      	lsls	r3, r1, #6
 8002e24:	4651      	mov	r1, sl
 8002e26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e2a:	4651      	mov	r1, sl
 8002e2c:	018a      	lsls	r2, r1, #6
 8002e2e:	4651      	mov	r1, sl
 8002e30:	1a54      	subs	r4, r2, r1
 8002e32:	4659      	mov	r1, fp
 8002e34:	eb63 0501 	sbc.w	r5, r3, r1
 8002e38:	f04f 0200 	mov.w	r2, #0
 8002e3c:	f04f 0300 	mov.w	r3, #0
 8002e40:	00eb      	lsls	r3, r5, #3
 8002e42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e46:	00e2      	lsls	r2, r4, #3
 8002e48:	4614      	mov	r4, r2
 8002e4a:	461d      	mov	r5, r3
 8002e4c:	4643      	mov	r3, r8
 8002e4e:	18e3      	adds	r3, r4, r3
 8002e50:	603b      	str	r3, [r7, #0]
 8002e52:	464b      	mov	r3, r9
 8002e54:	eb45 0303 	adc.w	r3, r5, r3
 8002e58:	607b      	str	r3, [r7, #4]
 8002e5a:	f04f 0200 	mov.w	r2, #0
 8002e5e:	f04f 0300 	mov.w	r3, #0
 8002e62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e66:	4629      	mov	r1, r5
 8002e68:	028b      	lsls	r3, r1, #10
 8002e6a:	4621      	mov	r1, r4
 8002e6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e70:	4621      	mov	r1, r4
 8002e72:	028a      	lsls	r2, r1, #10
 8002e74:	4610      	mov	r0, r2
 8002e76:	4619      	mov	r1, r3
 8002e78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e80:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002e82:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e86:	f7fd fa1b 	bl	80002c0 <__aeabi_uldivmod>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4613      	mov	r3, r2
 8002e90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e94:	4b0d      	ldr	r3, [pc, #52]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x458>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	0f1b      	lsrs	r3, r3, #28
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002ea2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ea6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002eb2:	e003      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002eb4:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002eb6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002eba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ebc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	37b8      	adds	r7, #184	@ 0xb8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eca:	bf00      	nop
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	00f42400 	.word	0x00f42400

08002ed4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e28d      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f000 8083 	beq.w	8002ffa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ef4:	4b94      	ldr	r3, [pc, #592]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f003 030c 	and.w	r3, r3, #12
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	d019      	beq.n	8002f34 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f00:	4b91      	ldr	r3, [pc, #580]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d106      	bne.n	8002f1a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f0c:	4b8e      	ldr	r3, [pc, #568]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f18:	d00c      	beq.n	8002f34 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f1a:	4b8b      	ldr	r3, [pc, #556]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f22:	2b0c      	cmp	r3, #12
 8002f24:	d112      	bne.n	8002f4c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f26:	4b88      	ldr	r3, [pc, #544]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f32:	d10b      	bne.n	8002f4c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f34:	4b84      	ldr	r3, [pc, #528]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d05b      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x124>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d157      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e25a      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f54:	d106      	bne.n	8002f64 <HAL_RCC_OscConfig+0x90>
 8002f56:	4b7c      	ldr	r3, [pc, #496]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a7b      	ldr	r2, [pc, #492]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f60:	6013      	str	r3, [r2, #0]
 8002f62:	e01d      	b.n	8002fa0 <HAL_RCC_OscConfig+0xcc>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f6c:	d10c      	bne.n	8002f88 <HAL_RCC_OscConfig+0xb4>
 8002f6e:	4b76      	ldr	r3, [pc, #472]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a75      	ldr	r2, [pc, #468]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	4b73      	ldr	r3, [pc, #460]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a72      	ldr	r2, [pc, #456]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	e00b      	b.n	8002fa0 <HAL_RCC_OscConfig+0xcc>
 8002f88:	4b6f      	ldr	r3, [pc, #444]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a6e      	ldr	r2, [pc, #440]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f92:	6013      	str	r3, [r2, #0]
 8002f94:	4b6c      	ldr	r3, [pc, #432]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a6b      	ldr	r2, [pc, #428]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002f9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d013      	beq.n	8002fd0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa8:	f7fe f832 	bl	8001010 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb0:	f7fe f82e 	bl	8001010 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b64      	cmp	r3, #100	@ 0x64
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e21f      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fc2:	4b61      	ldr	r3, [pc, #388]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d0f0      	beq.n	8002fb0 <HAL_RCC_OscConfig+0xdc>
 8002fce:	e014      	b.n	8002ffa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd0:	f7fe f81e 	bl	8001010 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fd6:	e008      	b.n	8002fea <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd8:	f7fe f81a 	bl	8001010 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b64      	cmp	r3, #100	@ 0x64
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e20b      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fea:	4b57      	ldr	r3, [pc, #348]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1f0      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x104>
 8002ff6:	e000      	b.n	8002ffa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d06f      	beq.n	80030e6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003006:	4b50      	ldr	r3, [pc, #320]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f003 030c 	and.w	r3, r3, #12
 800300e:	2b00      	cmp	r3, #0
 8003010:	d017      	beq.n	8003042 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003012:	4b4d      	ldr	r3, [pc, #308]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 030c 	and.w	r3, r3, #12
        || \
 800301a:	2b08      	cmp	r3, #8
 800301c:	d105      	bne.n	800302a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800301e:	4b4a      	ldr	r3, [pc, #296]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00b      	beq.n	8003042 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800302a:	4b47      	ldr	r3, [pc, #284]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003032:	2b0c      	cmp	r3, #12
 8003034:	d11c      	bne.n	8003070 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003036:	4b44      	ldr	r3, [pc, #272]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d116      	bne.n	8003070 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003042:	4b41      	ldr	r3, [pc, #260]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d005      	beq.n	800305a <HAL_RCC_OscConfig+0x186>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d001      	beq.n	800305a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e1d3      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800305a:	4b3b      	ldr	r3, [pc, #236]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	4937      	ldr	r1, [pc, #220]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 800306a:	4313      	orrs	r3, r2
 800306c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800306e:	e03a      	b.n	80030e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d020      	beq.n	80030ba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003078:	4b34      	ldr	r3, [pc, #208]	@ (800314c <HAL_RCC_OscConfig+0x278>)
 800307a:	2201      	movs	r2, #1
 800307c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307e:	f7fd ffc7 	bl	8001010 <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003086:	f7fd ffc3 	bl	8001010 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e1b4      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003098:	4b2b      	ldr	r3, [pc, #172]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0f0      	beq.n	8003086 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a4:	4b28      	ldr	r3, [pc, #160]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	4925      	ldr	r1, [pc, #148]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	600b      	str	r3, [r1, #0]
 80030b8:	e015      	b.n	80030e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ba:	4b24      	ldr	r3, [pc, #144]	@ (800314c <HAL_RCC_OscConfig+0x278>)
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c0:	f7fd ffa6 	bl	8001010 <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030c8:	f7fd ffa2 	bl	8001010 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e193      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030da:	4b1b      	ldr	r3, [pc, #108]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1f0      	bne.n	80030c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0308 	and.w	r3, r3, #8
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d036      	beq.n	8003160 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d016      	beq.n	8003128 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030fa:	4b15      	ldr	r3, [pc, #84]	@ (8003150 <HAL_RCC_OscConfig+0x27c>)
 80030fc:	2201      	movs	r2, #1
 80030fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003100:	f7fd ff86 	bl	8001010 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003108:	f7fd ff82 	bl	8001010 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e173      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311a:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <HAL_RCC_OscConfig+0x274>)
 800311c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0f0      	beq.n	8003108 <HAL_RCC_OscConfig+0x234>
 8003126:	e01b      	b.n	8003160 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003128:	4b09      	ldr	r3, [pc, #36]	@ (8003150 <HAL_RCC_OscConfig+0x27c>)
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800312e:	f7fd ff6f 	bl	8001010 <HAL_GetTick>
 8003132:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003134:	e00e      	b.n	8003154 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003136:	f7fd ff6b 	bl	8001010 <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d907      	bls.n	8003154 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e15c      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
 8003148:	40023800 	.word	0x40023800
 800314c:	42470000 	.word	0x42470000
 8003150:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003154:	4b8a      	ldr	r3, [pc, #552]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003156:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1ea      	bne.n	8003136 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 8097 	beq.w	800329c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800316e:	2300      	movs	r3, #0
 8003170:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003172:	4b83      	ldr	r3, [pc, #524]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10f      	bne.n	800319e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60bb      	str	r3, [r7, #8]
 8003182:	4b7f      	ldr	r3, [pc, #508]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003186:	4a7e      	ldr	r2, [pc, #504]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800318c:	6413      	str	r3, [r2, #64]	@ 0x40
 800318e:	4b7c      	ldr	r3, [pc, #496]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003196:	60bb      	str	r3, [r7, #8]
 8003198:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800319a:	2301      	movs	r3, #1
 800319c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319e:	4b79      	ldr	r3, [pc, #484]	@ (8003384 <HAL_RCC_OscConfig+0x4b0>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d118      	bne.n	80031dc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031aa:	4b76      	ldr	r3, [pc, #472]	@ (8003384 <HAL_RCC_OscConfig+0x4b0>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a75      	ldr	r2, [pc, #468]	@ (8003384 <HAL_RCC_OscConfig+0x4b0>)
 80031b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031b6:	f7fd ff2b 	bl	8001010 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031bc:	e008      	b.n	80031d0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031be:	f7fd ff27 	bl	8001010 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e118      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d0:	4b6c      	ldr	r3, [pc, #432]	@ (8003384 <HAL_RCC_OscConfig+0x4b0>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0f0      	beq.n	80031be <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d106      	bne.n	80031f2 <HAL_RCC_OscConfig+0x31e>
 80031e4:	4b66      	ldr	r3, [pc, #408]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 80031e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e8:	4a65      	ldr	r2, [pc, #404]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 80031ea:	f043 0301 	orr.w	r3, r3, #1
 80031ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80031f0:	e01c      	b.n	800322c <HAL_RCC_OscConfig+0x358>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	2b05      	cmp	r3, #5
 80031f8:	d10c      	bne.n	8003214 <HAL_RCC_OscConfig+0x340>
 80031fa:	4b61      	ldr	r3, [pc, #388]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 80031fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fe:	4a60      	ldr	r2, [pc, #384]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003200:	f043 0304 	orr.w	r3, r3, #4
 8003204:	6713      	str	r3, [r2, #112]	@ 0x70
 8003206:	4b5e      	ldr	r3, [pc, #376]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320a:	4a5d      	ldr	r2, [pc, #372]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	6713      	str	r3, [r2, #112]	@ 0x70
 8003212:	e00b      	b.n	800322c <HAL_RCC_OscConfig+0x358>
 8003214:	4b5a      	ldr	r3, [pc, #360]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003218:	4a59      	ldr	r2, [pc, #356]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 800321a:	f023 0301 	bic.w	r3, r3, #1
 800321e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003220:	4b57      	ldr	r3, [pc, #348]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003224:	4a56      	ldr	r2, [pc, #344]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003226:	f023 0304 	bic.w	r3, r3, #4
 800322a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d015      	beq.n	8003260 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003234:	f7fd feec 	bl	8001010 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800323a:	e00a      	b.n	8003252 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800323c:	f7fd fee8 	bl	8001010 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800324a:	4293      	cmp	r3, r2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e0d7      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003252:	4b4b      	ldr	r3, [pc, #300]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d0ee      	beq.n	800323c <HAL_RCC_OscConfig+0x368>
 800325e:	e014      	b.n	800328a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003260:	f7fd fed6 	bl	8001010 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003266:	e00a      	b.n	800327e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003268:	f7fd fed2 	bl	8001010 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003276:	4293      	cmp	r3, r2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e0c1      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800327e:	4b40      	ldr	r3, [pc, #256]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1ee      	bne.n	8003268 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800328a:	7dfb      	ldrb	r3, [r7, #23]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d105      	bne.n	800329c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003290:	4b3b      	ldr	r3, [pc, #236]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	4a3a      	ldr	r2, [pc, #232]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003296:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800329a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 80ad 	beq.w	8003400 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032a6:	4b36      	ldr	r3, [pc, #216]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 030c 	and.w	r3, r3, #12
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d060      	beq.n	8003374 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d145      	bne.n	8003346 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ba:	4b33      	ldr	r3, [pc, #204]	@ (8003388 <HAL_RCC_OscConfig+0x4b4>)
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c0:	f7fd fea6 	bl	8001010 <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c8:	f7fd fea2 	bl	8001010 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e093      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032da:	4b29      	ldr	r3, [pc, #164]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f0      	bne.n	80032c8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69da      	ldr	r2, [r3, #28]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a1b      	ldr	r3, [r3, #32]
 80032ee:	431a      	orrs	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f4:	019b      	lsls	r3, r3, #6
 80032f6:	431a      	orrs	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fc:	085b      	lsrs	r3, r3, #1
 80032fe:	3b01      	subs	r3, #1
 8003300:	041b      	lsls	r3, r3, #16
 8003302:	431a      	orrs	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003308:	061b      	lsls	r3, r3, #24
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003310:	071b      	lsls	r3, r3, #28
 8003312:	491b      	ldr	r1, [pc, #108]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003314:	4313      	orrs	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003318:	4b1b      	ldr	r3, [pc, #108]	@ (8003388 <HAL_RCC_OscConfig+0x4b4>)
 800331a:	2201      	movs	r2, #1
 800331c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331e:	f7fd fe77 	bl	8001010 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003326:	f7fd fe73 	bl	8001010 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e064      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003338:	4b11      	ldr	r3, [pc, #68]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0f0      	beq.n	8003326 <HAL_RCC_OscConfig+0x452>
 8003344:	e05c      	b.n	8003400 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003346:	4b10      	ldr	r3, [pc, #64]	@ (8003388 <HAL_RCC_OscConfig+0x4b4>)
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800334c:	f7fd fe60 	bl	8001010 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003352:	e008      	b.n	8003366 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003354:	f7fd fe5c 	bl	8001010 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e04d      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003366:	4b06      	ldr	r3, [pc, #24]	@ (8003380 <HAL_RCC_OscConfig+0x4ac>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1f0      	bne.n	8003354 <HAL_RCC_OscConfig+0x480>
 8003372:	e045      	b.n	8003400 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d107      	bne.n	800338c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e040      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
 8003380:	40023800 	.word	0x40023800
 8003384:	40007000 	.word	0x40007000
 8003388:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800338c:	4b1f      	ldr	r3, [pc, #124]	@ (800340c <HAL_RCC_OscConfig+0x538>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d030      	beq.n	80033fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d129      	bne.n	80033fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d122      	bne.n	80033fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033bc:	4013      	ands	r3, r2
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d119      	bne.n	80033fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d2:	085b      	lsrs	r3, r3, #1
 80033d4:	3b01      	subs	r3, #1
 80033d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033d8:	429a      	cmp	r2, r3
 80033da:	d10f      	bne.n	80033fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d107      	bne.n	80033fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d001      	beq.n	8003400 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e000      	b.n	8003402 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800

08003410 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e042      	b.n	80034a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d106      	bne.n	800343c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7fd fd12 	bl	8000e60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2224      	movs	r2, #36	@ 0x24
 8003440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68da      	ldr	r2, [r3, #12]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003452:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 f973 	bl	8003740 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	691a      	ldr	r2, [r3, #16]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003468:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695a      	ldr	r2, [r3, #20]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003478:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003488:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2220      	movs	r2, #32
 8003494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b08a      	sub	sp, #40	@ 0x28
 80034b4:	af02      	add	r7, sp, #8
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	603b      	str	r3, [r7, #0]
 80034bc:	4613      	mov	r3, r2
 80034be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	2b20      	cmp	r3, #32
 80034ce:	d175      	bne.n	80035bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <HAL_UART_Transmit+0x2c>
 80034d6:	88fb      	ldrh	r3, [r7, #6]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e06e      	b.n	80035be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2221      	movs	r2, #33	@ 0x21
 80034ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034ee:	f7fd fd8f 	bl	8001010 <HAL_GetTick>
 80034f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	88fa      	ldrh	r2, [r7, #6]
 80034f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	88fa      	ldrh	r2, [r7, #6]
 80034fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003508:	d108      	bne.n	800351c <HAL_UART_Transmit+0x6c>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d104      	bne.n	800351c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003512:	2300      	movs	r3, #0
 8003514:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	61bb      	str	r3, [r7, #24]
 800351a:	e003      	b.n	8003524 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003520:	2300      	movs	r3, #0
 8003522:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003524:	e02e      	b.n	8003584 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	2200      	movs	r2, #0
 800352e:	2180      	movs	r1, #128	@ 0x80
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 f848 	bl	80035c6 <UART_WaitOnFlagUntilTimeout>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d005      	beq.n	8003548 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2220      	movs	r2, #32
 8003540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e03a      	b.n	80035be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10b      	bne.n	8003566 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800355c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	3302      	adds	r3, #2
 8003562:	61bb      	str	r3, [r7, #24]
 8003564:	e007      	b.n	8003576 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	781a      	ldrb	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	3301      	adds	r3, #1
 8003574:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800357a:	b29b      	uxth	r3, r3
 800357c:	3b01      	subs	r3, #1
 800357e:	b29a      	uxth	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003588:	b29b      	uxth	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1cb      	bne.n	8003526 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2200      	movs	r2, #0
 8003596:	2140      	movs	r1, #64	@ 0x40
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 f814 	bl	80035c6 <UART_WaitOnFlagUntilTimeout>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d005      	beq.n	80035b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2220      	movs	r2, #32
 80035a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e006      	b.n	80035be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2220      	movs	r2, #32
 80035b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80035b8:	2300      	movs	r3, #0
 80035ba:	e000      	b.n	80035be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80035bc:	2302      	movs	r3, #2
  }
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3720      	adds	r7, #32
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b086      	sub	sp, #24
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	60f8      	str	r0, [r7, #12]
 80035ce:	60b9      	str	r1, [r7, #8]
 80035d0:	603b      	str	r3, [r7, #0]
 80035d2:	4613      	mov	r3, r2
 80035d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035d6:	e03b      	b.n	8003650 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d8:	6a3b      	ldr	r3, [r7, #32]
 80035da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035de:	d037      	beq.n	8003650 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035e0:	f7fd fd16 	bl	8001010 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	6a3a      	ldr	r2, [r7, #32]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d302      	bcc.n	80035f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80035f0:	6a3b      	ldr	r3, [r7, #32]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e03a      	b.n	8003670 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d023      	beq.n	8003650 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	2b80      	cmp	r3, #128	@ 0x80
 800360c:	d020      	beq.n	8003650 <UART_WaitOnFlagUntilTimeout+0x8a>
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2b40      	cmp	r3, #64	@ 0x40
 8003612:	d01d      	beq.n	8003650 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b08      	cmp	r3, #8
 8003620:	d116      	bne.n	8003650 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	617b      	str	r3, [r7, #20]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	617b      	str	r3, [r7, #20]
 8003636:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f81d 	bl	8003678 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2208      	movs	r2, #8
 8003642:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e00f      	b.n	8003670 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	4013      	ands	r3, r2
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	429a      	cmp	r2, r3
 800365e:	bf0c      	ite	eq
 8003660:	2301      	moveq	r3, #1
 8003662:	2300      	movne	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	461a      	mov	r2, r3
 8003668:	79fb      	ldrb	r3, [r7, #7]
 800366a:	429a      	cmp	r2, r3
 800366c:	d0b4      	beq.n	80035d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003678:	b480      	push	{r7}
 800367a:	b095      	sub	sp, #84	@ 0x54
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	330c      	adds	r3, #12
 8003686:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800368a:	e853 3f00 	ldrex	r3, [r3]
 800368e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003692:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003696:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	330c      	adds	r3, #12
 800369e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80036a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036a8:	e841 2300 	strex	r3, r2, [r1]
 80036ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1e5      	bne.n	8003680 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	3314      	adds	r3, #20
 80036ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036bc:	6a3b      	ldr	r3, [r7, #32]
 80036be:	e853 3f00 	ldrex	r3, [r3]
 80036c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	f023 0301 	bic.w	r3, r3, #1
 80036ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	3314      	adds	r3, #20
 80036d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036dc:	e841 2300 	strex	r3, r2, [r1]
 80036e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1e5      	bne.n	80036b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d119      	bne.n	8003724 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	330c      	adds	r3, #12
 80036f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	e853 3f00 	ldrex	r3, [r3]
 80036fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	f023 0310 	bic.w	r3, r3, #16
 8003706:	647b      	str	r3, [r7, #68]	@ 0x44
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	330c      	adds	r3, #12
 800370e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003710:	61ba      	str	r2, [r7, #24]
 8003712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003714:	6979      	ldr	r1, [r7, #20]
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	e841 2300 	strex	r3, r2, [r1]
 800371c:	613b      	str	r3, [r7, #16]
   return(result);
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1e5      	bne.n	80036f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2220      	movs	r2, #32
 8003728:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003732:	bf00      	nop
 8003734:	3754      	adds	r7, #84	@ 0x54
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
	...

08003740 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003740:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003744:	b0c0      	sub	sp, #256	@ 0x100
 8003746:	af00      	add	r7, sp, #0
 8003748:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800374c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800375c:	68d9      	ldr	r1, [r3, #12]
 800375e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	ea40 0301 	orr.w	r3, r0, r1
 8003768:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800376a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800376e:	689a      	ldr	r2, [r3, #8]
 8003770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	431a      	orrs	r2, r3
 8003778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	431a      	orrs	r2, r3
 8003780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	4313      	orrs	r3, r2
 8003788:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800378c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003798:	f021 010c 	bic.w	r1, r1, #12
 800379c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80037a6:	430b      	orrs	r3, r1
 80037a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80037b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ba:	6999      	ldr	r1, [r3, #24]
 80037bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	ea40 0301 	orr.w	r3, r0, r1
 80037c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	4b8f      	ldr	r3, [pc, #572]	@ (8003a0c <UART_SetConfig+0x2cc>)
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d005      	beq.n	80037e0 <UART_SetConfig+0xa0>
 80037d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	4b8d      	ldr	r3, [pc, #564]	@ (8003a10 <UART_SetConfig+0x2d0>)
 80037dc:	429a      	cmp	r2, r3
 80037de:	d104      	bne.n	80037ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037e0:	f7ff f934 	bl	8002a4c <HAL_RCC_GetPCLK2Freq>
 80037e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80037e8:	e003      	b.n	80037f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037ea:	f7ff f91b 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>
 80037ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037fc:	f040 810c 	bne.w	8003a18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003800:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003804:	2200      	movs	r2, #0
 8003806:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800380a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800380e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003812:	4622      	mov	r2, r4
 8003814:	462b      	mov	r3, r5
 8003816:	1891      	adds	r1, r2, r2
 8003818:	65b9      	str	r1, [r7, #88]	@ 0x58
 800381a:	415b      	adcs	r3, r3
 800381c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800381e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003822:	4621      	mov	r1, r4
 8003824:	eb12 0801 	adds.w	r8, r2, r1
 8003828:	4629      	mov	r1, r5
 800382a:	eb43 0901 	adc.w	r9, r3, r1
 800382e:	f04f 0200 	mov.w	r2, #0
 8003832:	f04f 0300 	mov.w	r3, #0
 8003836:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800383a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800383e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003842:	4690      	mov	r8, r2
 8003844:	4699      	mov	r9, r3
 8003846:	4623      	mov	r3, r4
 8003848:	eb18 0303 	adds.w	r3, r8, r3
 800384c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003850:	462b      	mov	r3, r5
 8003852:	eb49 0303 	adc.w	r3, r9, r3
 8003856:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800385a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003866:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800386a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800386e:	460b      	mov	r3, r1
 8003870:	18db      	adds	r3, r3, r3
 8003872:	653b      	str	r3, [r7, #80]	@ 0x50
 8003874:	4613      	mov	r3, r2
 8003876:	eb42 0303 	adc.w	r3, r2, r3
 800387a:	657b      	str	r3, [r7, #84]	@ 0x54
 800387c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003880:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003884:	f7fc fd1c 	bl	80002c0 <__aeabi_uldivmod>
 8003888:	4602      	mov	r2, r0
 800388a:	460b      	mov	r3, r1
 800388c:	4b61      	ldr	r3, [pc, #388]	@ (8003a14 <UART_SetConfig+0x2d4>)
 800388e:	fba3 2302 	umull	r2, r3, r3, r2
 8003892:	095b      	lsrs	r3, r3, #5
 8003894:	011c      	lsls	r4, r3, #4
 8003896:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800389a:	2200      	movs	r2, #0
 800389c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80038a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80038a8:	4642      	mov	r2, r8
 80038aa:	464b      	mov	r3, r9
 80038ac:	1891      	adds	r1, r2, r2
 80038ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80038b0:	415b      	adcs	r3, r3
 80038b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80038b8:	4641      	mov	r1, r8
 80038ba:	eb12 0a01 	adds.w	sl, r2, r1
 80038be:	4649      	mov	r1, r9
 80038c0:	eb43 0b01 	adc.w	fp, r3, r1
 80038c4:	f04f 0200 	mov.w	r2, #0
 80038c8:	f04f 0300 	mov.w	r3, #0
 80038cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038d8:	4692      	mov	sl, r2
 80038da:	469b      	mov	fp, r3
 80038dc:	4643      	mov	r3, r8
 80038de:	eb1a 0303 	adds.w	r3, sl, r3
 80038e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038e6:	464b      	mov	r3, r9
 80038e8:	eb4b 0303 	adc.w	r3, fp, r3
 80038ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80038f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80038fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003900:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003904:	460b      	mov	r3, r1
 8003906:	18db      	adds	r3, r3, r3
 8003908:	643b      	str	r3, [r7, #64]	@ 0x40
 800390a:	4613      	mov	r3, r2
 800390c:	eb42 0303 	adc.w	r3, r2, r3
 8003910:	647b      	str	r3, [r7, #68]	@ 0x44
 8003912:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003916:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800391a:	f7fc fcd1 	bl	80002c0 <__aeabi_uldivmod>
 800391e:	4602      	mov	r2, r0
 8003920:	460b      	mov	r3, r1
 8003922:	4611      	mov	r1, r2
 8003924:	4b3b      	ldr	r3, [pc, #236]	@ (8003a14 <UART_SetConfig+0x2d4>)
 8003926:	fba3 2301 	umull	r2, r3, r3, r1
 800392a:	095b      	lsrs	r3, r3, #5
 800392c:	2264      	movs	r2, #100	@ 0x64
 800392e:	fb02 f303 	mul.w	r3, r2, r3
 8003932:	1acb      	subs	r3, r1, r3
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800393a:	4b36      	ldr	r3, [pc, #216]	@ (8003a14 <UART_SetConfig+0x2d4>)
 800393c:	fba3 2302 	umull	r2, r3, r3, r2
 8003940:	095b      	lsrs	r3, r3, #5
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003948:	441c      	add	r4, r3
 800394a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800394e:	2200      	movs	r2, #0
 8003950:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003954:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003958:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800395c:	4642      	mov	r2, r8
 800395e:	464b      	mov	r3, r9
 8003960:	1891      	adds	r1, r2, r2
 8003962:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003964:	415b      	adcs	r3, r3
 8003966:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003968:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800396c:	4641      	mov	r1, r8
 800396e:	1851      	adds	r1, r2, r1
 8003970:	6339      	str	r1, [r7, #48]	@ 0x30
 8003972:	4649      	mov	r1, r9
 8003974:	414b      	adcs	r3, r1
 8003976:	637b      	str	r3, [r7, #52]	@ 0x34
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003984:	4659      	mov	r1, fp
 8003986:	00cb      	lsls	r3, r1, #3
 8003988:	4651      	mov	r1, sl
 800398a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800398e:	4651      	mov	r1, sl
 8003990:	00ca      	lsls	r2, r1, #3
 8003992:	4610      	mov	r0, r2
 8003994:	4619      	mov	r1, r3
 8003996:	4603      	mov	r3, r0
 8003998:	4642      	mov	r2, r8
 800399a:	189b      	adds	r3, r3, r2
 800399c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80039a0:	464b      	mov	r3, r9
 80039a2:	460a      	mov	r2, r1
 80039a4:	eb42 0303 	adc.w	r3, r2, r3
 80039a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80039b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80039bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80039c0:	460b      	mov	r3, r1
 80039c2:	18db      	adds	r3, r3, r3
 80039c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039c6:	4613      	mov	r3, r2
 80039c8:	eb42 0303 	adc.w	r3, r2, r3
 80039cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80039d6:	f7fc fc73 	bl	80002c0 <__aeabi_uldivmod>
 80039da:	4602      	mov	r2, r0
 80039dc:	460b      	mov	r3, r1
 80039de:	4b0d      	ldr	r3, [pc, #52]	@ (8003a14 <UART_SetConfig+0x2d4>)
 80039e0:	fba3 1302 	umull	r1, r3, r3, r2
 80039e4:	095b      	lsrs	r3, r3, #5
 80039e6:	2164      	movs	r1, #100	@ 0x64
 80039e8:	fb01 f303 	mul.w	r3, r1, r3
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	3332      	adds	r3, #50	@ 0x32
 80039f2:	4a08      	ldr	r2, [pc, #32]	@ (8003a14 <UART_SetConfig+0x2d4>)
 80039f4:	fba2 2303 	umull	r2, r3, r2, r3
 80039f8:	095b      	lsrs	r3, r3, #5
 80039fa:	f003 0207 	and.w	r2, r3, #7
 80039fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4422      	add	r2, r4
 8003a06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a08:	e106      	b.n	8003c18 <UART_SetConfig+0x4d8>
 8003a0a:	bf00      	nop
 8003a0c:	40011000 	.word	0x40011000
 8003a10:	40011400 	.word	0x40011400
 8003a14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a22:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a2a:	4642      	mov	r2, r8
 8003a2c:	464b      	mov	r3, r9
 8003a2e:	1891      	adds	r1, r2, r2
 8003a30:	6239      	str	r1, [r7, #32]
 8003a32:	415b      	adcs	r3, r3
 8003a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a3a:	4641      	mov	r1, r8
 8003a3c:	1854      	adds	r4, r2, r1
 8003a3e:	4649      	mov	r1, r9
 8003a40:	eb43 0501 	adc.w	r5, r3, r1
 8003a44:	f04f 0200 	mov.w	r2, #0
 8003a48:	f04f 0300 	mov.w	r3, #0
 8003a4c:	00eb      	lsls	r3, r5, #3
 8003a4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a52:	00e2      	lsls	r2, r4, #3
 8003a54:	4614      	mov	r4, r2
 8003a56:	461d      	mov	r5, r3
 8003a58:	4643      	mov	r3, r8
 8003a5a:	18e3      	adds	r3, r4, r3
 8003a5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a60:	464b      	mov	r3, r9
 8003a62:	eb45 0303 	adc.w	r3, r5, r3
 8003a66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a7a:	f04f 0200 	mov.w	r2, #0
 8003a7e:	f04f 0300 	mov.w	r3, #0
 8003a82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a86:	4629      	mov	r1, r5
 8003a88:	008b      	lsls	r3, r1, #2
 8003a8a:	4621      	mov	r1, r4
 8003a8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a90:	4621      	mov	r1, r4
 8003a92:	008a      	lsls	r2, r1, #2
 8003a94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003a98:	f7fc fc12 	bl	80002c0 <__aeabi_uldivmod>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	4b60      	ldr	r3, [pc, #384]	@ (8003c24 <UART_SetConfig+0x4e4>)
 8003aa2:	fba3 2302 	umull	r2, r3, r3, r2
 8003aa6:	095b      	lsrs	r3, r3, #5
 8003aa8:	011c      	lsls	r4, r3, #4
 8003aaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ab4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003ab8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003abc:	4642      	mov	r2, r8
 8003abe:	464b      	mov	r3, r9
 8003ac0:	1891      	adds	r1, r2, r2
 8003ac2:	61b9      	str	r1, [r7, #24]
 8003ac4:	415b      	adcs	r3, r3
 8003ac6:	61fb      	str	r3, [r7, #28]
 8003ac8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003acc:	4641      	mov	r1, r8
 8003ace:	1851      	adds	r1, r2, r1
 8003ad0:	6139      	str	r1, [r7, #16]
 8003ad2:	4649      	mov	r1, r9
 8003ad4:	414b      	adcs	r3, r1
 8003ad6:	617b      	str	r3, [r7, #20]
 8003ad8:	f04f 0200 	mov.w	r2, #0
 8003adc:	f04f 0300 	mov.w	r3, #0
 8003ae0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ae4:	4659      	mov	r1, fp
 8003ae6:	00cb      	lsls	r3, r1, #3
 8003ae8:	4651      	mov	r1, sl
 8003aea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aee:	4651      	mov	r1, sl
 8003af0:	00ca      	lsls	r2, r1, #3
 8003af2:	4610      	mov	r0, r2
 8003af4:	4619      	mov	r1, r3
 8003af6:	4603      	mov	r3, r0
 8003af8:	4642      	mov	r2, r8
 8003afa:	189b      	adds	r3, r3, r2
 8003afc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b00:	464b      	mov	r3, r9
 8003b02:	460a      	mov	r2, r1
 8003b04:	eb42 0303 	adc.w	r3, r2, r3
 8003b08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b16:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b18:	f04f 0200 	mov.w	r2, #0
 8003b1c:	f04f 0300 	mov.w	r3, #0
 8003b20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b24:	4649      	mov	r1, r9
 8003b26:	008b      	lsls	r3, r1, #2
 8003b28:	4641      	mov	r1, r8
 8003b2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b2e:	4641      	mov	r1, r8
 8003b30:	008a      	lsls	r2, r1, #2
 8003b32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b36:	f7fc fbc3 	bl	80002c0 <__aeabi_uldivmod>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4611      	mov	r1, r2
 8003b40:	4b38      	ldr	r3, [pc, #224]	@ (8003c24 <UART_SetConfig+0x4e4>)
 8003b42:	fba3 2301 	umull	r2, r3, r3, r1
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	2264      	movs	r2, #100	@ 0x64
 8003b4a:	fb02 f303 	mul.w	r3, r2, r3
 8003b4e:	1acb      	subs	r3, r1, r3
 8003b50:	011b      	lsls	r3, r3, #4
 8003b52:	3332      	adds	r3, #50	@ 0x32
 8003b54:	4a33      	ldr	r2, [pc, #204]	@ (8003c24 <UART_SetConfig+0x4e4>)
 8003b56:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5a:	095b      	lsrs	r3, r3, #5
 8003b5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b60:	441c      	add	r4, r3
 8003b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b66:	2200      	movs	r2, #0
 8003b68:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b6a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003b70:	4642      	mov	r2, r8
 8003b72:	464b      	mov	r3, r9
 8003b74:	1891      	adds	r1, r2, r2
 8003b76:	60b9      	str	r1, [r7, #8]
 8003b78:	415b      	adcs	r3, r3
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b80:	4641      	mov	r1, r8
 8003b82:	1851      	adds	r1, r2, r1
 8003b84:	6039      	str	r1, [r7, #0]
 8003b86:	4649      	mov	r1, r9
 8003b88:	414b      	adcs	r3, r1
 8003b8a:	607b      	str	r3, [r7, #4]
 8003b8c:	f04f 0200 	mov.w	r2, #0
 8003b90:	f04f 0300 	mov.w	r3, #0
 8003b94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b98:	4659      	mov	r1, fp
 8003b9a:	00cb      	lsls	r3, r1, #3
 8003b9c:	4651      	mov	r1, sl
 8003b9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ba2:	4651      	mov	r1, sl
 8003ba4:	00ca      	lsls	r2, r1, #3
 8003ba6:	4610      	mov	r0, r2
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4603      	mov	r3, r0
 8003bac:	4642      	mov	r2, r8
 8003bae:	189b      	adds	r3, r3, r2
 8003bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003bb2:	464b      	mov	r3, r9
 8003bb4:	460a      	mov	r2, r1
 8003bb6:	eb42 0303 	adc.w	r3, r2, r3
 8003bba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bc6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003bc8:	f04f 0200 	mov.w	r2, #0
 8003bcc:	f04f 0300 	mov.w	r3, #0
 8003bd0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003bd4:	4649      	mov	r1, r9
 8003bd6:	008b      	lsls	r3, r1, #2
 8003bd8:	4641      	mov	r1, r8
 8003bda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bde:	4641      	mov	r1, r8
 8003be0:	008a      	lsls	r2, r1, #2
 8003be2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003be6:	f7fc fb6b 	bl	80002c0 <__aeabi_uldivmod>
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	4b0d      	ldr	r3, [pc, #52]	@ (8003c24 <UART_SetConfig+0x4e4>)
 8003bf0:	fba3 1302 	umull	r1, r3, r3, r2
 8003bf4:	095b      	lsrs	r3, r3, #5
 8003bf6:	2164      	movs	r1, #100	@ 0x64
 8003bf8:	fb01 f303 	mul.w	r3, r1, r3
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	011b      	lsls	r3, r3, #4
 8003c00:	3332      	adds	r3, #50	@ 0x32
 8003c02:	4a08      	ldr	r2, [pc, #32]	@ (8003c24 <UART_SetConfig+0x4e4>)
 8003c04:	fba2 2303 	umull	r2, r3, r2, r3
 8003c08:	095b      	lsrs	r3, r3, #5
 8003c0a:	f003 020f 	and.w	r2, r3, #15
 8003c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4422      	add	r2, r4
 8003c16:	609a      	str	r2, [r3, #8]
}
 8003c18:	bf00      	nop
 8003c1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c24:	51eb851f 	.word	0x51eb851f

08003c28 <__NVIC_SetPriority>:
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	4603      	mov	r3, r0
 8003c30:	6039      	str	r1, [r7, #0]
 8003c32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	db0a      	blt.n	8003c52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	b2da      	uxtb	r2, r3
 8003c40:	490c      	ldr	r1, [pc, #48]	@ (8003c74 <__NVIC_SetPriority+0x4c>)
 8003c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c46:	0112      	lsls	r2, r2, #4
 8003c48:	b2d2      	uxtb	r2, r2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003c50:	e00a      	b.n	8003c68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	b2da      	uxtb	r2, r3
 8003c56:	4908      	ldr	r1, [pc, #32]	@ (8003c78 <__NVIC_SetPriority+0x50>)
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	f003 030f 	and.w	r3, r3, #15
 8003c5e:	3b04      	subs	r3, #4
 8003c60:	0112      	lsls	r2, r2, #4
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	440b      	add	r3, r1
 8003c66:	761a      	strb	r2, [r3, #24]
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	e000e100 	.word	0xe000e100
 8003c78:	e000ed00 	.word	0xe000ed00

08003c7c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003c80:	2100      	movs	r1, #0
 8003c82:	f06f 0004 	mvn.w	r0, #4
 8003c86:	f7ff ffcf 	bl	8003c28 <__NVIC_SetPriority>
#endif
}
 8003c8a:	bf00      	nop
 8003c8c:	bd80      	pop	{r7, pc}
	...

08003c90 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c96:	f3ef 8305 	mrs	r3, IPSR
 8003c9a:	603b      	str	r3, [r7, #0]
  return(result);
 8003c9c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003ca2:	f06f 0305 	mvn.w	r3, #5
 8003ca6:	607b      	str	r3, [r7, #4]
 8003ca8:	e00c      	b.n	8003cc4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003caa:	4b0a      	ldr	r3, [pc, #40]	@ (8003cd4 <osKernelInitialize+0x44>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d105      	bne.n	8003cbe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003cb2:	4b08      	ldr	r3, [pc, #32]	@ (8003cd4 <osKernelInitialize+0x44>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	607b      	str	r3, [r7, #4]
 8003cbc:	e002      	b.n	8003cc4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003cc4:	687b      	ldr	r3, [r7, #4]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	20000158 	.word	0x20000158

08003cd8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cde:	f3ef 8305 	mrs	r3, IPSR
 8003ce2:	603b      	str	r3, [r7, #0]
  return(result);
 8003ce4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d003      	beq.n	8003cf2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003cea:	f06f 0305 	mvn.w	r3, #5
 8003cee:	607b      	str	r3, [r7, #4]
 8003cf0:	e010      	b.n	8003d14 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8003d20 <osKernelStart+0x48>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d109      	bne.n	8003d0e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003cfa:	f7ff ffbf 	bl	8003c7c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003cfe:	4b08      	ldr	r3, [pc, #32]	@ (8003d20 <osKernelStart+0x48>)
 8003d00:	2202      	movs	r2, #2
 8003d02:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003d04:	f001 ff2e 	bl	8005b64 <vTaskStartScheduler>
      stat = osOK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	607b      	str	r3, [r7, #4]
 8003d0c:	e002      	b.n	8003d14 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d12:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003d14:	687b      	ldr	r3, [r7, #4]
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20000158 	.word	0x20000158

08003d24 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08e      	sub	sp, #56	@ 0x38
 8003d28:	af04      	add	r7, sp, #16
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003d30:	2300      	movs	r3, #0
 8003d32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d34:	f3ef 8305 	mrs	r3, IPSR
 8003d38:	617b      	str	r3, [r7, #20]
  return(result);
 8003d3a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d17e      	bne.n	8003e3e <osThreadNew+0x11a>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d07b      	beq.n	8003e3e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003d46:	2380      	movs	r3, #128	@ 0x80
 8003d48:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003d4a:	2318      	movs	r3, #24
 8003d4c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003d52:	f04f 33ff 	mov.w	r3, #4294967295
 8003d56:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d045      	beq.n	8003dea <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d002      	beq.n	8003d6c <osThreadNew+0x48>
        name = attr->name;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d002      	beq.n	8003d7a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d008      	beq.n	8003d92 <osThreadNew+0x6e>
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	2b38      	cmp	r3, #56	@ 0x38
 8003d84:	d805      	bhi.n	8003d92 <osThreadNew+0x6e>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <osThreadNew+0x72>
        return (NULL);
 8003d92:	2300      	movs	r3, #0
 8003d94:	e054      	b.n	8003e40 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	089b      	lsrs	r3, r3, #2
 8003da4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00e      	beq.n	8003dcc <osThreadNew+0xa8>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	2b5b      	cmp	r3, #91	@ 0x5b
 8003db4:	d90a      	bls.n	8003dcc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d006      	beq.n	8003dcc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d002      	beq.n	8003dcc <osThreadNew+0xa8>
        mem = 1;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61bb      	str	r3, [r7, #24]
 8003dca:	e010      	b.n	8003dee <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10c      	bne.n	8003dee <osThreadNew+0xca>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d108      	bne.n	8003dee <osThreadNew+0xca>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d104      	bne.n	8003dee <osThreadNew+0xca>
          mem = 0;
 8003de4:	2300      	movs	r3, #0
 8003de6:	61bb      	str	r3, [r7, #24]
 8003de8:	e001      	b.n	8003dee <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003dea:	2300      	movs	r3, #0
 8003dec:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d110      	bne.n	8003e16 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003dfc:	9202      	str	r2, [sp, #8]
 8003dfe:	9301      	str	r3, [sp, #4]
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	6a3a      	ldr	r2, [r7, #32]
 8003e08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f001 fcce 	bl	80057ac <xTaskCreateStatic>
 8003e10:	4603      	mov	r3, r0
 8003e12:	613b      	str	r3, [r7, #16]
 8003e14:	e013      	b.n	8003e3e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d110      	bne.n	8003e3e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	f107 0310 	add.w	r3, r7, #16
 8003e24:	9301      	str	r3, [sp, #4]
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	9300      	str	r3, [sp, #0]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f001 fd1c 	bl	800586c <xTaskCreate>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d001      	beq.n	8003e3e <osThreadNew+0x11a>
            hTask = NULL;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003e3e:	693b      	ldr	r3, [r7, #16]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3728      	adds	r7, #40	@ 0x28
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e50:	f3ef 8305 	mrs	r3, IPSR
 8003e54:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e56:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <osDelay+0x1c>
    stat = osErrorISR;
 8003e5c:	f06f 0305 	mvn.w	r3, #5
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	e007      	b.n	8003e74 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d002      	beq.n	8003e74 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f001 fe42 	bl	8005af8 <vTaskDelay>
    }
  }

  return (stat);
 8003e74:	68fb      	ldr	r3, [r7, #12]
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b086      	sub	sp, #24
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8003e86:	2300      	movs	r3, #0
 8003e88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e8a:	f3ef 8305 	mrs	r3, IPSR
 8003e8e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e90:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d12d      	bne.n	8003ef2 <osEventFlagsNew+0x74>
    mem = -1;
 8003e96:	f04f 33ff 	mov.w	r3, #4294967295
 8003e9a:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d015      	beq.n	8003ece <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d006      	beq.n	8003eb8 <osEventFlagsNew+0x3a>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	2b1f      	cmp	r3, #31
 8003eb0:	d902      	bls.n	8003eb8 <osEventFlagsNew+0x3a>
        mem = 1;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	613b      	str	r3, [r7, #16]
 8003eb6:	e00c      	b.n	8003ed2 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d108      	bne.n	8003ed2 <osEventFlagsNew+0x54>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d104      	bne.n	8003ed2 <osEventFlagsNew+0x54>
          mem = 0;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	613b      	str	r3, [r7, #16]
 8003ecc:	e001      	b.n	8003ed2 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d106      	bne.n	8003ee6 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f000 fa27 	bl	8004330 <xEventGroupCreateStatic>
 8003ee2:	6178      	str	r0, [r7, #20]
 8003ee4:	e005      	b.n	8003ef2 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d102      	bne.n	8003ef2 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8003eec:	f000 fa59 	bl	80043a2 <xEventGroupCreate>
 8003ef0:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8003ef2:	697b      	ldr	r3, [r7, #20]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d003      	beq.n	8003f18 <osEventFlagsSet+0x1c>
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f16:	d303      	bcc.n	8003f20 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8003f18:	f06f 0303 	mvn.w	r3, #3
 8003f1c:	617b      	str	r3, [r7, #20]
 8003f1e:	e028      	b.n	8003f72 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f20:	f3ef 8305 	mrs	r3, IPSR
 8003f24:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f26:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d01d      	beq.n	8003f68 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8003f30:	f107 0308 	add.w	r3, r7, #8
 8003f34:	461a      	mov	r2, r3
 8003f36:	6839      	ldr	r1, [r7, #0]
 8003f38:	6938      	ldr	r0, [r7, #16]
 8003f3a:	f000 fc59 	bl	80047f0 <xEventGroupSetBitsFromISR>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d103      	bne.n	8003f4c <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8003f44:	f06f 0302 	mvn.w	r3, #2
 8003f48:	617b      	str	r3, [r7, #20]
 8003f4a:	e012      	b.n	8003f72 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00d      	beq.n	8003f72 <osEventFlagsSet+0x76>
 8003f56:	4b09      	ldr	r3, [pc, #36]	@ (8003f7c <osEventFlagsSet+0x80>)
 8003f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	f3bf 8f4f 	dsb	sy
 8003f62:	f3bf 8f6f 	isb	sy
 8003f66:	e004      	b.n	8003f72 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8003f68:	6839      	ldr	r1, [r7, #0]
 8003f6a:	6938      	ldr	r0, [r7, #16]
 8003f6c:	f000 fb78 	bl	8004660 <xEventGroupSetBits>
 8003f70:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8003f72:	697b      	ldr	r3, [r7, #20]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	e000ed04 	.word	0xe000ed04

08003f80 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <osEventFlagsClear+0x1c>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f9a:	d303      	bcc.n	8003fa4 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 8003f9c:	f06f 0303 	mvn.w	r3, #3
 8003fa0:	617b      	str	r3, [r7, #20]
 8003fa2:	e019      	b.n	8003fd8 <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fa4:	f3ef 8305 	mrs	r3, IPSR
 8003fa8:	60fb      	str	r3, [r7, #12]
  return(result);
 8003faa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00e      	beq.n	8003fce <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8003fb0:	6938      	ldr	r0, [r7, #16]
 8003fb2:	f000 fb31 	bl	8004618 <xEventGroupGetBitsFromISR>
 8003fb6:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8003fb8:	6839      	ldr	r1, [r7, #0]
 8003fba:	6938      	ldr	r0, [r7, #16]
 8003fbc:	f000 fb18 	bl	80045f0 <xEventGroupClearBitsFromISR>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d108      	bne.n	8003fd8 <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 8003fc6:	f06f 0302 	mvn.w	r3, #2
 8003fca:	617b      	str	r3, [r7, #20]
 8003fcc:	e004      	b.n	8003fd8 <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8003fce:	6839      	ldr	r1, [r7, #0]
 8003fd0:	6938      	ldr	r0, [r7, #16]
 8003fd2:	f000 fad3 	bl	800457c <xEventGroupClearBits>
 8003fd6:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8003fd8:	697b      	ldr	r3, [r7, #20]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}

08003fe2 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8003fe2:	b580      	push	{r7, lr}
 8003fe4:	b08c      	sub	sp, #48	@ 0x30
 8003fe6:	af02      	add	r7, sp, #8
 8003fe8:	60f8      	str	r0, [r7, #12]
 8003fea:	60b9      	str	r1, [r7, #8]
 8003fec:	607a      	str	r2, [r7, #4]
 8003fee:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <osEventFlagsWait+0x20>
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004000:	d303      	bcc.n	800400a <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8004002:	f06f 0303 	mvn.w	r3, #3
 8004006:	61fb      	str	r3, [r7, #28]
 8004008:	e04b      	b.n	80040a2 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800400a:	f3ef 8305 	mrs	r3, IPSR
 800400e:	617b      	str	r3, [r7, #20]
  return(result);
 8004010:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8004016:	f06f 0305 	mvn.w	r3, #5
 800401a:	61fb      	str	r3, [r7, #28]
 800401c:	e041      	b.n	80040a2 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b00      	cmp	r3, #0
 8004026:	d002      	beq.n	800402e <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8004028:	2301      	movs	r3, #1
 800402a:	627b      	str	r3, [r7, #36]	@ 0x24
 800402c:	e001      	b.n	8004032 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 800402e:	2300      	movs	r3, #0
 8004030:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 800403c:	2300      	movs	r3, #0
 800403e:	623b      	str	r3, [r7, #32]
 8004040:	e001      	b.n	8004046 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8004042:	2301      	movs	r3, #1
 8004044:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404c:	6a3a      	ldr	r2, [r7, #32]
 800404e:	68b9      	ldr	r1, [r7, #8]
 8004050:	69b8      	ldr	r0, [r7, #24]
 8004052:	f000 f9c1 	bl	80043d8 <xEventGroupWaitBits>
 8004056:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b00      	cmp	r3, #0
 8004060:	d010      	beq.n	8004084 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	4013      	ands	r3, r2
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	429a      	cmp	r2, r3
 800406c:	d019      	beq.n	80040a2 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d003      	beq.n	800407c <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8004074:	f06f 0301 	mvn.w	r3, #1
 8004078:	61fb      	str	r3, [r7, #28]
 800407a:	e012      	b.n	80040a2 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800407c:	f06f 0302 	mvn.w	r3, #2
 8004080:	61fb      	str	r3, [r7, #28]
 8004082:	e00e      	b.n	80040a2 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	4013      	ands	r3, r2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d109      	bne.n	80040a2 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8004094:	f06f 0301 	mvn.w	r3, #1
 8004098:	61fb      	str	r3, [r7, #28]
 800409a:	e002      	b.n	80040a2 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800409c:	f06f 0302 	mvn.w	r3, #2
 80040a0:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80040a2:	69fb      	ldr	r3, [r7, #28]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3728      	adds	r7, #40	@ 0x28
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b088      	sub	sp, #32
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80040b4:	2300      	movs	r3, #0
 80040b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040b8:	f3ef 8305 	mrs	r3, IPSR
 80040bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80040be:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d174      	bne.n	80041ae <osMutexNew+0x102>
    if (attr != NULL) {
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <osMutexNew+0x26>
      type = attr->attr_bits;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	61bb      	str	r3, [r7, #24]
 80040d0:	e001      	b.n	80040d6 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80040d2:	2300      	movs	r3, #0
 80040d4:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <osMutexNew+0x3a>
      rmtx = 1U;
 80040e0:	2301      	movs	r3, #1
 80040e2:	617b      	str	r3, [r7, #20]
 80040e4:	e001      	b.n	80040ea <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	f003 0308 	and.w	r3, r3, #8
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d15c      	bne.n	80041ae <osMutexNew+0x102>
      mem = -1;
 80040f4:	f04f 33ff 	mov.w	r3, #4294967295
 80040f8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d015      	beq.n	800412c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d006      	beq.n	8004116 <osMutexNew+0x6a>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	2b4f      	cmp	r3, #79	@ 0x4f
 800410e:	d902      	bls.n	8004116 <osMutexNew+0x6a>
          mem = 1;
 8004110:	2301      	movs	r3, #1
 8004112:	613b      	str	r3, [r7, #16]
 8004114:	e00c      	b.n	8004130 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d108      	bne.n	8004130 <osMutexNew+0x84>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d104      	bne.n	8004130 <osMutexNew+0x84>
            mem = 0;
 8004126:	2300      	movs	r3, #0
 8004128:	613b      	str	r3, [r7, #16]
 800412a:	e001      	b.n	8004130 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800412c:	2300      	movs	r3, #0
 800412e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d112      	bne.n	800415c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d007      	beq.n	800414c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	4619      	mov	r1, r3
 8004142:	2004      	movs	r0, #4
 8004144:	f000 fd93 	bl	8004c6e <xQueueCreateMutexStatic>
 8004148:	61f8      	str	r0, [r7, #28]
 800414a:	e016      	b.n	800417a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	4619      	mov	r1, r3
 8004152:	2001      	movs	r0, #1
 8004154:	f000 fd8b 	bl	8004c6e <xQueueCreateMutexStatic>
 8004158:	61f8      	str	r0, [r7, #28]
 800415a:	e00e      	b.n	800417a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10b      	bne.n	800417a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d004      	beq.n	8004172 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004168:	2004      	movs	r0, #4
 800416a:	f000 fd68 	bl	8004c3e <xQueueCreateMutex>
 800416e:	61f8      	str	r0, [r7, #28]
 8004170:	e003      	b.n	800417a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004172:	2001      	movs	r0, #1
 8004174:	f000 fd63 	bl	8004c3e <xQueueCreateMutex>
 8004178:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00c      	beq.n	800419a <osMutexNew+0xee>
        if (attr != NULL) {
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <osMutexNew+0xe2>
          name = attr->name;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	60fb      	str	r3, [r7, #12]
 800418c:	e001      	b.n	8004192 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800418e:	2300      	movs	r3, #0
 8004190:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004192:	68f9      	ldr	r1, [r7, #12]
 8004194:	69f8      	ldr	r0, [r7, #28]
 8004196:	f001 faab 	bl	80056f0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d006      	beq.n	80041ae <osMutexNew+0x102>
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80041ae:	69fb      	ldr	r3, [r7, #28]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3720      	adds	r7, #32
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f023 0301 	bic.w	r3, r3, #1
 80041c8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041d6:	f3ef 8305 	mrs	r3, IPSR
 80041da:	60bb      	str	r3, [r7, #8]
  return(result);
 80041dc:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <osMutexAcquire+0x32>
    stat = osErrorISR;
 80041e2:	f06f 0305 	mvn.w	r3, #5
 80041e6:	617b      	str	r3, [r7, #20]
 80041e8:	e02c      	b.n	8004244 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d103      	bne.n	80041f8 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80041f0:	f06f 0303 	mvn.w	r3, #3
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	e025      	b.n	8004244 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d011      	beq.n	8004222 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80041fe:	6839      	ldr	r1, [r7, #0]
 8004200:	6938      	ldr	r0, [r7, #16]
 8004202:	f000 fd84 	bl	8004d0e <xQueueTakeMutexRecursive>
 8004206:	4603      	mov	r3, r0
 8004208:	2b01      	cmp	r3, #1
 800420a:	d01b      	beq.n	8004244 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004212:	f06f 0301 	mvn.w	r3, #1
 8004216:	617b      	str	r3, [r7, #20]
 8004218:	e014      	b.n	8004244 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800421a:	f06f 0302 	mvn.w	r3, #2
 800421e:	617b      	str	r3, [r7, #20]
 8004220:	e010      	b.n	8004244 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004222:	6839      	ldr	r1, [r7, #0]
 8004224:	6938      	ldr	r0, [r7, #16]
 8004226:	f001 f82b 	bl	8005280 <xQueueSemaphoreTake>
 800422a:	4603      	mov	r3, r0
 800422c:	2b01      	cmp	r3, #1
 800422e:	d009      	beq.n	8004244 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004236:	f06f 0301 	mvn.w	r3, #1
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	e002      	b.n	8004244 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800423e:	f06f 0302 	mvn.w	r3, #2
 8004242:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004244:	697b      	ldr	r3, [r7, #20]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3718      	adds	r7, #24
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800424e:	b580      	push	{r7, lr}
 8004250:	b086      	sub	sp, #24
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f023 0301 	bic.w	r3, r3, #1
 800425c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004266:	2300      	movs	r3, #0
 8004268:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800426a:	f3ef 8305 	mrs	r3, IPSR
 800426e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004270:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <osMutexRelease+0x30>
    stat = osErrorISR;
 8004276:	f06f 0305 	mvn.w	r3, #5
 800427a:	617b      	str	r3, [r7, #20]
 800427c:	e01f      	b.n	80042be <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d103      	bne.n	800428c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8004284:	f06f 0303 	mvn.w	r3, #3
 8004288:	617b      	str	r3, [r7, #20]
 800428a:	e018      	b.n	80042be <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d009      	beq.n	80042a6 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004292:	6938      	ldr	r0, [r7, #16]
 8004294:	f000 fd06 	bl	8004ca4 <xQueueGiveMutexRecursive>
 8004298:	4603      	mov	r3, r0
 800429a:	2b01      	cmp	r3, #1
 800429c:	d00f      	beq.n	80042be <osMutexRelease+0x70>
        stat = osErrorResource;
 800429e:	f06f 0302 	mvn.w	r3, #2
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	e00b      	b.n	80042be <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80042a6:	2300      	movs	r3, #0
 80042a8:	2200      	movs	r2, #0
 80042aa:	2100      	movs	r1, #0
 80042ac:	6938      	ldr	r0, [r7, #16]
 80042ae:	f000 fd65 	bl	8004d7c <xQueueGenericSend>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d002      	beq.n	80042be <osMutexRelease+0x70>
        stat = osErrorResource;
 80042b8:	f06f 0302 	mvn.w	r3, #2
 80042bc:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80042be:	697b      	ldr	r3, [r7, #20]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3718      	adds	r7, #24
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4a07      	ldr	r2, [pc, #28]	@ (80042f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80042d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	4a06      	ldr	r2, [pc, #24]	@ (80042f8 <vApplicationGetIdleTaskMemory+0x30>)
 80042de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2280      	movs	r2, #128	@ 0x80
 80042e4:	601a      	str	r2, [r3, #0]
}
 80042e6:	bf00      	nop
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	2000015c 	.word	0x2000015c
 80042f8:	200001b8 	.word	0x200001b8

080042fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	4a07      	ldr	r2, [pc, #28]	@ (8004328 <vApplicationGetTimerTaskMemory+0x2c>)
 800430c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	4a06      	ldr	r2, [pc, #24]	@ (800432c <vApplicationGetTimerTaskMemory+0x30>)
 8004312:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800431a:	601a      	str	r2, [r3, #0]
}
 800431c:	bf00      	nop
 800431e:	3714      	adds	r7, #20
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	200003b8 	.word	0x200003b8
 800432c:	20000414 	.word	0x20000414

08004330 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10b      	bne.n	8004356 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800433e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004342:	f383 8811 	msr	BASEPRI, r3
 8004346:	f3bf 8f6f 	isb	sy
 800434a:	f3bf 8f4f 	dsb	sy
 800434e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004350:	bf00      	nop
 8004352:	bf00      	nop
 8004354:	e7fd      	b.n	8004352 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8004356:	2320      	movs	r3, #32
 8004358:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	2b20      	cmp	r3, #32
 800435e:	d00b      	beq.n	8004378 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	60fb      	str	r3, [r7, #12]
}
 8004372:	bf00      	nop
 8004374:	bf00      	nop
 8004376:	e7fd      	b.n	8004374 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00a      	beq.n	8004398 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	3304      	adds	r3, #4
 800438c:	4618      	mov	r0, r3
 800438e:	f000 fa43 	bl	8004818 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2201      	movs	r2, #1
 8004396:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8004398:	697b      	ldr	r3, [r7, #20]
	}
 800439a:	4618      	mov	r0, r3
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b082      	sub	sp, #8
 80043a6:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80043a8:	2020      	movs	r0, #32
 80043aa:	f003 f89f 	bl	80074ec <pvPortMalloc>
 80043ae:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00a      	beq.n	80043cc <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3304      	adds	r3, #4
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 fa29 	bl	8004818 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80043cc:	687b      	ldr	r3, [r7, #4]
	}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
	...

080043d8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b090      	sub	sp, #64	@ 0x40
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]
 80043e4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80043ea:	2300      	movs	r3, #0
 80043ec:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80043ee:	2300      	movs	r3, #0
 80043f0:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10b      	bne.n	8004410 <xEventGroupWaitBits+0x38>
	__asm volatile
 80043f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043fc:	f383 8811 	msr	BASEPRI, r3
 8004400:	f3bf 8f6f 	isb	sy
 8004404:	f3bf 8f4f 	dsb	sy
 8004408:	623b      	str	r3, [r7, #32]
}
 800440a:	bf00      	nop
 800440c:	bf00      	nop
 800440e:	e7fd      	b.n	800440c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004416:	d30b      	bcc.n	8004430 <xEventGroupWaitBits+0x58>
	__asm volatile
 8004418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800441c:	f383 8811 	msr	BASEPRI, r3
 8004420:	f3bf 8f6f 	isb	sy
 8004424:	f3bf 8f4f 	dsb	sy
 8004428:	61fb      	str	r3, [r7, #28]
}
 800442a:	bf00      	nop
 800442c:	bf00      	nop
 800442e:	e7fd      	b.n	800442c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10b      	bne.n	800444e <xEventGroupWaitBits+0x76>
	__asm volatile
 8004436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800443a:	f383 8811 	msr	BASEPRI, r3
 800443e:	f3bf 8f6f 	isb	sy
 8004442:	f3bf 8f4f 	dsb	sy
 8004446:	61bb      	str	r3, [r7, #24]
}
 8004448:	bf00      	nop
 800444a:	bf00      	nop
 800444c:	e7fd      	b.n	800444a <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800444e:	f002 f889 	bl	8006564 <xTaskGetSchedulerState>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d102      	bne.n	800445e <xEventGroupWaitBits+0x86>
 8004458:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <xEventGroupWaitBits+0x8a>
 800445e:	2301      	movs	r3, #1
 8004460:	e000      	b.n	8004464 <xEventGroupWaitBits+0x8c>
 8004462:	2300      	movs	r3, #0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10b      	bne.n	8004480 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8004468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446c:	f383 8811 	msr	BASEPRI, r3
 8004470:	f3bf 8f6f 	isb	sy
 8004474:	f3bf 8f4f 	dsb	sy
 8004478:	617b      	str	r3, [r7, #20]
}
 800447a:	bf00      	nop
 800447c:	bf00      	nop
 800447e:	e7fd      	b.n	800447c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8004480:	f001 fbd8 	bl	8005c34 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8004484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	68b9      	ldr	r1, [r7, #8]
 800448e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004490:	f000 f98c 	bl	80047ac <prvTestWaitCondition>
 8004494:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8004496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00e      	beq.n	80044ba <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800449c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800449e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80044a0:	2300      	movs	r3, #0
 80044a2:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d028      	beq.n	80044fc <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80044aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	43db      	mvns	r3, r3
 80044b2:	401a      	ands	r2, r3
 80044b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044b6:	601a      	str	r2, [r3, #0]
 80044b8:	e020      	b.n	80044fc <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80044ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d104      	bne.n	80044ca <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80044c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80044c4:	2301      	movs	r3, #1
 80044c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80044c8:	e018      	b.n	80044fc <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d003      	beq.n	80044d8 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80044d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044d6:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80044de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044e4:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80044e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044e8:	1d18      	adds	r0, r3, #4
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ee:	4313      	orrs	r3, r2
 80044f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044f2:	4619      	mov	r1, r3
 80044f4:	f001 fd98 	bl	8006028 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80044f8:	2300      	movs	r3, #0
 80044fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80044fc:	f001 fba8 	bl	8005c50 <xTaskResumeAll>
 8004500:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8004502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004504:	2b00      	cmp	r3, #0
 8004506:	d031      	beq.n	800456c <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8004508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450a:	2b00      	cmp	r3, #0
 800450c:	d107      	bne.n	800451e <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800450e:	4b1a      	ldr	r3, [pc, #104]	@ (8004578 <xEventGroupWaitBits+0x1a0>)
 8004510:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004514:	601a      	str	r2, [r3, #0]
 8004516:	f3bf 8f4f 	dsb	sy
 800451a:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800451e:	f002 f99b 	bl	8006858 <uxTaskResetEventItemValue>
 8004522:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8004524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d11a      	bne.n	8004564 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800452e:	f002 febb 	bl	80072a8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8004532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	68b9      	ldr	r1, [r7, #8]
 800453c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800453e:	f000 f935 	bl	80047ac <prvTestWaitCondition>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d009      	beq.n	800455c <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d006      	beq.n	800455c <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800454e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	43db      	mvns	r3, r3
 8004556:	401a      	ands	r2, r3
 8004558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800455a:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800455c:	2301      	movs	r3, #1
 800455e:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8004560:	f002 fed4 	bl	800730c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004566:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800456a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800456c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800456e:	4618      	mov	r0, r3
 8004570:	3740      	adds	r7, #64	@ 0x40
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	e000ed04 	.word	0xe000ed04

0800457c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10b      	bne.n	80045a8 <xEventGroupClearBits+0x2c>
	__asm volatile
 8004590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	60fb      	str	r3, [r7, #12]
}
 80045a2:	bf00      	nop
 80045a4:	bf00      	nop
 80045a6:	e7fd      	b.n	80045a4 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045ae:	d30b      	bcc.n	80045c8 <xEventGroupClearBits+0x4c>
	__asm volatile
 80045b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b4:	f383 8811 	msr	BASEPRI, r3
 80045b8:	f3bf 8f6f 	isb	sy
 80045bc:	f3bf 8f4f 	dsb	sy
 80045c0:	60bb      	str	r3, [r7, #8]
}
 80045c2:	bf00      	nop
 80045c4:	bf00      	nop
 80045c6:	e7fd      	b.n	80045c4 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80045c8:	f002 fe6e 	bl	80072a8 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	43db      	mvns	r3, r3
 80045da:	401a      	ands	r2, r3
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80045e0:	f002 fe94 	bl	800730c <vPortExitCritical>

	return uxReturn;
 80045e4:	693b      	ldr	r3, [r7, #16]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80045fa:	2300      	movs	r3, #0
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	4804      	ldr	r0, [pc, #16]	@ (8004614 <xEventGroupClearBitsFromISR+0x24>)
 8004602:	f002 fd03 	bl	800700c <xTimerPendFunctionCallFromISR>
 8004606:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8004608:	68fb      	ldr	r3, [r7, #12]
	}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	08004793 	.word	0x08004793

08004618 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8004618:	b480      	push	{r7}
 800461a:	b089      	sub	sp, #36	@ 0x24
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004624:	f3ef 8211 	mrs	r2, BASEPRI
 8004628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800462c:	f383 8811 	msr	BASEPRI, r3
 8004630:	f3bf 8f6f 	isb	sy
 8004634:	f3bf 8f4f 	dsb	sy
 8004638:	60fa      	str	r2, [r7, #12]
 800463a:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800463c:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800463e:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	617b      	str	r3, [r7, #20]
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004650:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8004652:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8004654:	4618      	mov	r0, r3
 8004656:	3724      	adds	r7, #36	@ 0x24
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b08e      	sub	sp, #56	@ 0x38
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800466a:	2300      	movs	r3, #0
 800466c:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8004672:	2300      	movs	r3, #0
 8004674:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d10b      	bne.n	8004694 <xEventGroupSetBits+0x34>
	__asm volatile
 800467c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004680:	f383 8811 	msr	BASEPRI, r3
 8004684:	f3bf 8f6f 	isb	sy
 8004688:	f3bf 8f4f 	dsb	sy
 800468c:	613b      	str	r3, [r7, #16]
}
 800468e:	bf00      	nop
 8004690:	bf00      	nop
 8004692:	e7fd      	b.n	8004690 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800469a:	d30b      	bcc.n	80046b4 <xEventGroupSetBits+0x54>
	__asm volatile
 800469c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a0:	f383 8811 	msr	BASEPRI, r3
 80046a4:	f3bf 8f6f 	isb	sy
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	60fb      	str	r3, [r7, #12]
}
 80046ae:	bf00      	nop
 80046b0:	bf00      	nop
 80046b2:	e7fd      	b.n	80046b0 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80046b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b6:	3304      	adds	r3, #4
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	3308      	adds	r3, #8
 80046be:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80046c0:	f001 fab8 	bl	8005c34 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80046c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80046ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	431a      	orrs	r2, r3
 80046d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d4:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80046d6:	e03c      	b.n	8004752 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80046d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80046de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80046e4:	2300      	movs	r3, #0
 80046e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80046ee:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80046f6:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d108      	bne.n	8004714 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8004702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	4013      	ands	r3, r2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00b      	beq.n	8004726 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800470e:	2301      	movs	r3, #1
 8004710:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004712:	e008      	b.n	8004726 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8004714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	4013      	ands	r3, r2
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	429a      	cmp	r2, r3
 8004720:	d101      	bne.n	8004726 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8004722:	2301      	movs	r3, #1
 8004724:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8004726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004728:	2b00      	cmp	r3, #0
 800472a:	d010      	beq.n	800474e <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8004736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	4313      	orrs	r3, r2
 800473c:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800473e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004746:	4619      	mov	r1, r3
 8004748:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800474a:	f001 fd3b 	bl	80061c4 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8004752:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004754:	6a3b      	ldr	r3, [r7, #32]
 8004756:	429a      	cmp	r2, r3
 8004758:	d1be      	bne.n	80046d8 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800475a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004760:	43db      	mvns	r3, r3
 8004762:	401a      	ands	r2, r3
 8004764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004766:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8004768:	f001 fa72 	bl	8005c50 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800476c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476e:	681b      	ldr	r3, [r3, #0]
}
 8004770:	4618      	mov	r0, r3
 8004772:	3738      	adds	r7, #56	@ 0x38
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8004782:	6839      	ldr	r1, [r7, #0]
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f7ff ff6b 	bl	8004660 <xEventGroupSetBits>
}
 800478a:	bf00      	nop
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b082      	sub	sp, #8
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
 800479a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800479c:	6839      	ldr	r1, [r7, #0]
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7ff feec 	bl	800457c <xEventGroupClearBits>
}
 80047a4:	bf00      	nop
 80047a6:	3708      	adds	r7, #8
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80047ac:	b480      	push	{r7}
 80047ae:	b087      	sub	sp, #28
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80047b8:	2300      	movs	r3, #0
 80047ba:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d107      	bne.n	80047d2 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	4013      	ands	r3, r2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00a      	beq.n	80047e2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80047cc:	2301      	movs	r3, #1
 80047ce:	617b      	str	r3, [r7, #20]
 80047d0:	e007      	b.n	80047e2 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4013      	ands	r3, r2
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d101      	bne.n	80047e2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80047de:	2301      	movs	r3, #1
 80047e0:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80047e2:	697b      	ldr	r3, [r7, #20]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	371c      	adds	r7, #28
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	68f9      	ldr	r1, [r7, #12]
 8004802:	4804      	ldr	r0, [pc, #16]	@ (8004814 <xEventGroupSetBitsFromISR+0x24>)
 8004804:	f002 fc02 	bl	800700c <xTimerPendFunctionCallFromISR>
 8004808:	6178      	str	r0, [r7, #20]

		return xReturn;
 800480a:	697b      	ldr	r3, [r7, #20]
	}
 800480c:	4618      	mov	r0, r3
 800480e:	3718      	adds	r7, #24
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	08004779 	.word	0x08004779

08004818 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f103 0208 	add.w	r2, r3, #8
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f04f 32ff 	mov.w	r2, #4294967295
 8004830:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f103 0208 	add.w	r2, r3, #8
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f103 0208 	add.w	r2, r3, #8
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004872:	b480      	push	{r7}
 8004874:	b085      	sub	sp, #20
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
 800487a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	601a      	str	r2, [r3, #0]
}
 80048ae:	bf00      	nop
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048ba:	b480      	push	{r7}
 80048bc:	b085      	sub	sp, #20
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d0:	d103      	bne.n	80048da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	60fb      	str	r3, [r7, #12]
 80048d8:	e00c      	b.n	80048f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	3308      	adds	r3, #8
 80048de:	60fb      	str	r3, [r7, #12]
 80048e0:	e002      	b.n	80048e8 <vListInsert+0x2e>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d2f6      	bcs.n	80048e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	683a      	ldr	r2, [r7, #0]
 8004902:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	683a      	ldr	r2, [r7, #0]
 800490e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	1c5a      	adds	r2, r3, #1
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	601a      	str	r2, [r3, #0]
}
 8004920:	bf00      	nop
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	6892      	ldr	r2, [r2, #8]
 8004942:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6852      	ldr	r2, [r2, #4]
 800494c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	429a      	cmp	r2, r3
 8004956:	d103      	bne.n	8004960 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	1e5a      	subs	r2, r3, #1
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10b      	bne.n	80049ac <xQueueGenericReset+0x2c>
	__asm volatile
 8004994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004998:	f383 8811 	msr	BASEPRI, r3
 800499c:	f3bf 8f6f 	isb	sy
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	60bb      	str	r3, [r7, #8]
}
 80049a6:	bf00      	nop
 80049a8:	bf00      	nop
 80049aa:	e7fd      	b.n	80049a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80049ac:	f002 fc7c 	bl	80072a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b8:	68f9      	ldr	r1, [r7, #12]
 80049ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80049bc:	fb01 f303 	mul.w	r3, r1, r3
 80049c0:	441a      	add	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049dc:	3b01      	subs	r3, #1
 80049de:	68f9      	ldr	r1, [r7, #12]
 80049e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80049e2:	fb01 f303 	mul.w	r3, r1, r3
 80049e6:	441a      	add	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	22ff      	movs	r2, #255	@ 0xff
 80049f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	22ff      	movs	r2, #255	@ 0xff
 80049f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d114      	bne.n	8004a2c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d01a      	beq.n	8004a40 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	3310      	adds	r3, #16
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f001 fb74 	bl	80060fc <xTaskRemoveFromEventList>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d012      	beq.n	8004a40 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a50 <xQueueGenericReset+0xd0>)
 8004a1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	f3bf 8f4f 	dsb	sy
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	e009      	b.n	8004a40 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	3310      	adds	r3, #16
 8004a30:	4618      	mov	r0, r3
 8004a32:	f7ff fef1 	bl	8004818 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	3324      	adds	r3, #36	@ 0x24
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7ff feec 	bl	8004818 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004a40:	f002 fc64 	bl	800730c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004a44:	2301      	movs	r3, #1
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	e000ed04 	.word	0xe000ed04

08004a54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b08e      	sub	sp, #56	@ 0x38
 8004a58:	af02      	add	r7, sp, #8
 8004a5a:	60f8      	str	r0, [r7, #12]
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]
 8004a60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d10b      	bne.n	8004a80 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a6c:	f383 8811 	msr	BASEPRI, r3
 8004a70:	f3bf 8f6f 	isb	sy
 8004a74:	f3bf 8f4f 	dsb	sy
 8004a78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a7a:	bf00      	nop
 8004a7c:	bf00      	nop
 8004a7e:	e7fd      	b.n	8004a7c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d10b      	bne.n	8004a9e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8a:	f383 8811 	msr	BASEPRI, r3
 8004a8e:	f3bf 8f6f 	isb	sy
 8004a92:	f3bf 8f4f 	dsb	sy
 8004a96:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004a98:	bf00      	nop
 8004a9a:	bf00      	nop
 8004a9c:	e7fd      	b.n	8004a9a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <xQueueGenericCreateStatic+0x56>
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d001      	beq.n	8004aae <xQueueGenericCreateStatic+0x5a>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e000      	b.n	8004ab0 <xQueueGenericCreateStatic+0x5c>
 8004aae:	2300      	movs	r3, #0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d10b      	bne.n	8004acc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab8:	f383 8811 	msr	BASEPRI, r3
 8004abc:	f3bf 8f6f 	isb	sy
 8004ac0:	f3bf 8f4f 	dsb	sy
 8004ac4:	623b      	str	r3, [r7, #32]
}
 8004ac6:	bf00      	nop
 8004ac8:	bf00      	nop
 8004aca:	e7fd      	b.n	8004ac8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d102      	bne.n	8004ad8 <xQueueGenericCreateStatic+0x84>
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <xQueueGenericCreateStatic+0x88>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e000      	b.n	8004ade <xQueueGenericCreateStatic+0x8a>
 8004adc:	2300      	movs	r3, #0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10b      	bne.n	8004afa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae6:	f383 8811 	msr	BASEPRI, r3
 8004aea:	f3bf 8f6f 	isb	sy
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	61fb      	str	r3, [r7, #28]
}
 8004af4:	bf00      	nop
 8004af6:	bf00      	nop
 8004af8:	e7fd      	b.n	8004af6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004afa:	2350      	movs	r3, #80	@ 0x50
 8004afc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	2b50      	cmp	r3, #80	@ 0x50
 8004b02:	d00b      	beq.n	8004b1c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b08:	f383 8811 	msr	BASEPRI, r3
 8004b0c:	f3bf 8f6f 	isb	sy
 8004b10:	f3bf 8f4f 	dsb	sy
 8004b14:	61bb      	str	r3, [r7, #24]
}
 8004b16:	bf00      	nop
 8004b18:	bf00      	nop
 8004b1a:	e7fd      	b.n	8004b18 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004b1c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00d      	beq.n	8004b44 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004b30:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 f840 	bl	8004bc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3730      	adds	r7, #48	@ 0x30
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b08a      	sub	sp, #40	@ 0x28
 8004b52:	af02      	add	r7, sp, #8
 8004b54:	60f8      	str	r0, [r7, #12]
 8004b56:	60b9      	str	r1, [r7, #8]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10b      	bne.n	8004b7a <xQueueGenericCreate+0x2c>
	__asm volatile
 8004b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b66:	f383 8811 	msr	BASEPRI, r3
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	f3bf 8f4f 	dsb	sy
 8004b72:	613b      	str	r3, [r7, #16]
}
 8004b74:	bf00      	nop
 8004b76:	bf00      	nop
 8004b78:	e7fd      	b.n	8004b76 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	fb02 f303 	mul.w	r3, r2, r3
 8004b82:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	3350      	adds	r3, #80	@ 0x50
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f002 fcaf 	bl	80074ec <pvPortMalloc>
 8004b8e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d011      	beq.n	8004bba <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	3350      	adds	r3, #80	@ 0x50
 8004b9e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004ba8:	79fa      	ldrb	r2, [r7, #7]
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	68b9      	ldr	r1, [r7, #8]
 8004bb4:	68f8      	ldr	r0, [r7, #12]
 8004bb6:	f000 f805 	bl	8004bc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004bba:	69bb      	ldr	r3, [r7, #24]
	}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3720      	adds	r7, #32
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
 8004bd0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d103      	bne.n	8004be0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	e002      	b.n	8004be6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	68ba      	ldr	r2, [r7, #8]
 8004bf0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004bf2:	2101      	movs	r1, #1
 8004bf4:	69b8      	ldr	r0, [r7, #24]
 8004bf6:	f7ff fec3 	bl	8004980 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	78fa      	ldrb	r2, [r7, #3]
 8004bfe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004c02:	bf00      	nop
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b082      	sub	sp, #8
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00e      	beq.n	8004c36 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	2100      	movs	r1, #0
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f8a3 	bl	8004d7c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004c36:	bf00      	nop
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b086      	sub	sp, #24
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	4603      	mov	r3, r0
 8004c46:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	617b      	str	r3, [r7, #20]
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004c50:	79fb      	ldrb	r3, [r7, #7]
 8004c52:	461a      	mov	r2, r3
 8004c54:	6939      	ldr	r1, [r7, #16]
 8004c56:	6978      	ldr	r0, [r7, #20]
 8004c58:	f7ff ff79 	bl	8004b4e <xQueueGenericCreate>
 8004c5c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004c5e:	68f8      	ldr	r0, [r7, #12]
 8004c60:	f7ff ffd3 	bl	8004c0a <prvInitialiseMutex>

		return xNewQueue;
 8004c64:	68fb      	ldr	r3, [r7, #12]
	}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b088      	sub	sp, #32
 8004c72:	af02      	add	r7, sp, #8
 8004c74:	4603      	mov	r3, r0
 8004c76:	6039      	str	r1, [r7, #0]
 8004c78:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	617b      	str	r3, [r7, #20]
 8004c7e:	2300      	movs	r3, #0
 8004c80:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004c82:	79fb      	ldrb	r3, [r7, #7]
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	6939      	ldr	r1, [r7, #16]
 8004c8c:	6978      	ldr	r0, [r7, #20]
 8004c8e:	f7ff fee1 	bl	8004a54 <xQueueGenericCreateStatic>
 8004c92:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004c94:	68f8      	ldr	r0, [r7, #12]
 8004c96:	f7ff ffb8 	bl	8004c0a <prvInitialiseMutex>

		return xNewQueue;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
	}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8004ca4:	b590      	push	{r4, r7, lr}
 8004ca6:	b087      	sub	sp, #28
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10b      	bne.n	8004cce <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8004cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cba:	f383 8811 	msr	BASEPRI, r3
 8004cbe:	f3bf 8f6f 	isb	sy
 8004cc2:	f3bf 8f4f 	dsb	sy
 8004cc6:	60fb      	str	r3, [r7, #12]
}
 8004cc8:	bf00      	nop
 8004cca:	bf00      	nop
 8004ccc:	e7fd      	b.n	8004cca <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	689c      	ldr	r4, [r3, #8]
 8004cd2:	f001 fc37 	bl	8006544 <xTaskGetCurrentTaskHandle>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	429c      	cmp	r4, r3
 8004cda:	d111      	bne.n	8004d00 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	1e5a      	subs	r2, r3, #1
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d105      	bne.n	8004cfa <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004cee:	2300      	movs	r3, #0
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	6938      	ldr	r0, [r7, #16]
 8004cf6:	f000 f841 	bl	8004d7c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	617b      	str	r3, [r7, #20]
 8004cfe:	e001      	b.n	8004d04 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004d00:	2300      	movs	r3, #0
 8004d02:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004d04:	697b      	ldr	r3, [r7, #20]
	}
 8004d06:	4618      	mov	r0, r3
 8004d08:	371c      	adds	r7, #28
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd90      	pop	{r4, r7, pc}

08004d0e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8004d0e:	b590      	push	{r4, r7, lr}
 8004d10:	b087      	sub	sp, #28
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
 8004d16:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10b      	bne.n	8004d3a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8004d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	60fb      	str	r3, [r7, #12]
}
 8004d34:	bf00      	nop
 8004d36:	bf00      	nop
 8004d38:	e7fd      	b.n	8004d36 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	689c      	ldr	r4, [r3, #8]
 8004d3e:	f001 fc01 	bl	8006544 <xTaskGetCurrentTaskHandle>
 8004d42:	4603      	mov	r3, r0
 8004d44:	429c      	cmp	r4, r3
 8004d46:	d107      	bne.n	8004d58 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004d52:	2301      	movs	r3, #1
 8004d54:	617b      	str	r3, [r7, #20]
 8004d56:	e00c      	b.n	8004d72 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004d58:	6839      	ldr	r1, [r7, #0]
 8004d5a:	6938      	ldr	r0, [r7, #16]
 8004d5c:	f000 fa90 	bl	8005280 <xQueueSemaphoreTake>
 8004d60:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d004      	beq.n	8004d72 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004d72:	697b      	ldr	r3, [r7, #20]
	}
 8004d74:	4618      	mov	r0, r3
 8004d76:	371c      	adds	r7, #28
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd90      	pop	{r4, r7, pc}

08004d7c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b08e      	sub	sp, #56	@ 0x38
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
 8004d88:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10b      	bne.n	8004db0 <xQueueGenericSend+0x34>
	__asm volatile
 8004d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d9c:	f383 8811 	msr	BASEPRI, r3
 8004da0:	f3bf 8f6f 	isb	sy
 8004da4:	f3bf 8f4f 	dsb	sy
 8004da8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004daa:	bf00      	nop
 8004dac:	bf00      	nop
 8004dae:	e7fd      	b.n	8004dac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d103      	bne.n	8004dbe <xQueueGenericSend+0x42>
 8004db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <xQueueGenericSend+0x46>
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e000      	b.n	8004dc4 <xQueueGenericSend+0x48>
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d10b      	bne.n	8004de0 <xQueueGenericSend+0x64>
	__asm volatile
 8004dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dcc:	f383 8811 	msr	BASEPRI, r3
 8004dd0:	f3bf 8f6f 	isb	sy
 8004dd4:	f3bf 8f4f 	dsb	sy
 8004dd8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004dda:	bf00      	nop
 8004ddc:	bf00      	nop
 8004dde:	e7fd      	b.n	8004ddc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d103      	bne.n	8004dee <xQueueGenericSend+0x72>
 8004de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d101      	bne.n	8004df2 <xQueueGenericSend+0x76>
 8004dee:	2301      	movs	r3, #1
 8004df0:	e000      	b.n	8004df4 <xQueueGenericSend+0x78>
 8004df2:	2300      	movs	r3, #0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10b      	bne.n	8004e10 <xQueueGenericSend+0x94>
	__asm volatile
 8004df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dfc:	f383 8811 	msr	BASEPRI, r3
 8004e00:	f3bf 8f6f 	isb	sy
 8004e04:	f3bf 8f4f 	dsb	sy
 8004e08:	623b      	str	r3, [r7, #32]
}
 8004e0a:	bf00      	nop
 8004e0c:	bf00      	nop
 8004e0e:	e7fd      	b.n	8004e0c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e10:	f001 fba8 	bl	8006564 <xTaskGetSchedulerState>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d102      	bne.n	8004e20 <xQueueGenericSend+0xa4>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d101      	bne.n	8004e24 <xQueueGenericSend+0xa8>
 8004e20:	2301      	movs	r3, #1
 8004e22:	e000      	b.n	8004e26 <xQueueGenericSend+0xaa>
 8004e24:	2300      	movs	r3, #0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10b      	bne.n	8004e42 <xQueueGenericSend+0xc6>
	__asm volatile
 8004e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2e:	f383 8811 	msr	BASEPRI, r3
 8004e32:	f3bf 8f6f 	isb	sy
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	61fb      	str	r3, [r7, #28]
}
 8004e3c:	bf00      	nop
 8004e3e:	bf00      	nop
 8004e40:	e7fd      	b.n	8004e3e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e42:	f002 fa31 	bl	80072a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d302      	bcc.n	8004e58 <xQueueGenericSend+0xdc>
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d129      	bne.n	8004eac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e58:	683a      	ldr	r2, [r7, #0]
 8004e5a:	68b9      	ldr	r1, [r7, #8]
 8004e5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e5e:	f000 fb37 	bl	80054d0 <prvCopyDataToQueue>
 8004e62:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d010      	beq.n	8004e8e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6e:	3324      	adds	r3, #36	@ 0x24
 8004e70:	4618      	mov	r0, r3
 8004e72:	f001 f943 	bl	80060fc <xTaskRemoveFromEventList>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d013      	beq.n	8004ea4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004e7c:	4b3f      	ldr	r3, [pc, #252]	@ (8004f7c <xQueueGenericSend+0x200>)
 8004e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	e00a      	b.n	8004ea4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d007      	beq.n	8004ea4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004e94:	4b39      	ldr	r3, [pc, #228]	@ (8004f7c <xQueueGenericSend+0x200>)
 8004e96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	f3bf 8f4f 	dsb	sy
 8004ea0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004ea4:	f002 fa32 	bl	800730c <vPortExitCritical>
				return pdPASS;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e063      	b.n	8004f74 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d103      	bne.n	8004eba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004eb2:	f002 fa2b 	bl	800730c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	e05c      	b.n	8004f74 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d106      	bne.n	8004ece <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ec0:	f107 0314 	add.w	r3, r7, #20
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f001 f9e1 	bl	800628c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ece:	f002 fa1d 	bl	800730c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ed2:	f000 feaf 	bl	8005c34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ed6:	f002 f9e7 	bl	80072a8 <vPortEnterCritical>
 8004eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004edc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ee0:	b25b      	sxtb	r3, r3
 8004ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee6:	d103      	bne.n	8004ef0 <xQueueGenericSend+0x174>
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ef6:	b25b      	sxtb	r3, r3
 8004ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004efc:	d103      	bne.n	8004f06 <xQueueGenericSend+0x18a>
 8004efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f06:	f002 fa01 	bl	800730c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f0a:	1d3a      	adds	r2, r7, #4
 8004f0c:	f107 0314 	add.w	r3, r7, #20
 8004f10:	4611      	mov	r1, r2
 8004f12:	4618      	mov	r0, r3
 8004f14:	f001 f9d0 	bl	80062b8 <xTaskCheckForTimeOut>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d124      	bne.n	8004f68 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f1e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f20:	f000 fbce 	bl	80056c0 <prvIsQueueFull>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d018      	beq.n	8004f5c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2c:	3310      	adds	r3, #16
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	4611      	mov	r1, r2
 8004f32:	4618      	mov	r0, r3
 8004f34:	f001 f852 	bl	8005fdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004f38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f3a:	f000 fb59 	bl	80055f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f3e:	f000 fe87 	bl	8005c50 <xTaskResumeAll>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f47f af7c 	bne.w	8004e42 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f7c <xQueueGenericSend+0x200>)
 8004f4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	e772      	b.n	8004e42 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004f5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f5e:	f000 fb47 	bl	80055f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f62:	f000 fe75 	bl	8005c50 <xTaskResumeAll>
 8004f66:	e76c      	b.n	8004e42 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004f68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f6a:	f000 fb41 	bl	80055f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f6e:	f000 fe6f 	bl	8005c50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004f72:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3738      	adds	r7, #56	@ 0x38
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	e000ed04 	.word	0xe000ed04

08004f80 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b090      	sub	sp, #64	@ 0x40
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
 8004f8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d10b      	bne.n	8004fb0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f9c:	f383 8811 	msr	BASEPRI, r3
 8004fa0:	f3bf 8f6f 	isb	sy
 8004fa4:	f3bf 8f4f 	dsb	sy
 8004fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004faa:	bf00      	nop
 8004fac:	bf00      	nop
 8004fae:	e7fd      	b.n	8004fac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d103      	bne.n	8004fbe <xQueueGenericSendFromISR+0x3e>
 8004fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <xQueueGenericSendFromISR+0x42>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e000      	b.n	8004fc4 <xQueueGenericSendFromISR+0x44>
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10b      	bne.n	8004fe0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fcc:	f383 8811 	msr	BASEPRI, r3
 8004fd0:	f3bf 8f6f 	isb	sy
 8004fd4:	f3bf 8f4f 	dsb	sy
 8004fd8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	e7fd      	b.n	8004fdc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d103      	bne.n	8004fee <xQueueGenericSendFromISR+0x6e>
 8004fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d101      	bne.n	8004ff2 <xQueueGenericSendFromISR+0x72>
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e000      	b.n	8004ff4 <xQueueGenericSendFromISR+0x74>
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10b      	bne.n	8005010 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ffc:	f383 8811 	msr	BASEPRI, r3
 8005000:	f3bf 8f6f 	isb	sy
 8005004:	f3bf 8f4f 	dsb	sy
 8005008:	623b      	str	r3, [r7, #32]
}
 800500a:	bf00      	nop
 800500c:	bf00      	nop
 800500e:	e7fd      	b.n	800500c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005010:	f002 fa2a 	bl	8007468 <vPortValidateInterruptPriority>
	__asm volatile
 8005014:	f3ef 8211 	mrs	r2, BASEPRI
 8005018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800501c:	f383 8811 	msr	BASEPRI, r3
 8005020:	f3bf 8f6f 	isb	sy
 8005024:	f3bf 8f4f 	dsb	sy
 8005028:	61fa      	str	r2, [r7, #28]
 800502a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800502c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800502e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005032:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005038:	429a      	cmp	r2, r3
 800503a:	d302      	bcc.n	8005042 <xQueueGenericSendFromISR+0xc2>
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	2b02      	cmp	r3, #2
 8005040:	d12f      	bne.n	80050a2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005044:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005048:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800504c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800504e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005050:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	68b9      	ldr	r1, [r7, #8]
 8005056:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005058:	f000 fa3a 	bl	80054d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800505c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005064:	d112      	bne.n	800508c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506a:	2b00      	cmp	r3, #0
 800506c:	d016      	beq.n	800509c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800506e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005070:	3324      	adds	r3, #36	@ 0x24
 8005072:	4618      	mov	r0, r3
 8005074:	f001 f842 	bl	80060fc <xTaskRemoveFromEventList>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00e      	beq.n	800509c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00b      	beq.n	800509c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	e007      	b.n	800509c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800508c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005090:	3301      	adds	r3, #1
 8005092:	b2db      	uxtb	r3, r3
 8005094:	b25a      	sxtb	r2, r3
 8005096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800509c:	2301      	movs	r3, #1
 800509e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80050a0:	e001      	b.n	80050a6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80050a2:	2300      	movs	r3, #0
 80050a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050a8:	617b      	str	r3, [r7, #20]
	__asm volatile
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f383 8811 	msr	BASEPRI, r3
}
 80050b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80050b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3740      	adds	r7, #64	@ 0x40
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b08c      	sub	sp, #48	@ 0x30
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80050c8:	2300      	movs	r3, #0
 80050ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80050d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10b      	bne.n	80050ee <xQueueReceive+0x32>
	__asm volatile
 80050d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050da:	f383 8811 	msr	BASEPRI, r3
 80050de:	f3bf 8f6f 	isb	sy
 80050e2:	f3bf 8f4f 	dsb	sy
 80050e6:	623b      	str	r3, [r7, #32]
}
 80050e8:	bf00      	nop
 80050ea:	bf00      	nop
 80050ec:	e7fd      	b.n	80050ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d103      	bne.n	80050fc <xQueueReceive+0x40>
 80050f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d101      	bne.n	8005100 <xQueueReceive+0x44>
 80050fc:	2301      	movs	r3, #1
 80050fe:	e000      	b.n	8005102 <xQueueReceive+0x46>
 8005100:	2300      	movs	r3, #0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d10b      	bne.n	800511e <xQueueReceive+0x62>
	__asm volatile
 8005106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510a:	f383 8811 	msr	BASEPRI, r3
 800510e:	f3bf 8f6f 	isb	sy
 8005112:	f3bf 8f4f 	dsb	sy
 8005116:	61fb      	str	r3, [r7, #28]
}
 8005118:	bf00      	nop
 800511a:	bf00      	nop
 800511c:	e7fd      	b.n	800511a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800511e:	f001 fa21 	bl	8006564 <xTaskGetSchedulerState>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d102      	bne.n	800512e <xQueueReceive+0x72>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <xQueueReceive+0x76>
 800512e:	2301      	movs	r3, #1
 8005130:	e000      	b.n	8005134 <xQueueReceive+0x78>
 8005132:	2300      	movs	r3, #0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10b      	bne.n	8005150 <xQueueReceive+0x94>
	__asm volatile
 8005138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800513c:	f383 8811 	msr	BASEPRI, r3
 8005140:	f3bf 8f6f 	isb	sy
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	61bb      	str	r3, [r7, #24]
}
 800514a:	bf00      	nop
 800514c:	bf00      	nop
 800514e:	e7fd      	b.n	800514c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005150:	f002 f8aa 	bl	80072a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005158:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800515a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515c:	2b00      	cmp	r3, #0
 800515e:	d01f      	beq.n	80051a0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005160:	68b9      	ldr	r1, [r7, #8]
 8005162:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005164:	f000 fa1e 	bl	80055a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516a:	1e5a      	subs	r2, r3, #1
 800516c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00f      	beq.n	8005198 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517a:	3310      	adds	r3, #16
 800517c:	4618      	mov	r0, r3
 800517e:	f000 ffbd 	bl	80060fc <xTaskRemoveFromEventList>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d007      	beq.n	8005198 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005188:	4b3c      	ldr	r3, [pc, #240]	@ (800527c <xQueueReceive+0x1c0>)
 800518a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	f3bf 8f4f 	dsb	sy
 8005194:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005198:	f002 f8b8 	bl	800730c <vPortExitCritical>
				return pdPASS;
 800519c:	2301      	movs	r3, #1
 800519e:	e069      	b.n	8005274 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d103      	bne.n	80051ae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051a6:	f002 f8b1 	bl	800730c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80051aa:	2300      	movs	r3, #0
 80051ac:	e062      	b.n	8005274 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d106      	bne.n	80051c2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051b4:	f107 0310 	add.w	r3, r7, #16
 80051b8:	4618      	mov	r0, r3
 80051ba:	f001 f867 	bl	800628c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051be:	2301      	movs	r3, #1
 80051c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051c2:	f002 f8a3 	bl	800730c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051c6:	f000 fd35 	bl	8005c34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051ca:	f002 f86d 	bl	80072a8 <vPortEnterCritical>
 80051ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051d4:	b25b      	sxtb	r3, r3
 80051d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051da:	d103      	bne.n	80051e4 <xQueueReceive+0x128>
 80051dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051ea:	b25b      	sxtb	r3, r3
 80051ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f0:	d103      	bne.n	80051fa <xQueueReceive+0x13e>
 80051f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051fa:	f002 f887 	bl	800730c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051fe:	1d3a      	adds	r2, r7, #4
 8005200:	f107 0310 	add.w	r3, r7, #16
 8005204:	4611      	mov	r1, r2
 8005206:	4618      	mov	r0, r3
 8005208:	f001 f856 	bl	80062b8 <xTaskCheckForTimeOut>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d123      	bne.n	800525a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005214:	f000 fa3e 	bl	8005694 <prvIsQueueEmpty>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d017      	beq.n	800524e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800521e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005220:	3324      	adds	r3, #36	@ 0x24
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	4611      	mov	r1, r2
 8005226:	4618      	mov	r0, r3
 8005228:	f000 fed8 	bl	8005fdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800522c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800522e:	f000 f9df 	bl	80055f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005232:	f000 fd0d 	bl	8005c50 <xTaskResumeAll>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d189      	bne.n	8005150 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800523c:	4b0f      	ldr	r3, [pc, #60]	@ (800527c <xQueueReceive+0x1c0>)
 800523e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	e780      	b.n	8005150 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800524e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005250:	f000 f9ce 	bl	80055f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005254:	f000 fcfc 	bl	8005c50 <xTaskResumeAll>
 8005258:	e77a      	b.n	8005150 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800525a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800525c:	f000 f9c8 	bl	80055f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005260:	f000 fcf6 	bl	8005c50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005264:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005266:	f000 fa15 	bl	8005694 <prvIsQueueEmpty>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	f43f af6f 	beq.w	8005150 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005272:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005274:	4618      	mov	r0, r3
 8005276:	3730      	adds	r7, #48	@ 0x30
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	e000ed04 	.word	0xe000ed04

08005280 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b08e      	sub	sp, #56	@ 0x38
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800528a:	2300      	movs	r3, #0
 800528c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005292:	2300      	movs	r3, #0
 8005294:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10b      	bne.n	80052b4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800529c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a0:	f383 8811 	msr	BASEPRI, r3
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	623b      	str	r3, [r7, #32]
}
 80052ae:	bf00      	nop
 80052b0:	bf00      	nop
 80052b2:	e7fd      	b.n	80052b0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80052b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00b      	beq.n	80052d4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80052bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c0:	f383 8811 	msr	BASEPRI, r3
 80052c4:	f3bf 8f6f 	isb	sy
 80052c8:	f3bf 8f4f 	dsb	sy
 80052cc:	61fb      	str	r3, [r7, #28]
}
 80052ce:	bf00      	nop
 80052d0:	bf00      	nop
 80052d2:	e7fd      	b.n	80052d0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80052d4:	f001 f946 	bl	8006564 <xTaskGetSchedulerState>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d102      	bne.n	80052e4 <xQueueSemaphoreTake+0x64>
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d101      	bne.n	80052e8 <xQueueSemaphoreTake+0x68>
 80052e4:	2301      	movs	r3, #1
 80052e6:	e000      	b.n	80052ea <xQueueSemaphoreTake+0x6a>
 80052e8:	2300      	movs	r3, #0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10b      	bne.n	8005306 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80052ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f2:	f383 8811 	msr	BASEPRI, r3
 80052f6:	f3bf 8f6f 	isb	sy
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	61bb      	str	r3, [r7, #24]
}
 8005300:	bf00      	nop
 8005302:	bf00      	nop
 8005304:	e7fd      	b.n	8005302 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005306:	f001 ffcf 	bl	80072a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800530a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005312:	2b00      	cmp	r3, #0
 8005314:	d024      	beq.n	8005360 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005318:	1e5a      	subs	r2, r3, #1
 800531a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800531e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d104      	bne.n	8005330 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005326:	f001 faaf 	bl	8006888 <pvTaskIncrementMutexHeldCount>
 800532a:	4602      	mov	r2, r0
 800532c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00f      	beq.n	8005358 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800533a:	3310      	adds	r3, #16
 800533c:	4618      	mov	r0, r3
 800533e:	f000 fedd 	bl	80060fc <xTaskRemoveFromEventList>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d007      	beq.n	8005358 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005348:	4b54      	ldr	r3, [pc, #336]	@ (800549c <xQueueSemaphoreTake+0x21c>)
 800534a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	f3bf 8f4f 	dsb	sy
 8005354:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005358:	f001 ffd8 	bl	800730c <vPortExitCritical>
				return pdPASS;
 800535c:	2301      	movs	r3, #1
 800535e:	e098      	b.n	8005492 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d112      	bne.n	800538c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00b      	beq.n	8005384 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800536c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005370:	f383 8811 	msr	BASEPRI, r3
 8005374:	f3bf 8f6f 	isb	sy
 8005378:	f3bf 8f4f 	dsb	sy
 800537c:	617b      	str	r3, [r7, #20]
}
 800537e:	bf00      	nop
 8005380:	bf00      	nop
 8005382:	e7fd      	b.n	8005380 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005384:	f001 ffc2 	bl	800730c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005388:	2300      	movs	r3, #0
 800538a:	e082      	b.n	8005492 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800538c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800538e:	2b00      	cmp	r3, #0
 8005390:	d106      	bne.n	80053a0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005392:	f107 030c 	add.w	r3, r7, #12
 8005396:	4618      	mov	r0, r3
 8005398:	f000 ff78 	bl	800628c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800539c:	2301      	movs	r3, #1
 800539e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053a0:	f001 ffb4 	bl	800730c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053a4:	f000 fc46 	bl	8005c34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053a8:	f001 ff7e 	bl	80072a8 <vPortEnterCritical>
 80053ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053b2:	b25b      	sxtb	r3, r3
 80053b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b8:	d103      	bne.n	80053c2 <xQueueSemaphoreTake+0x142>
 80053ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053c8:	b25b      	sxtb	r3, r3
 80053ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ce:	d103      	bne.n	80053d8 <xQueueSemaphoreTake+0x158>
 80053d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053d8:	f001 ff98 	bl	800730c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80053dc:	463a      	mov	r2, r7
 80053de:	f107 030c 	add.w	r3, r7, #12
 80053e2:	4611      	mov	r1, r2
 80053e4:	4618      	mov	r0, r3
 80053e6:	f000 ff67 	bl	80062b8 <xTaskCheckForTimeOut>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d132      	bne.n	8005456 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053f2:	f000 f94f 	bl	8005694 <prvIsQueueEmpty>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d026      	beq.n	800544a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80053fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d109      	bne.n	8005418 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005404:	f001 ff50 	bl	80072a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	4618      	mov	r0, r3
 800540e:	f001 f8c7 	bl	80065a0 <xTaskPriorityInherit>
 8005412:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005414:	f001 ff7a 	bl	800730c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800541a:	3324      	adds	r3, #36	@ 0x24
 800541c:	683a      	ldr	r2, [r7, #0]
 800541e:	4611      	mov	r1, r2
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fddb 	bl	8005fdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005426:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005428:	f000 f8e2 	bl	80055f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800542c:	f000 fc10 	bl	8005c50 <xTaskResumeAll>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	f47f af67 	bne.w	8005306 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005438:	4b18      	ldr	r3, [pc, #96]	@ (800549c <xQueueSemaphoreTake+0x21c>)
 800543a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800543e:	601a      	str	r2, [r3, #0]
 8005440:	f3bf 8f4f 	dsb	sy
 8005444:	f3bf 8f6f 	isb	sy
 8005448:	e75d      	b.n	8005306 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800544a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800544c:	f000 f8d0 	bl	80055f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005450:	f000 fbfe 	bl	8005c50 <xTaskResumeAll>
 8005454:	e757      	b.n	8005306 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005456:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005458:	f000 f8ca 	bl	80055f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800545c:	f000 fbf8 	bl	8005c50 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005460:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005462:	f000 f917 	bl	8005694 <prvIsQueueEmpty>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	f43f af4c 	beq.w	8005306 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800546e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00d      	beq.n	8005490 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005474:	f001 ff18 	bl	80072a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005478:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800547a:	f000 f811 	bl	80054a0 <prvGetDisinheritPriorityAfterTimeout>
 800547e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005486:	4618      	mov	r0, r3
 8005488:	f001 f962 	bl	8006750 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800548c:	f001 ff3e 	bl	800730c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005490:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005492:	4618      	mov	r0, r3
 8005494:	3738      	adds	r7, #56	@ 0x38
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	e000ed04 	.word	0xe000ed04

080054a0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80054a0:	b480      	push	{r7}
 80054a2:	b085      	sub	sp, #20
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d006      	beq.n	80054be <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80054ba:	60fb      	str	r3, [r7, #12]
 80054bc:	e001      	b.n	80054c2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80054be:	2300      	movs	r3, #0
 80054c0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80054c2:	68fb      	ldr	r3, [r7, #12]
	}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b086      	sub	sp, #24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80054dc:	2300      	movs	r3, #0
 80054de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d10d      	bne.n	800550a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d14d      	bne.n	8005592 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f001 f8b8 	bl	8006670 <xTaskPriorityDisinherit>
 8005500:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	609a      	str	r2, [r3, #8]
 8005508:	e043      	b.n	8005592 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d119      	bne.n	8005544 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6858      	ldr	r0, [r3, #4]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005518:	461a      	mov	r2, r3
 800551a:	68b9      	ldr	r1, [r7, #8]
 800551c:	f002 fa44 	bl	80079a8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	685a      	ldr	r2, [r3, #4]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005528:	441a      	add	r2, r3
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	429a      	cmp	r2, r3
 8005538:	d32b      	bcc.n	8005592 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	605a      	str	r2, [r3, #4]
 8005542:	e026      	b.n	8005592 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	68d8      	ldr	r0, [r3, #12]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554c:	461a      	mov	r2, r3
 800554e:	68b9      	ldr	r1, [r7, #8]
 8005550:	f002 fa2a 	bl	80079a8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	68da      	ldr	r2, [r3, #12]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555c:	425b      	negs	r3, r3
 800555e:	441a      	add	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	429a      	cmp	r2, r3
 800556e:	d207      	bcs.n	8005580 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	689a      	ldr	r2, [r3, #8]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005578:	425b      	negs	r3, r3
 800557a:	441a      	add	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b02      	cmp	r3, #2
 8005584:	d105      	bne.n	8005592 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	3b01      	subs	r3, #1
 8005590:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	1c5a      	adds	r2, r3, #1
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800559a:	697b      	ldr	r3, [r7, #20]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3718      	adds	r7, #24
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d018      	beq.n	80055e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68da      	ldr	r2, [r3, #12]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	441a      	add	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	68da      	ldr	r2, [r3, #12]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d303      	bcc.n	80055d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68d9      	ldr	r1, [r3, #12]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e0:	461a      	mov	r2, r3
 80055e2:	6838      	ldr	r0, [r7, #0]
 80055e4:	f002 f9e0 	bl	80079a8 <memcpy>
	}
}
 80055e8:	bf00      	nop
 80055ea:	3708      	adds	r7, #8
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80055f8:	f001 fe56 	bl	80072a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005602:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005604:	e011      	b.n	800562a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560a:	2b00      	cmp	r3, #0
 800560c:	d012      	beq.n	8005634 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	3324      	adds	r3, #36	@ 0x24
 8005612:	4618      	mov	r0, r3
 8005614:	f000 fd72 	bl	80060fc <xTaskRemoveFromEventList>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800561e:	f000 feaf 	bl	8006380 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005622:	7bfb      	ldrb	r3, [r7, #15]
 8005624:	3b01      	subs	r3, #1
 8005626:	b2db      	uxtb	r3, r3
 8005628:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800562a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800562e:	2b00      	cmp	r3, #0
 8005630:	dce9      	bgt.n	8005606 <prvUnlockQueue+0x16>
 8005632:	e000      	b.n	8005636 <prvUnlockQueue+0x46>
					break;
 8005634:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	22ff      	movs	r2, #255	@ 0xff
 800563a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800563e:	f001 fe65 	bl	800730c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005642:	f001 fe31 	bl	80072a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800564c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800564e:	e011      	b.n	8005674 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d012      	beq.n	800567e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3310      	adds	r3, #16
 800565c:	4618      	mov	r0, r3
 800565e:	f000 fd4d 	bl	80060fc <xTaskRemoveFromEventList>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d001      	beq.n	800566c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005668:	f000 fe8a 	bl	8006380 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800566c:	7bbb      	ldrb	r3, [r7, #14]
 800566e:	3b01      	subs	r3, #1
 8005670:	b2db      	uxtb	r3, r3
 8005672:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005674:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005678:	2b00      	cmp	r3, #0
 800567a:	dce9      	bgt.n	8005650 <prvUnlockQueue+0x60>
 800567c:	e000      	b.n	8005680 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800567e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	22ff      	movs	r2, #255	@ 0xff
 8005684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005688:	f001 fe40 	bl	800730c <vPortExitCritical>
}
 800568c:	bf00      	nop
 800568e:	3710      	adds	r7, #16
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800569c:	f001 fe04 	bl	80072a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d102      	bne.n	80056ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80056a8:	2301      	movs	r3, #1
 80056aa:	60fb      	str	r3, [r7, #12]
 80056ac:	e001      	b.n	80056b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80056ae:	2300      	movs	r3, #0
 80056b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056b2:	f001 fe2b 	bl	800730c <vPortExitCritical>

	return xReturn;
 80056b6:	68fb      	ldr	r3, [r7, #12]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3710      	adds	r7, #16
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056c8:	f001 fdee 	bl	80072a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d102      	bne.n	80056de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80056d8:	2301      	movs	r3, #1
 80056da:	60fb      	str	r3, [r7, #12]
 80056dc:	e001      	b.n	80056e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80056de:	2300      	movs	r3, #0
 80056e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056e2:	f001 fe13 	bl	800730c <vPortExitCritical>

	return xReturn;
 80056e6:	68fb      	ldr	r3, [r7, #12]
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3710      	adds	r7, #16
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056fa:	2300      	movs	r3, #0
 80056fc:	60fb      	str	r3, [r7, #12]
 80056fe:	e014      	b.n	800572a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005700:	4a0f      	ldr	r2, [pc, #60]	@ (8005740 <vQueueAddToRegistry+0x50>)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d10b      	bne.n	8005724 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800570c:	490c      	ldr	r1, [pc, #48]	@ (8005740 <vQueueAddToRegistry+0x50>)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005716:	4a0a      	ldr	r2, [pc, #40]	@ (8005740 <vQueueAddToRegistry+0x50>)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	4413      	add	r3, r2
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005722:	e006      	b.n	8005732 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	3301      	adds	r3, #1
 8005728:	60fb      	str	r3, [r7, #12]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2b07      	cmp	r3, #7
 800572e:	d9e7      	bls.n	8005700 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005730:	bf00      	nop
 8005732:	bf00      	nop
 8005734:	3714      	adds	r7, #20
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	20000814 	.word	0x20000814

08005744 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005754:	f001 fda8 	bl	80072a8 <vPortEnterCritical>
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800575e:	b25b      	sxtb	r3, r3
 8005760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005764:	d103      	bne.n	800576e <vQueueWaitForMessageRestricted+0x2a>
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005774:	b25b      	sxtb	r3, r3
 8005776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577a:	d103      	bne.n	8005784 <vQueueWaitForMessageRestricted+0x40>
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005784:	f001 fdc2 	bl	800730c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800578c:	2b00      	cmp	r3, #0
 800578e:	d106      	bne.n	800579e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	3324      	adds	r3, #36	@ 0x24
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	4618      	mov	r0, r3
 800579a:	f000 fc83 	bl	80060a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800579e:	6978      	ldr	r0, [r7, #20]
 80057a0:	f7ff ff26 	bl	80055f0 <prvUnlockQueue>
	}
 80057a4:	bf00      	nop
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}

080057ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b08e      	sub	sp, #56	@ 0x38
 80057b0:	af04      	add	r7, sp, #16
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	607a      	str	r2, [r7, #4]
 80057b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80057ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10b      	bne.n	80057d8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80057c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c4:	f383 8811 	msr	BASEPRI, r3
 80057c8:	f3bf 8f6f 	isb	sy
 80057cc:	f3bf 8f4f 	dsb	sy
 80057d0:	623b      	str	r3, [r7, #32]
}
 80057d2:	bf00      	nop
 80057d4:	bf00      	nop
 80057d6:	e7fd      	b.n	80057d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80057d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10b      	bne.n	80057f6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80057de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e2:	f383 8811 	msr	BASEPRI, r3
 80057e6:	f3bf 8f6f 	isb	sy
 80057ea:	f3bf 8f4f 	dsb	sy
 80057ee:	61fb      	str	r3, [r7, #28]
}
 80057f0:	bf00      	nop
 80057f2:	bf00      	nop
 80057f4:	e7fd      	b.n	80057f2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80057f6:	235c      	movs	r3, #92	@ 0x5c
 80057f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80057fe:	d00b      	beq.n	8005818 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005804:	f383 8811 	msr	BASEPRI, r3
 8005808:	f3bf 8f6f 	isb	sy
 800580c:	f3bf 8f4f 	dsb	sy
 8005810:	61bb      	str	r3, [r7, #24]
}
 8005812:	bf00      	nop
 8005814:	bf00      	nop
 8005816:	e7fd      	b.n	8005814 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005818:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800581a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800581c:	2b00      	cmp	r3, #0
 800581e:	d01e      	beq.n	800585e <xTaskCreateStatic+0xb2>
 8005820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005822:	2b00      	cmp	r3, #0
 8005824:	d01b      	beq.n	800585e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005828:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800582e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005832:	2202      	movs	r2, #2
 8005834:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005838:	2300      	movs	r3, #0
 800583a:	9303      	str	r3, [sp, #12]
 800583c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583e:	9302      	str	r3, [sp, #8]
 8005840:	f107 0314 	add.w	r3, r7, #20
 8005844:	9301      	str	r3, [sp, #4]
 8005846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	68b9      	ldr	r1, [r7, #8]
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f000 f850 	bl	80058f6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005856:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005858:	f000 f8de 	bl	8005a18 <prvAddNewTaskToReadyList>
 800585c:	e001      	b.n	8005862 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800585e:	2300      	movs	r3, #0
 8005860:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005862:	697b      	ldr	r3, [r7, #20]
	}
 8005864:	4618      	mov	r0, r3
 8005866:	3728      	adds	r7, #40	@ 0x28
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800586c:	b580      	push	{r7, lr}
 800586e:	b08c      	sub	sp, #48	@ 0x30
 8005870:	af04      	add	r7, sp, #16
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	4613      	mov	r3, r2
 800587a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800587c:	88fb      	ldrh	r3, [r7, #6]
 800587e:	009b      	lsls	r3, r3, #2
 8005880:	4618      	mov	r0, r3
 8005882:	f001 fe33 	bl	80074ec <pvPortMalloc>
 8005886:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00e      	beq.n	80058ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800588e:	205c      	movs	r0, #92	@ 0x5c
 8005890:	f001 fe2c 	bl	80074ec <pvPortMalloc>
 8005894:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d003      	beq.n	80058a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80058a2:	e005      	b.n	80058b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80058a4:	6978      	ldr	r0, [r7, #20]
 80058a6:	f001 feef 	bl	8007688 <vPortFree>
 80058aa:	e001      	b.n	80058b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80058ac:	2300      	movs	r3, #0
 80058ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d017      	beq.n	80058e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80058be:	88fa      	ldrh	r2, [r7, #6]
 80058c0:	2300      	movs	r3, #0
 80058c2:	9303      	str	r3, [sp, #12]
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	9302      	str	r3, [sp, #8]
 80058c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ca:	9301      	str	r3, [sp, #4]
 80058cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	68b9      	ldr	r1, [r7, #8]
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f000 f80e 	bl	80058f6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058da:	69f8      	ldr	r0, [r7, #28]
 80058dc:	f000 f89c 	bl	8005a18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058e0:	2301      	movs	r3, #1
 80058e2:	61bb      	str	r3, [r7, #24]
 80058e4:	e002      	b.n	80058ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058e6:	f04f 33ff 	mov.w	r3, #4294967295
 80058ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80058ec:	69bb      	ldr	r3, [r7, #24]
	}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3720      	adds	r7, #32
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b088      	sub	sp, #32
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	607a      	str	r2, [r7, #4]
 8005902:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005906:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	461a      	mov	r2, r3
 800590e:	21a5      	movs	r1, #165	@ 0xa5
 8005910:	f002 f816 	bl	8007940 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005916:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800591e:	3b01      	subs	r3, #1
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	4413      	add	r3, r2
 8005924:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	f023 0307 	bic.w	r3, r3, #7
 800592c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	f003 0307 	and.w	r3, r3, #7
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00b      	beq.n	8005950 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593c:	f383 8811 	msr	BASEPRI, r3
 8005940:	f3bf 8f6f 	isb	sy
 8005944:	f3bf 8f4f 	dsb	sy
 8005948:	617b      	str	r3, [r7, #20]
}
 800594a:	bf00      	nop
 800594c:	bf00      	nop
 800594e:	e7fd      	b.n	800594c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d01f      	beq.n	8005996 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005956:	2300      	movs	r3, #0
 8005958:	61fb      	str	r3, [r7, #28]
 800595a:	e012      	b.n	8005982 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800595c:	68ba      	ldr	r2, [r7, #8]
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	4413      	add	r3, r2
 8005962:	7819      	ldrb	r1, [r3, #0]
 8005964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	4413      	add	r3, r2
 800596a:	3334      	adds	r3, #52	@ 0x34
 800596c:	460a      	mov	r2, r1
 800596e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005970:	68ba      	ldr	r2, [r7, #8]
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	4413      	add	r3, r2
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d006      	beq.n	800598a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	3301      	adds	r3, #1
 8005980:	61fb      	str	r3, [r7, #28]
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	2b0f      	cmp	r3, #15
 8005986:	d9e9      	bls.n	800595c <prvInitialiseNewTask+0x66>
 8005988:	e000      	b.n	800598c <prvInitialiseNewTask+0x96>
			{
				break;
 800598a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800598c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598e:	2200      	movs	r2, #0
 8005990:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005994:	e003      	b.n	800599e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800599e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a0:	2b37      	cmp	r3, #55	@ 0x37
 80059a2:	d901      	bls.n	80059a8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80059a4:	2337      	movs	r3, #55	@ 0x37
 80059a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80059a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059ac:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80059ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059b2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80059b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b6:	2200      	movs	r2, #0
 80059b8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	3304      	adds	r3, #4
 80059be:	4618      	mov	r0, r3
 80059c0:	f7fe ff4a 	bl	8004858 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	3318      	adds	r3, #24
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7fe ff45 	bl	8004858 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80059ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80059da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059e2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80059e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e6:	2200      	movs	r2, #0
 80059e8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	68f9      	ldr	r1, [r7, #12]
 80059f6:	69b8      	ldr	r0, [r7, #24]
 80059f8:	f001 fb28 	bl	800704c <pxPortInitialiseStack>
 80059fc:	4602      	mov	r2, r0
 80059fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a0e:	bf00      	nop
 8005a10:	3720      	adds	r7, #32
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a20:	f001 fc42 	bl	80072a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a24:	4b2d      	ldr	r3, [pc, #180]	@ (8005adc <prvAddNewTaskToReadyList+0xc4>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	4a2c      	ldr	r2, [pc, #176]	@ (8005adc <prvAddNewTaskToReadyList+0xc4>)
 8005a2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a2e:	4b2c      	ldr	r3, [pc, #176]	@ (8005ae0 <prvAddNewTaskToReadyList+0xc8>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d109      	bne.n	8005a4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a36:	4a2a      	ldr	r2, [pc, #168]	@ (8005ae0 <prvAddNewTaskToReadyList+0xc8>)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a3c:	4b27      	ldr	r3, [pc, #156]	@ (8005adc <prvAddNewTaskToReadyList+0xc4>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d110      	bne.n	8005a66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a44:	f000 fcc0 	bl	80063c8 <prvInitialiseTaskLists>
 8005a48:	e00d      	b.n	8005a66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a4a:	4b26      	ldr	r3, [pc, #152]	@ (8005ae4 <prvAddNewTaskToReadyList+0xcc>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d109      	bne.n	8005a66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a52:	4b23      	ldr	r3, [pc, #140]	@ (8005ae0 <prvAddNewTaskToReadyList+0xc8>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d802      	bhi.n	8005a66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a60:	4a1f      	ldr	r2, [pc, #124]	@ (8005ae0 <prvAddNewTaskToReadyList+0xc8>)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a66:	4b20      	ldr	r3, [pc, #128]	@ (8005ae8 <prvAddNewTaskToReadyList+0xd0>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ae8 <prvAddNewTaskToReadyList+0xd0>)
 8005a6e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a70:	4b1d      	ldr	r3, [pc, #116]	@ (8005ae8 <prvAddNewTaskToReadyList+0xd0>)
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8005aec <prvAddNewTaskToReadyList+0xd4>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d903      	bls.n	8005a8c <prvAddNewTaskToReadyList+0x74>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a88:	4a18      	ldr	r2, [pc, #96]	@ (8005aec <prvAddNewTaskToReadyList+0xd4>)
 8005a8a:	6013      	str	r3, [r2, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a90:	4613      	mov	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4a15      	ldr	r2, [pc, #84]	@ (8005af0 <prvAddNewTaskToReadyList+0xd8>)
 8005a9a:	441a      	add	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3304      	adds	r3, #4
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	4610      	mov	r0, r2
 8005aa4:	f7fe fee5 	bl	8004872 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005aa8:	f001 fc30 	bl	800730c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005aac:	4b0d      	ldr	r3, [pc, #52]	@ (8005ae4 <prvAddNewTaskToReadyList+0xcc>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00e      	beq.n	8005ad2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8005ae0 <prvAddNewTaskToReadyList+0xc8>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d207      	bcs.n	8005ad2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8005af4 <prvAddNewTaskToReadyList+0xdc>)
 8005ac4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ac8:	601a      	str	r2, [r3, #0]
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ad2:	bf00      	nop
 8005ad4:	3708      	adds	r7, #8
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	20000d28 	.word	0x20000d28
 8005ae0:	20000854 	.word	0x20000854
 8005ae4:	20000d34 	.word	0x20000d34
 8005ae8:	20000d44 	.word	0x20000d44
 8005aec:	20000d30 	.word	0x20000d30
 8005af0:	20000858 	.word	0x20000858
 8005af4:	e000ed04 	.word	0xe000ed04

08005af8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005b00:	2300      	movs	r3, #0
 8005b02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d018      	beq.n	8005b3c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005b0a:	4b14      	ldr	r3, [pc, #80]	@ (8005b5c <vTaskDelay+0x64>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00b      	beq.n	8005b2a <vTaskDelay+0x32>
	__asm volatile
 8005b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b16:	f383 8811 	msr	BASEPRI, r3
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	f3bf 8f4f 	dsb	sy
 8005b22:	60bb      	str	r3, [r7, #8]
}
 8005b24:	bf00      	nop
 8005b26:	bf00      	nop
 8005b28:	e7fd      	b.n	8005b26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005b2a:	f000 f883 	bl	8005c34 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005b2e:	2100      	movs	r1, #0
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 febd 	bl	80068b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005b36:	f000 f88b 	bl	8005c50 <xTaskResumeAll>
 8005b3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d107      	bne.n	8005b52 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005b42:	4b07      	ldr	r3, [pc, #28]	@ (8005b60 <vTaskDelay+0x68>)
 8005b44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b48:	601a      	str	r2, [r3, #0]
 8005b4a:	f3bf 8f4f 	dsb	sy
 8005b4e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b52:	bf00      	nop
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	20000d50 	.word	0x20000d50
 8005b60:	e000ed04 	.word	0xe000ed04

08005b64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b08a      	sub	sp, #40	@ 0x28
 8005b68:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b72:	463a      	mov	r2, r7
 8005b74:	1d39      	adds	r1, r7, #4
 8005b76:	f107 0308 	add.w	r3, r7, #8
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fe fba4 	bl	80042c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b80:	6839      	ldr	r1, [r7, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	9202      	str	r2, [sp, #8]
 8005b88:	9301      	str	r3, [sp, #4]
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	9300      	str	r3, [sp, #0]
 8005b8e:	2300      	movs	r3, #0
 8005b90:	460a      	mov	r2, r1
 8005b92:	4922      	ldr	r1, [pc, #136]	@ (8005c1c <vTaskStartScheduler+0xb8>)
 8005b94:	4822      	ldr	r0, [pc, #136]	@ (8005c20 <vTaskStartScheduler+0xbc>)
 8005b96:	f7ff fe09 	bl	80057ac <xTaskCreateStatic>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	4a21      	ldr	r2, [pc, #132]	@ (8005c24 <vTaskStartScheduler+0xc0>)
 8005b9e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ba0:	4b20      	ldr	r3, [pc, #128]	@ (8005c24 <vTaskStartScheduler+0xc0>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d002      	beq.n	8005bae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	617b      	str	r3, [r7, #20]
 8005bac:	e001      	b.n	8005bb2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d102      	bne.n	8005bbe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005bb8:	f000 fece 	bl	8006958 <xTimerCreateTimerTask>
 8005bbc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d116      	bne.n	8005bf2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc8:	f383 8811 	msr	BASEPRI, r3
 8005bcc:	f3bf 8f6f 	isb	sy
 8005bd0:	f3bf 8f4f 	dsb	sy
 8005bd4:	613b      	str	r3, [r7, #16]
}
 8005bd6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005bd8:	4b13      	ldr	r3, [pc, #76]	@ (8005c28 <vTaskStartScheduler+0xc4>)
 8005bda:	f04f 32ff 	mov.w	r2, #4294967295
 8005bde:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005be0:	4b12      	ldr	r3, [pc, #72]	@ (8005c2c <vTaskStartScheduler+0xc8>)
 8005be2:	2201      	movs	r2, #1
 8005be4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005be6:	4b12      	ldr	r3, [pc, #72]	@ (8005c30 <vTaskStartScheduler+0xcc>)
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005bec:	f001 fab8 	bl	8007160 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005bf0:	e00f      	b.n	8005c12 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf8:	d10b      	bne.n	8005c12 <vTaskStartScheduler+0xae>
	__asm volatile
 8005bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bfe:	f383 8811 	msr	BASEPRI, r3
 8005c02:	f3bf 8f6f 	isb	sy
 8005c06:	f3bf 8f4f 	dsb	sy
 8005c0a:	60fb      	str	r3, [r7, #12]
}
 8005c0c:	bf00      	nop
 8005c0e:	bf00      	nop
 8005c10:	e7fd      	b.n	8005c0e <vTaskStartScheduler+0xaa>
}
 8005c12:	bf00      	nop
 8005c14:	3718      	adds	r7, #24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	08008374 	.word	0x08008374
 8005c20:	08006399 	.word	0x08006399
 8005c24:	20000d4c 	.word	0x20000d4c
 8005c28:	20000d48 	.word	0x20000d48
 8005c2c:	20000d34 	.word	0x20000d34
 8005c30:	20000d2c 	.word	0x20000d2c

08005c34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c34:	b480      	push	{r7}
 8005c36:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005c38:	4b04      	ldr	r3, [pc, #16]	@ (8005c4c <vTaskSuspendAll+0x18>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	4a03      	ldr	r2, [pc, #12]	@ (8005c4c <vTaskSuspendAll+0x18>)
 8005c40:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005c42:	bf00      	nop
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr
 8005c4c:	20000d50 	.word	0x20000d50

08005c50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c5e:	4b42      	ldr	r3, [pc, #264]	@ (8005d68 <xTaskResumeAll+0x118>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10b      	bne.n	8005c7e <xTaskResumeAll+0x2e>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	603b      	str	r3, [r7, #0]
}
 8005c78:	bf00      	nop
 8005c7a:	bf00      	nop
 8005c7c:	e7fd      	b.n	8005c7a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c7e:	f001 fb13 	bl	80072a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c82:	4b39      	ldr	r3, [pc, #228]	@ (8005d68 <xTaskResumeAll+0x118>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3b01      	subs	r3, #1
 8005c88:	4a37      	ldr	r2, [pc, #220]	@ (8005d68 <xTaskResumeAll+0x118>)
 8005c8a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c8c:	4b36      	ldr	r3, [pc, #216]	@ (8005d68 <xTaskResumeAll+0x118>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d162      	bne.n	8005d5a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c94:	4b35      	ldr	r3, [pc, #212]	@ (8005d6c <xTaskResumeAll+0x11c>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d05e      	beq.n	8005d5a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c9c:	e02f      	b.n	8005cfe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c9e:	4b34      	ldr	r3, [pc, #208]	@ (8005d70 <xTaskResumeAll+0x120>)
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3318      	adds	r3, #24
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7fe fe3e 	bl	800492c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7fe fe39 	bl	800492c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cbe:	4b2d      	ldr	r3, [pc, #180]	@ (8005d74 <xTaskResumeAll+0x124>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d903      	bls.n	8005cce <xTaskResumeAll+0x7e>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cca:	4a2a      	ldr	r2, [pc, #168]	@ (8005d74 <xTaskResumeAll+0x124>)
 8005ccc:	6013      	str	r3, [r2, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	4a27      	ldr	r2, [pc, #156]	@ (8005d78 <xTaskResumeAll+0x128>)
 8005cdc:	441a      	add	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	3304      	adds	r3, #4
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	4610      	mov	r0, r2
 8005ce6:	f7fe fdc4 	bl	8004872 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cee:	4b23      	ldr	r3, [pc, #140]	@ (8005d7c <xTaskResumeAll+0x12c>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d302      	bcc.n	8005cfe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005cf8:	4b21      	ldr	r3, [pc, #132]	@ (8005d80 <xTaskResumeAll+0x130>)
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8005d70 <xTaskResumeAll+0x120>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1cb      	bne.n	8005c9e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d001      	beq.n	8005d10 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d0c:	f000 fbfa 	bl	8006504 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005d10:	4b1c      	ldr	r3, [pc, #112]	@ (8005d84 <xTaskResumeAll+0x134>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d010      	beq.n	8005d3e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d1c:	f000 f846 	bl	8005dac <xTaskIncrementTick>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d002      	beq.n	8005d2c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005d26:	4b16      	ldr	r3, [pc, #88]	@ (8005d80 <xTaskResumeAll+0x130>)
 8005d28:	2201      	movs	r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1f1      	bne.n	8005d1c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005d38:	4b12      	ldr	r3, [pc, #72]	@ (8005d84 <xTaskResumeAll+0x134>)
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d3e:	4b10      	ldr	r3, [pc, #64]	@ (8005d80 <xTaskResumeAll+0x130>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d009      	beq.n	8005d5a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d46:	2301      	movs	r3, #1
 8005d48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8005d88 <xTaskResumeAll+0x138>)
 8005d4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d50:	601a      	str	r2, [r3, #0]
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d5a:	f001 fad7 	bl	800730c <vPortExitCritical>

	return xAlreadyYielded;
 8005d5e:	68bb      	ldr	r3, [r7, #8]
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3710      	adds	r7, #16
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	20000d50 	.word	0x20000d50
 8005d6c:	20000d28 	.word	0x20000d28
 8005d70:	20000ce8 	.word	0x20000ce8
 8005d74:	20000d30 	.word	0x20000d30
 8005d78:	20000858 	.word	0x20000858
 8005d7c:	20000854 	.word	0x20000854
 8005d80:	20000d3c 	.word	0x20000d3c
 8005d84:	20000d38 	.word	0x20000d38
 8005d88:	e000ed04 	.word	0xe000ed04

08005d8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005d92:	4b05      	ldr	r3, [pc, #20]	@ (8005da8 <xTaskGetTickCount+0x1c>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005d98:	687b      	ldr	r3, [r7, #4]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	370c      	adds	r7, #12
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	20000d2c 	.word	0x20000d2c

08005dac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005db2:	2300      	movs	r3, #0
 8005db4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005db6:	4b4f      	ldr	r3, [pc, #316]	@ (8005ef4 <xTaskIncrementTick+0x148>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	f040 8090 	bne.w	8005ee0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005dc0:	4b4d      	ldr	r3, [pc, #308]	@ (8005ef8 <xTaskIncrementTick+0x14c>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005dc8:	4a4b      	ldr	r2, [pc, #300]	@ (8005ef8 <xTaskIncrementTick+0x14c>)
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d121      	bne.n	8005e18 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005dd4:	4b49      	ldr	r3, [pc, #292]	@ (8005efc <xTaskIncrementTick+0x150>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00b      	beq.n	8005df6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de2:	f383 8811 	msr	BASEPRI, r3
 8005de6:	f3bf 8f6f 	isb	sy
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	603b      	str	r3, [r7, #0]
}
 8005df0:	bf00      	nop
 8005df2:	bf00      	nop
 8005df4:	e7fd      	b.n	8005df2 <xTaskIncrementTick+0x46>
 8005df6:	4b41      	ldr	r3, [pc, #260]	@ (8005efc <xTaskIncrementTick+0x150>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	60fb      	str	r3, [r7, #12]
 8005dfc:	4b40      	ldr	r3, [pc, #256]	@ (8005f00 <xTaskIncrementTick+0x154>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a3e      	ldr	r2, [pc, #248]	@ (8005efc <xTaskIncrementTick+0x150>)
 8005e02:	6013      	str	r3, [r2, #0]
 8005e04:	4a3e      	ldr	r2, [pc, #248]	@ (8005f00 <xTaskIncrementTick+0x154>)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6013      	str	r3, [r2, #0]
 8005e0a:	4b3e      	ldr	r3, [pc, #248]	@ (8005f04 <xTaskIncrementTick+0x158>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	4a3c      	ldr	r2, [pc, #240]	@ (8005f04 <xTaskIncrementTick+0x158>)
 8005e12:	6013      	str	r3, [r2, #0]
 8005e14:	f000 fb76 	bl	8006504 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e18:	4b3b      	ldr	r3, [pc, #236]	@ (8005f08 <xTaskIncrementTick+0x15c>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d349      	bcc.n	8005eb6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e22:	4b36      	ldr	r3, [pc, #216]	@ (8005efc <xTaskIncrementTick+0x150>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d104      	bne.n	8005e36 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e2c:	4b36      	ldr	r3, [pc, #216]	@ (8005f08 <xTaskIncrementTick+0x15c>)
 8005e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e32:	601a      	str	r2, [r3, #0]
					break;
 8005e34:	e03f      	b.n	8005eb6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e36:	4b31      	ldr	r3, [pc, #196]	@ (8005efc <xTaskIncrementTick+0x150>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d203      	bcs.n	8005e56 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e4e:	4a2e      	ldr	r2, [pc, #184]	@ (8005f08 <xTaskIncrementTick+0x15c>)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e54:	e02f      	b.n	8005eb6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	3304      	adds	r3, #4
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7fe fd66 	bl	800492c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d004      	beq.n	8005e72 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	3318      	adds	r3, #24
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7fe fd5d 	bl	800492c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e76:	4b25      	ldr	r3, [pc, #148]	@ (8005f0c <xTaskIncrementTick+0x160>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d903      	bls.n	8005e86 <xTaskIncrementTick+0xda>
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e82:	4a22      	ldr	r2, [pc, #136]	@ (8005f0c <xTaskIncrementTick+0x160>)
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4413      	add	r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4a1f      	ldr	r2, [pc, #124]	@ (8005f10 <xTaskIncrementTick+0x164>)
 8005e94:	441a      	add	r2, r3
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	3304      	adds	r3, #4
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	4610      	mov	r0, r2
 8005e9e:	f7fe fce8 	bl	8004872 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8005f14 <xTaskIncrementTick+0x168>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d3b8      	bcc.n	8005e22 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005eb4:	e7b5      	b.n	8005e22 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005eb6:	4b17      	ldr	r3, [pc, #92]	@ (8005f14 <xTaskIncrementTick+0x168>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ebc:	4914      	ldr	r1, [pc, #80]	@ (8005f10 <xTaskIncrementTick+0x164>)
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	4413      	add	r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	440b      	add	r3, r1
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d901      	bls.n	8005ed2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005ed2:	4b11      	ldr	r3, [pc, #68]	@ (8005f18 <xTaskIncrementTick+0x16c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d007      	beq.n	8005eea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005eda:	2301      	movs	r3, #1
 8005edc:	617b      	str	r3, [r7, #20]
 8005ede:	e004      	b.n	8005eea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8005f1c <xTaskIncrementTick+0x170>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	4a0d      	ldr	r2, [pc, #52]	@ (8005f1c <xTaskIncrementTick+0x170>)
 8005ee8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005eea:	697b      	ldr	r3, [r7, #20]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3718      	adds	r7, #24
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	20000d50 	.word	0x20000d50
 8005ef8:	20000d2c 	.word	0x20000d2c
 8005efc:	20000ce0 	.word	0x20000ce0
 8005f00:	20000ce4 	.word	0x20000ce4
 8005f04:	20000d40 	.word	0x20000d40
 8005f08:	20000d48 	.word	0x20000d48
 8005f0c:	20000d30 	.word	0x20000d30
 8005f10:	20000858 	.word	0x20000858
 8005f14:	20000854 	.word	0x20000854
 8005f18:	20000d3c 	.word	0x20000d3c
 8005f1c:	20000d38 	.word	0x20000d38

08005f20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f20:	b480      	push	{r7}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f26:	4b28      	ldr	r3, [pc, #160]	@ (8005fc8 <vTaskSwitchContext+0xa8>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d003      	beq.n	8005f36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f2e:	4b27      	ldr	r3, [pc, #156]	@ (8005fcc <vTaskSwitchContext+0xac>)
 8005f30:	2201      	movs	r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f34:	e042      	b.n	8005fbc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005f36:	4b25      	ldr	r3, [pc, #148]	@ (8005fcc <vTaskSwitchContext+0xac>)
 8005f38:	2200      	movs	r2, #0
 8005f3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f3c:	4b24      	ldr	r3, [pc, #144]	@ (8005fd0 <vTaskSwitchContext+0xb0>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	60fb      	str	r3, [r7, #12]
 8005f42:	e011      	b.n	8005f68 <vTaskSwitchContext+0x48>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10b      	bne.n	8005f62 <vTaskSwitchContext+0x42>
	__asm volatile
 8005f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4e:	f383 8811 	msr	BASEPRI, r3
 8005f52:	f3bf 8f6f 	isb	sy
 8005f56:	f3bf 8f4f 	dsb	sy
 8005f5a:	607b      	str	r3, [r7, #4]
}
 8005f5c:	bf00      	nop
 8005f5e:	bf00      	nop
 8005f60:	e7fd      	b.n	8005f5e <vTaskSwitchContext+0x3e>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	3b01      	subs	r3, #1
 8005f66:	60fb      	str	r3, [r7, #12]
 8005f68:	491a      	ldr	r1, [pc, #104]	@ (8005fd4 <vTaskSwitchContext+0xb4>)
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4413      	add	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	440b      	add	r3, r1
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d0e3      	beq.n	8005f44 <vTaskSwitchContext+0x24>
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	4613      	mov	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	4413      	add	r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4a13      	ldr	r2, [pc, #76]	@ (8005fd4 <vTaskSwitchContext+0xb4>)
 8005f88:	4413      	add	r3, r2
 8005f8a:	60bb      	str	r3, [r7, #8]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	605a      	str	r2, [r3, #4]
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	685a      	ldr	r2, [r3, #4]
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	3308      	adds	r3, #8
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d104      	bne.n	8005fac <vTaskSwitchContext+0x8c>
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	685a      	ldr	r2, [r3, #4]
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	605a      	str	r2, [r3, #4]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	4a09      	ldr	r2, [pc, #36]	@ (8005fd8 <vTaskSwitchContext+0xb8>)
 8005fb4:	6013      	str	r3, [r2, #0]
 8005fb6:	4a06      	ldr	r2, [pc, #24]	@ (8005fd0 <vTaskSwitchContext+0xb0>)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6013      	str	r3, [r2, #0]
}
 8005fbc:	bf00      	nop
 8005fbe:	3714      	adds	r7, #20
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	20000d50 	.word	0x20000d50
 8005fcc:	20000d3c 	.word	0x20000d3c
 8005fd0:	20000d30 	.word	0x20000d30
 8005fd4:	20000858 	.word	0x20000858
 8005fd8:	20000854 	.word	0x20000854

08005fdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d10b      	bne.n	8006004 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff0:	f383 8811 	msr	BASEPRI, r3
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	f3bf 8f4f 	dsb	sy
 8005ffc:	60fb      	str	r3, [r7, #12]
}
 8005ffe:	bf00      	nop
 8006000:	bf00      	nop
 8006002:	e7fd      	b.n	8006000 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006004:	4b07      	ldr	r3, [pc, #28]	@ (8006024 <vTaskPlaceOnEventList+0x48>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	3318      	adds	r3, #24
 800600a:	4619      	mov	r1, r3
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f7fe fc54 	bl	80048ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006012:	2101      	movs	r1, #1
 8006014:	6838      	ldr	r0, [r7, #0]
 8006016:	f000 fc4b 	bl	80068b0 <prvAddCurrentTaskToDelayedList>
}
 800601a:	bf00      	nop
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	20000854 	.word	0x20000854

08006028 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b086      	sub	sp, #24
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d10b      	bne.n	8006052 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800603a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800603e:	f383 8811 	msr	BASEPRI, r3
 8006042:	f3bf 8f6f 	isb	sy
 8006046:	f3bf 8f4f 	dsb	sy
 800604a:	617b      	str	r3, [r7, #20]
}
 800604c:	bf00      	nop
 800604e:	bf00      	nop
 8006050:	e7fd      	b.n	800604e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8006052:	4b12      	ldr	r3, [pc, #72]	@ (800609c <vTaskPlaceOnUnorderedEventList+0x74>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10b      	bne.n	8006072 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800605a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800605e:	f383 8811 	msr	BASEPRI, r3
 8006062:	f3bf 8f6f 	isb	sy
 8006066:	f3bf 8f4f 	dsb	sy
 800606a:	613b      	str	r3, [r7, #16]
}
 800606c:	bf00      	nop
 800606e:	bf00      	nop
 8006070:	e7fd      	b.n	800606e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006072:	4b0b      	ldr	r3, [pc, #44]	@ (80060a0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68ba      	ldr	r2, [r7, #8]
 8006078:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800607c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800607e:	4b08      	ldr	r3, [pc, #32]	@ (80060a0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	3318      	adds	r3, #24
 8006084:	4619      	mov	r1, r3
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f7fe fbf3 	bl	8004872 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800608c:	2101      	movs	r1, #1
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 fc0e 	bl	80068b0 <prvAddCurrentTaskToDelayedList>
}
 8006094:	bf00      	nop
 8006096:	3718      	adds	r7, #24
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}
 800609c:	20000d50 	.word	0x20000d50
 80060a0:	20000854 	.word	0x20000854

080060a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10b      	bne.n	80060ce <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80060b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ba:	f383 8811 	msr	BASEPRI, r3
 80060be:	f3bf 8f6f 	isb	sy
 80060c2:	f3bf 8f4f 	dsb	sy
 80060c6:	617b      	str	r3, [r7, #20]
}
 80060c8:	bf00      	nop
 80060ca:	bf00      	nop
 80060cc:	e7fd      	b.n	80060ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060ce:	4b0a      	ldr	r3, [pc, #40]	@ (80060f8 <vTaskPlaceOnEventListRestricted+0x54>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	3318      	adds	r3, #24
 80060d4:	4619      	mov	r1, r3
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f7fe fbcb 	bl	8004872 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80060e2:	f04f 33ff 	mov.w	r3, #4294967295
 80060e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80060e8:	6879      	ldr	r1, [r7, #4]
 80060ea:	68b8      	ldr	r0, [r7, #8]
 80060ec:	f000 fbe0 	bl	80068b0 <prvAddCurrentTaskToDelayedList>
	}
 80060f0:	bf00      	nop
 80060f2:	3718      	adds	r7, #24
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	20000854 	.word	0x20000854

080060fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d10b      	bne.n	800612a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006116:	f383 8811 	msr	BASEPRI, r3
 800611a:	f3bf 8f6f 	isb	sy
 800611e:	f3bf 8f4f 	dsb	sy
 8006122:	60fb      	str	r3, [r7, #12]
}
 8006124:	bf00      	nop
 8006126:	bf00      	nop
 8006128:	e7fd      	b.n	8006126 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	3318      	adds	r3, #24
 800612e:	4618      	mov	r0, r3
 8006130:	f7fe fbfc 	bl	800492c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006134:	4b1d      	ldr	r3, [pc, #116]	@ (80061ac <xTaskRemoveFromEventList+0xb0>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d11d      	bne.n	8006178 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	3304      	adds	r3, #4
 8006140:	4618      	mov	r0, r3
 8006142:	f7fe fbf3 	bl	800492c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800614a:	4b19      	ldr	r3, [pc, #100]	@ (80061b0 <xTaskRemoveFromEventList+0xb4>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	429a      	cmp	r2, r3
 8006150:	d903      	bls.n	800615a <xTaskRemoveFromEventList+0x5e>
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006156:	4a16      	ldr	r2, [pc, #88]	@ (80061b0 <xTaskRemoveFromEventList+0xb4>)
 8006158:	6013      	str	r3, [r2, #0]
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800615e:	4613      	mov	r3, r2
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	4413      	add	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	4a13      	ldr	r2, [pc, #76]	@ (80061b4 <xTaskRemoveFromEventList+0xb8>)
 8006168:	441a      	add	r2, r3
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	3304      	adds	r3, #4
 800616e:	4619      	mov	r1, r3
 8006170:	4610      	mov	r0, r2
 8006172:	f7fe fb7e 	bl	8004872 <vListInsertEnd>
 8006176:	e005      	b.n	8006184 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	3318      	adds	r3, #24
 800617c:	4619      	mov	r1, r3
 800617e:	480e      	ldr	r0, [pc, #56]	@ (80061b8 <xTaskRemoveFromEventList+0xbc>)
 8006180:	f7fe fb77 	bl	8004872 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006188:	4b0c      	ldr	r3, [pc, #48]	@ (80061bc <xTaskRemoveFromEventList+0xc0>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800618e:	429a      	cmp	r2, r3
 8006190:	d905      	bls.n	800619e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006192:	2301      	movs	r3, #1
 8006194:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006196:	4b0a      	ldr	r3, [pc, #40]	@ (80061c0 <xTaskRemoveFromEventList+0xc4>)
 8006198:	2201      	movs	r2, #1
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	e001      	b.n	80061a2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800619e:	2300      	movs	r3, #0
 80061a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80061a2:	697b      	ldr	r3, [r7, #20]
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3718      	adds	r7, #24
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	20000d50 	.word	0x20000d50
 80061b0:	20000d30 	.word	0x20000d30
 80061b4:	20000858 	.word	0x20000858
 80061b8:	20000ce8 	.word	0x20000ce8
 80061bc:	20000854 	.word	0x20000854
 80061c0:	20000d3c 	.word	0x20000d3c

080061c4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b086      	sub	sp, #24
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80061ce:	4b2a      	ldr	r3, [pc, #168]	@ (8006278 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d10b      	bne.n	80061ee <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80061d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061da:	f383 8811 	msr	BASEPRI, r3
 80061de:	f3bf 8f6f 	isb	sy
 80061e2:	f3bf 8f4f 	dsb	sy
 80061e6:	613b      	str	r3, [r7, #16]
}
 80061e8:	bf00      	nop
 80061ea:	bf00      	nop
 80061ec:	e7fd      	b.n	80061ea <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10b      	bne.n	800621c <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8006204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006208:	f383 8811 	msr	BASEPRI, r3
 800620c:	f3bf 8f6f 	isb	sy
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	60fb      	str	r3, [r7, #12]
}
 8006216:	bf00      	nop
 8006218:	bf00      	nop
 800621a:	e7fd      	b.n	8006218 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f7fe fb85 	bl	800492c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	3304      	adds	r3, #4
 8006226:	4618      	mov	r0, r3
 8006228:	f7fe fb80 	bl	800492c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006230:	4b12      	ldr	r3, [pc, #72]	@ (800627c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	429a      	cmp	r2, r3
 8006236:	d903      	bls.n	8006240 <vTaskRemoveFromUnorderedEventList+0x7c>
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623c:	4a0f      	ldr	r2, [pc, #60]	@ (800627c <vTaskRemoveFromUnorderedEventList+0xb8>)
 800623e:	6013      	str	r3, [r2, #0]
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006244:	4613      	mov	r3, r2
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	4413      	add	r3, r2
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	4a0c      	ldr	r2, [pc, #48]	@ (8006280 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800624e:	441a      	add	r2, r3
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	3304      	adds	r3, #4
 8006254:	4619      	mov	r1, r3
 8006256:	4610      	mov	r0, r2
 8006258:	f7fe fb0b 	bl	8004872 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006260:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006266:	429a      	cmp	r2, r3
 8006268:	d902      	bls.n	8006270 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800626a:	4b07      	ldr	r3, [pc, #28]	@ (8006288 <vTaskRemoveFromUnorderedEventList+0xc4>)
 800626c:	2201      	movs	r2, #1
 800626e:	601a      	str	r2, [r3, #0]
	}
}
 8006270:	bf00      	nop
 8006272:	3718      	adds	r7, #24
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	20000d50 	.word	0x20000d50
 800627c:	20000d30 	.word	0x20000d30
 8006280:	20000858 	.word	0x20000858
 8006284:	20000854 	.word	0x20000854
 8006288:	20000d3c 	.word	0x20000d3c

0800628c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006294:	4b06      	ldr	r3, [pc, #24]	@ (80062b0 <vTaskInternalSetTimeOutState+0x24>)
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800629c:	4b05      	ldr	r3, [pc, #20]	@ (80062b4 <vTaskInternalSetTimeOutState+0x28>)
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	605a      	str	r2, [r3, #4]
}
 80062a4:	bf00      	nop
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr
 80062b0:	20000d40 	.word	0x20000d40
 80062b4:	20000d2c 	.word	0x20000d2c

080062b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b088      	sub	sp, #32
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10b      	bne.n	80062e0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80062c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062cc:	f383 8811 	msr	BASEPRI, r3
 80062d0:	f3bf 8f6f 	isb	sy
 80062d4:	f3bf 8f4f 	dsb	sy
 80062d8:	613b      	str	r3, [r7, #16]
}
 80062da:	bf00      	nop
 80062dc:	bf00      	nop
 80062de:	e7fd      	b.n	80062dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10b      	bne.n	80062fe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80062e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ea:	f383 8811 	msr	BASEPRI, r3
 80062ee:	f3bf 8f6f 	isb	sy
 80062f2:	f3bf 8f4f 	dsb	sy
 80062f6:	60fb      	str	r3, [r7, #12]
}
 80062f8:	bf00      	nop
 80062fa:	bf00      	nop
 80062fc:	e7fd      	b.n	80062fa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80062fe:	f000 ffd3 	bl	80072a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006302:	4b1d      	ldr	r3, [pc, #116]	@ (8006378 <xTaskCheckForTimeOut+0xc0>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800631a:	d102      	bne.n	8006322 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800631c:	2300      	movs	r3, #0
 800631e:	61fb      	str	r3, [r7, #28]
 8006320:	e023      	b.n	800636a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	4b15      	ldr	r3, [pc, #84]	@ (800637c <xTaskCheckForTimeOut+0xc4>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	429a      	cmp	r2, r3
 800632c:	d007      	beq.n	800633e <xTaskCheckForTimeOut+0x86>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	69ba      	ldr	r2, [r7, #24]
 8006334:	429a      	cmp	r2, r3
 8006336:	d302      	bcc.n	800633e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006338:	2301      	movs	r3, #1
 800633a:	61fb      	str	r3, [r7, #28]
 800633c:	e015      	b.n	800636a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	429a      	cmp	r2, r3
 8006346:	d20b      	bcs.n	8006360 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	1ad2      	subs	r2, r2, r3
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f7ff ff99 	bl	800628c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800635a:	2300      	movs	r3, #0
 800635c:	61fb      	str	r3, [r7, #28]
 800635e:	e004      	b.n	800636a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	2200      	movs	r2, #0
 8006364:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006366:	2301      	movs	r3, #1
 8006368:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800636a:	f000 ffcf 	bl	800730c <vPortExitCritical>

	return xReturn;
 800636e:	69fb      	ldr	r3, [r7, #28]
}
 8006370:	4618      	mov	r0, r3
 8006372:	3720      	adds	r7, #32
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}
 8006378:	20000d2c 	.word	0x20000d2c
 800637c:	20000d40 	.word	0x20000d40

08006380 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006380:	b480      	push	{r7}
 8006382:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006384:	4b03      	ldr	r3, [pc, #12]	@ (8006394 <vTaskMissedYield+0x14>)
 8006386:	2201      	movs	r2, #1
 8006388:	601a      	str	r2, [r3, #0]
}
 800638a:	bf00      	nop
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	20000d3c 	.word	0x20000d3c

08006398 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063a0:	f000 f852 	bl	8006448 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063a4:	4b06      	ldr	r3, [pc, #24]	@ (80063c0 <prvIdleTask+0x28>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d9f9      	bls.n	80063a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80063ac:	4b05      	ldr	r3, [pc, #20]	@ (80063c4 <prvIdleTask+0x2c>)
 80063ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063b2:	601a      	str	r2, [r3, #0]
 80063b4:	f3bf 8f4f 	dsb	sy
 80063b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063bc:	e7f0      	b.n	80063a0 <prvIdleTask+0x8>
 80063be:	bf00      	nop
 80063c0:	20000858 	.word	0x20000858
 80063c4:	e000ed04 	.word	0xe000ed04

080063c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063ce:	2300      	movs	r3, #0
 80063d0:	607b      	str	r3, [r7, #4]
 80063d2:	e00c      	b.n	80063ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	4613      	mov	r3, r2
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	4413      	add	r3, r2
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	4a12      	ldr	r2, [pc, #72]	@ (8006428 <prvInitialiseTaskLists+0x60>)
 80063e0:	4413      	add	r3, r2
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7fe fa18 	bl	8004818 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	3301      	adds	r3, #1
 80063ec:	607b      	str	r3, [r7, #4]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2b37      	cmp	r3, #55	@ 0x37
 80063f2:	d9ef      	bls.n	80063d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80063f4:	480d      	ldr	r0, [pc, #52]	@ (800642c <prvInitialiseTaskLists+0x64>)
 80063f6:	f7fe fa0f 	bl	8004818 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80063fa:	480d      	ldr	r0, [pc, #52]	@ (8006430 <prvInitialiseTaskLists+0x68>)
 80063fc:	f7fe fa0c 	bl	8004818 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006400:	480c      	ldr	r0, [pc, #48]	@ (8006434 <prvInitialiseTaskLists+0x6c>)
 8006402:	f7fe fa09 	bl	8004818 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006406:	480c      	ldr	r0, [pc, #48]	@ (8006438 <prvInitialiseTaskLists+0x70>)
 8006408:	f7fe fa06 	bl	8004818 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800640c:	480b      	ldr	r0, [pc, #44]	@ (800643c <prvInitialiseTaskLists+0x74>)
 800640e:	f7fe fa03 	bl	8004818 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006412:	4b0b      	ldr	r3, [pc, #44]	@ (8006440 <prvInitialiseTaskLists+0x78>)
 8006414:	4a05      	ldr	r2, [pc, #20]	@ (800642c <prvInitialiseTaskLists+0x64>)
 8006416:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006418:	4b0a      	ldr	r3, [pc, #40]	@ (8006444 <prvInitialiseTaskLists+0x7c>)
 800641a:	4a05      	ldr	r2, [pc, #20]	@ (8006430 <prvInitialiseTaskLists+0x68>)
 800641c:	601a      	str	r2, [r3, #0]
}
 800641e:	bf00      	nop
 8006420:	3708      	adds	r7, #8
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	20000858 	.word	0x20000858
 800642c:	20000cb8 	.word	0x20000cb8
 8006430:	20000ccc 	.word	0x20000ccc
 8006434:	20000ce8 	.word	0x20000ce8
 8006438:	20000cfc 	.word	0x20000cfc
 800643c:	20000d14 	.word	0x20000d14
 8006440:	20000ce0 	.word	0x20000ce0
 8006444:	20000ce4 	.word	0x20000ce4

08006448 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800644e:	e019      	b.n	8006484 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006450:	f000 ff2a 	bl	80072a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006454:	4b10      	ldr	r3, [pc, #64]	@ (8006498 <prvCheckTasksWaitingTermination+0x50>)
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	3304      	adds	r3, #4
 8006460:	4618      	mov	r0, r3
 8006462:	f7fe fa63 	bl	800492c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006466:	4b0d      	ldr	r3, [pc, #52]	@ (800649c <prvCheckTasksWaitingTermination+0x54>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	3b01      	subs	r3, #1
 800646c:	4a0b      	ldr	r2, [pc, #44]	@ (800649c <prvCheckTasksWaitingTermination+0x54>)
 800646e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006470:	4b0b      	ldr	r3, [pc, #44]	@ (80064a0 <prvCheckTasksWaitingTermination+0x58>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	3b01      	subs	r3, #1
 8006476:	4a0a      	ldr	r2, [pc, #40]	@ (80064a0 <prvCheckTasksWaitingTermination+0x58>)
 8006478:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800647a:	f000 ff47 	bl	800730c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f810 	bl	80064a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006484:	4b06      	ldr	r3, [pc, #24]	@ (80064a0 <prvCheckTasksWaitingTermination+0x58>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d1e1      	bne.n	8006450 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800648c:	bf00      	nop
 800648e:	bf00      	nop
 8006490:	3708      	adds	r7, #8
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	20000cfc 	.word	0x20000cfc
 800649c:	20000d28 	.word	0x20000d28
 80064a0:	20000d10 	.word	0x20000d10

080064a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d108      	bne.n	80064c8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ba:	4618      	mov	r0, r3
 80064bc:	f001 f8e4 	bl	8007688 <vPortFree>
				vPortFree( pxTCB );
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f001 f8e1 	bl	8007688 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80064c6:	e019      	b.n	80064fc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d103      	bne.n	80064da <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f001 f8d8 	bl	8007688 <vPortFree>
	}
 80064d8:	e010      	b.n	80064fc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d00b      	beq.n	80064fc <prvDeleteTCB+0x58>
	__asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	60fb      	str	r3, [r7, #12]
}
 80064f6:	bf00      	nop
 80064f8:	bf00      	nop
 80064fa:	e7fd      	b.n	80064f8 <prvDeleteTCB+0x54>
	}
 80064fc:	bf00      	nop
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}

08006504 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800650a:	4b0c      	ldr	r3, [pc, #48]	@ (800653c <prvResetNextTaskUnblockTime+0x38>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d104      	bne.n	800651e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006514:	4b0a      	ldr	r3, [pc, #40]	@ (8006540 <prvResetNextTaskUnblockTime+0x3c>)
 8006516:	f04f 32ff 	mov.w	r2, #4294967295
 800651a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800651c:	e008      	b.n	8006530 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800651e:	4b07      	ldr	r3, [pc, #28]	@ (800653c <prvResetNextTaskUnblockTime+0x38>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	4a04      	ldr	r2, [pc, #16]	@ (8006540 <prvResetNextTaskUnblockTime+0x3c>)
 800652e:	6013      	str	r3, [r2, #0]
}
 8006530:	bf00      	nop
 8006532:	370c      	adds	r7, #12
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr
 800653c:	20000ce0 	.word	0x20000ce0
 8006540:	20000d48 	.word	0x20000d48

08006544 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800654a:	4b05      	ldr	r3, [pc, #20]	@ (8006560 <xTaskGetCurrentTaskHandle+0x1c>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006550:	687b      	ldr	r3, [r7, #4]
	}
 8006552:	4618      	mov	r0, r3
 8006554:	370c      	adds	r7, #12
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	20000854 	.word	0x20000854

08006564 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800656a:	4b0b      	ldr	r3, [pc, #44]	@ (8006598 <xTaskGetSchedulerState+0x34>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d102      	bne.n	8006578 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006572:	2301      	movs	r3, #1
 8006574:	607b      	str	r3, [r7, #4]
 8006576:	e008      	b.n	800658a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006578:	4b08      	ldr	r3, [pc, #32]	@ (800659c <xTaskGetSchedulerState+0x38>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d102      	bne.n	8006586 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006580:	2302      	movs	r3, #2
 8006582:	607b      	str	r3, [r7, #4]
 8006584:	e001      	b.n	800658a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006586:	2300      	movs	r3, #0
 8006588:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800658a:	687b      	ldr	r3, [r7, #4]
	}
 800658c:	4618      	mov	r0, r3
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr
 8006598:	20000d34 	.word	0x20000d34
 800659c:	20000d50 	.word	0x20000d50

080065a0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80065ac:	2300      	movs	r3, #0
 80065ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d051      	beq.n	800665a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ba:	4b2a      	ldr	r3, [pc, #168]	@ (8006664 <xTaskPriorityInherit+0xc4>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d241      	bcs.n	8006648 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	db06      	blt.n	80065da <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065cc:	4b25      	ldr	r3, [pc, #148]	@ (8006664 <xTaskPriorityInherit+0xc4>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	6959      	ldr	r1, [r3, #20]
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065e2:	4613      	mov	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4413      	add	r3, r2
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	4a1f      	ldr	r2, [pc, #124]	@ (8006668 <xTaskPriorityInherit+0xc8>)
 80065ec:	4413      	add	r3, r2
 80065ee:	4299      	cmp	r1, r3
 80065f0:	d122      	bne.n	8006638 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	3304      	adds	r3, #4
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fe f998 	bl	800492c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80065fc:	4b19      	ldr	r3, [pc, #100]	@ (8006664 <xTaskPriorityInherit+0xc4>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800660a:	4b18      	ldr	r3, [pc, #96]	@ (800666c <xTaskPriorityInherit+0xcc>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	429a      	cmp	r2, r3
 8006610:	d903      	bls.n	800661a <xTaskPriorityInherit+0x7a>
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006616:	4a15      	ldr	r2, [pc, #84]	@ (800666c <xTaskPriorityInherit+0xcc>)
 8006618:	6013      	str	r3, [r2, #0]
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800661e:	4613      	mov	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4413      	add	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	4a10      	ldr	r2, [pc, #64]	@ (8006668 <xTaskPriorityInherit+0xc8>)
 8006628:	441a      	add	r2, r3
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	3304      	adds	r3, #4
 800662e:	4619      	mov	r1, r3
 8006630:	4610      	mov	r0, r2
 8006632:	f7fe f91e 	bl	8004872 <vListInsertEnd>
 8006636:	e004      	b.n	8006642 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006638:	4b0a      	ldr	r3, [pc, #40]	@ (8006664 <xTaskPriorityInherit+0xc4>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006642:	2301      	movs	r3, #1
 8006644:	60fb      	str	r3, [r7, #12]
 8006646:	e008      	b.n	800665a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800664c:	4b05      	ldr	r3, [pc, #20]	@ (8006664 <xTaskPriorityInherit+0xc4>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006652:	429a      	cmp	r2, r3
 8006654:	d201      	bcs.n	800665a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006656:	2301      	movs	r3, #1
 8006658:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800665a:	68fb      	ldr	r3, [r7, #12]
	}
 800665c:	4618      	mov	r0, r3
 800665e:	3710      	adds	r7, #16
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}
 8006664:	20000854 	.word	0x20000854
 8006668:	20000858 	.word	0x20000858
 800666c:	20000d30 	.word	0x20000d30

08006670 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800667c:	2300      	movs	r3, #0
 800667e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d058      	beq.n	8006738 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006686:	4b2f      	ldr	r3, [pc, #188]	@ (8006744 <xTaskPriorityDisinherit+0xd4>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	429a      	cmp	r2, r3
 800668e:	d00b      	beq.n	80066a8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	60fb      	str	r3, [r7, #12]
}
 80066a2:	bf00      	nop
 80066a4:	bf00      	nop
 80066a6:	e7fd      	b.n	80066a4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10b      	bne.n	80066c8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80066b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b4:	f383 8811 	msr	BASEPRI, r3
 80066b8:	f3bf 8f6f 	isb	sy
 80066bc:	f3bf 8f4f 	dsb	sy
 80066c0:	60bb      	str	r3, [r7, #8]
}
 80066c2:	bf00      	nop
 80066c4:	bf00      	nop
 80066c6:	e7fd      	b.n	80066c4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066cc:	1e5a      	subs	r2, r3, #1
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066da:	429a      	cmp	r2, r3
 80066dc:	d02c      	beq.n	8006738 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d128      	bne.n	8006738 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	3304      	adds	r3, #4
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7fe f91e 	bl	800492c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006708:	4b0f      	ldr	r3, [pc, #60]	@ (8006748 <xTaskPriorityDisinherit+0xd8>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	429a      	cmp	r2, r3
 800670e:	d903      	bls.n	8006718 <xTaskPriorityDisinherit+0xa8>
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006714:	4a0c      	ldr	r2, [pc, #48]	@ (8006748 <xTaskPriorityDisinherit+0xd8>)
 8006716:	6013      	str	r3, [r2, #0]
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671c:	4613      	mov	r3, r2
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4413      	add	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4a09      	ldr	r2, [pc, #36]	@ (800674c <xTaskPriorityDisinherit+0xdc>)
 8006726:	441a      	add	r2, r3
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	3304      	adds	r3, #4
 800672c:	4619      	mov	r1, r3
 800672e:	4610      	mov	r0, r2
 8006730:	f7fe f89f 	bl	8004872 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006734:	2301      	movs	r3, #1
 8006736:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006738:	697b      	ldr	r3, [r7, #20]
	}
 800673a:	4618      	mov	r0, r3
 800673c:	3718      	adds	r7, #24
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	20000854 	.word	0x20000854
 8006748:	20000d30 	.word	0x20000d30
 800674c:	20000858 	.word	0x20000858

08006750 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006750:	b580      	push	{r7, lr}
 8006752:	b088      	sub	sp, #32
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800675e:	2301      	movs	r3, #1
 8006760:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d06c      	beq.n	8006842 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800676c:	2b00      	cmp	r3, #0
 800676e:	d10b      	bne.n	8006788 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006774:	f383 8811 	msr	BASEPRI, r3
 8006778:	f3bf 8f6f 	isb	sy
 800677c:	f3bf 8f4f 	dsb	sy
 8006780:	60fb      	str	r3, [r7, #12]
}
 8006782:	bf00      	nop
 8006784:	bf00      	nop
 8006786:	e7fd      	b.n	8006784 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800678c:	683a      	ldr	r2, [r7, #0]
 800678e:	429a      	cmp	r2, r3
 8006790:	d902      	bls.n	8006798 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	61fb      	str	r3, [r7, #28]
 8006796:	e002      	b.n	800679e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800679c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067a2:	69fa      	ldr	r2, [r7, #28]
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d04c      	beq.n	8006842 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d147      	bne.n	8006842 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80067b2:	4b26      	ldr	r3, [pc, #152]	@ (800684c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	69ba      	ldr	r2, [r7, #24]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d10b      	bne.n	80067d4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80067bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c0:	f383 8811 	msr	BASEPRI, r3
 80067c4:	f3bf 8f6f 	isb	sy
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	60bb      	str	r3, [r7, #8]
}
 80067ce:	bf00      	nop
 80067d0:	bf00      	nop
 80067d2:	e7fd      	b.n	80067d0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	69fa      	ldr	r2, [r7, #28]
 80067de:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	db04      	blt.n	80067f2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	6959      	ldr	r1, [r3, #20]
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	4613      	mov	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	4a13      	ldr	r2, [pc, #76]	@ (8006850 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006802:	4413      	add	r3, r2
 8006804:	4299      	cmp	r1, r3
 8006806:	d11c      	bne.n	8006842 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	3304      	adds	r3, #4
 800680c:	4618      	mov	r0, r3
 800680e:	f7fe f88d 	bl	800492c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006816:	4b0f      	ldr	r3, [pc, #60]	@ (8006854 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	429a      	cmp	r2, r3
 800681c:	d903      	bls.n	8006826 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006822:	4a0c      	ldr	r2, [pc, #48]	@ (8006854 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006824:	6013      	str	r3, [r2, #0]
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800682a:	4613      	mov	r3, r2
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	4413      	add	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	4a07      	ldr	r2, [pc, #28]	@ (8006850 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006834:	441a      	add	r2, r3
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	3304      	adds	r3, #4
 800683a:	4619      	mov	r1, r3
 800683c:	4610      	mov	r0, r2
 800683e:	f7fe f818 	bl	8004872 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006842:	bf00      	nop
 8006844:	3720      	adds	r7, #32
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	20000854 	.word	0x20000854
 8006850:	20000858 	.word	0x20000858
 8006854:	20000d30 	.word	0x20000d30

08006858 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800685e:	4b09      	ldr	r3, [pc, #36]	@ (8006884 <uxTaskResetEventItemValue+0x2c>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006866:	4b07      	ldr	r3, [pc, #28]	@ (8006884 <uxTaskResetEventItemValue+0x2c>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686c:	4b05      	ldr	r3, [pc, #20]	@ (8006884 <uxTaskResetEventItemValue+0x2c>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8006874:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8006876:	687b      	ldr	r3, [r7, #4]
}
 8006878:	4618      	mov	r0, r3
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr
 8006884:	20000854 	.word	0x20000854

08006888 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006888:	b480      	push	{r7}
 800688a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800688c:	4b07      	ldr	r3, [pc, #28]	@ (80068ac <pvTaskIncrementMutexHeldCount+0x24>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d004      	beq.n	800689e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006894:	4b05      	ldr	r3, [pc, #20]	@ (80068ac <pvTaskIncrementMutexHeldCount+0x24>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800689a:	3201      	adds	r2, #1
 800689c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800689e:	4b03      	ldr	r3, [pc, #12]	@ (80068ac <pvTaskIncrementMutexHeldCount+0x24>)
 80068a0:	681b      	ldr	r3, [r3, #0]
	}
 80068a2:	4618      	mov	r0, r3
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr
 80068ac:	20000854 	.word	0x20000854

080068b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80068ba:	4b21      	ldr	r3, [pc, #132]	@ (8006940 <prvAddCurrentTaskToDelayedList+0x90>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068c0:	4b20      	ldr	r3, [pc, #128]	@ (8006944 <prvAddCurrentTaskToDelayedList+0x94>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	3304      	adds	r3, #4
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7fe f830 	bl	800492c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d2:	d10a      	bne.n	80068ea <prvAddCurrentTaskToDelayedList+0x3a>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d007      	beq.n	80068ea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068da:	4b1a      	ldr	r3, [pc, #104]	@ (8006944 <prvAddCurrentTaskToDelayedList+0x94>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	3304      	adds	r3, #4
 80068e0:	4619      	mov	r1, r3
 80068e2:	4819      	ldr	r0, [pc, #100]	@ (8006948 <prvAddCurrentTaskToDelayedList+0x98>)
 80068e4:	f7fd ffc5 	bl	8004872 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80068e8:	e026      	b.n	8006938 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4413      	add	r3, r2
 80068f0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80068f2:	4b14      	ldr	r3, [pc, #80]	@ (8006944 <prvAddCurrentTaskToDelayedList+0x94>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68ba      	ldr	r2, [r7, #8]
 80068f8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80068fa:	68ba      	ldr	r2, [r7, #8]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d209      	bcs.n	8006916 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006902:	4b12      	ldr	r3, [pc, #72]	@ (800694c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	4b0f      	ldr	r3, [pc, #60]	@ (8006944 <prvAddCurrentTaskToDelayedList+0x94>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	3304      	adds	r3, #4
 800690c:	4619      	mov	r1, r3
 800690e:	4610      	mov	r0, r2
 8006910:	f7fd ffd3 	bl	80048ba <vListInsert>
}
 8006914:	e010      	b.n	8006938 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006916:	4b0e      	ldr	r3, [pc, #56]	@ (8006950 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	4b0a      	ldr	r3, [pc, #40]	@ (8006944 <prvAddCurrentTaskToDelayedList+0x94>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	3304      	adds	r3, #4
 8006920:	4619      	mov	r1, r3
 8006922:	4610      	mov	r0, r2
 8006924:	f7fd ffc9 	bl	80048ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006928:	4b0a      	ldr	r3, [pc, #40]	@ (8006954 <prvAddCurrentTaskToDelayedList+0xa4>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	429a      	cmp	r2, r3
 8006930:	d202      	bcs.n	8006938 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006932:	4a08      	ldr	r2, [pc, #32]	@ (8006954 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	6013      	str	r3, [r2, #0]
}
 8006938:	bf00      	nop
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}
 8006940:	20000d2c 	.word	0x20000d2c
 8006944:	20000854 	.word	0x20000854
 8006948:	20000d14 	.word	0x20000d14
 800694c:	20000ce4 	.word	0x20000ce4
 8006950:	20000ce0 	.word	0x20000ce0
 8006954:	20000d48 	.word	0x20000d48

08006958 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b08a      	sub	sp, #40	@ 0x28
 800695c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800695e:	2300      	movs	r3, #0
 8006960:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006962:	f000 fb13 	bl	8006f8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006966:	4b1d      	ldr	r3, [pc, #116]	@ (80069dc <xTimerCreateTimerTask+0x84>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d021      	beq.n	80069b2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800696e:	2300      	movs	r3, #0
 8006970:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006972:	2300      	movs	r3, #0
 8006974:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006976:	1d3a      	adds	r2, r7, #4
 8006978:	f107 0108 	add.w	r1, r7, #8
 800697c:	f107 030c 	add.w	r3, r7, #12
 8006980:	4618      	mov	r0, r3
 8006982:	f7fd fcbb 	bl	80042fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006986:	6879      	ldr	r1, [r7, #4]
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	9202      	str	r2, [sp, #8]
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	2302      	movs	r3, #2
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	2300      	movs	r3, #0
 8006996:	460a      	mov	r2, r1
 8006998:	4911      	ldr	r1, [pc, #68]	@ (80069e0 <xTimerCreateTimerTask+0x88>)
 800699a:	4812      	ldr	r0, [pc, #72]	@ (80069e4 <xTimerCreateTimerTask+0x8c>)
 800699c:	f7fe ff06 	bl	80057ac <xTaskCreateStatic>
 80069a0:	4603      	mov	r3, r0
 80069a2:	4a11      	ldr	r2, [pc, #68]	@ (80069e8 <xTimerCreateTimerTask+0x90>)
 80069a4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80069a6:	4b10      	ldr	r3, [pc, #64]	@ (80069e8 <xTimerCreateTimerTask+0x90>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d001      	beq.n	80069b2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80069ae:	2301      	movs	r3, #1
 80069b0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d10b      	bne.n	80069d0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80069b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069bc:	f383 8811 	msr	BASEPRI, r3
 80069c0:	f3bf 8f6f 	isb	sy
 80069c4:	f3bf 8f4f 	dsb	sy
 80069c8:	613b      	str	r3, [r7, #16]
}
 80069ca:	bf00      	nop
 80069cc:	bf00      	nop
 80069ce:	e7fd      	b.n	80069cc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80069d0:	697b      	ldr	r3, [r7, #20]
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3718      	adds	r7, #24
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	20000d84 	.word	0x20000d84
 80069e0:	0800837c 	.word	0x0800837c
 80069e4:	08006b25 	.word	0x08006b25
 80069e8:	20000d88 	.word	0x20000d88

080069ec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b08a      	sub	sp, #40	@ 0x28
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
 80069f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80069fa:	2300      	movs	r3, #0
 80069fc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d10b      	bne.n	8006a1c <xTimerGenericCommand+0x30>
	__asm volatile
 8006a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a08:	f383 8811 	msr	BASEPRI, r3
 8006a0c:	f3bf 8f6f 	isb	sy
 8006a10:	f3bf 8f4f 	dsb	sy
 8006a14:	623b      	str	r3, [r7, #32]
}
 8006a16:	bf00      	nop
 8006a18:	bf00      	nop
 8006a1a:	e7fd      	b.n	8006a18 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006a1c:	4b19      	ldr	r3, [pc, #100]	@ (8006a84 <xTimerGenericCommand+0x98>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d02a      	beq.n	8006a7a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	2b05      	cmp	r3, #5
 8006a34:	dc18      	bgt.n	8006a68 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a36:	f7ff fd95 	bl	8006564 <xTaskGetSchedulerState>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d109      	bne.n	8006a54 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a40:	4b10      	ldr	r3, [pc, #64]	@ (8006a84 <xTimerGenericCommand+0x98>)
 8006a42:	6818      	ldr	r0, [r3, #0]
 8006a44:	f107 0110 	add.w	r1, r7, #16
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a4c:	f7fe f996 	bl	8004d7c <xQueueGenericSend>
 8006a50:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a52:	e012      	b.n	8006a7a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a54:	4b0b      	ldr	r3, [pc, #44]	@ (8006a84 <xTimerGenericCommand+0x98>)
 8006a56:	6818      	ldr	r0, [r3, #0]
 8006a58:	f107 0110 	add.w	r1, r7, #16
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f7fe f98c 	bl	8004d7c <xQueueGenericSend>
 8006a64:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a66:	e008      	b.n	8006a7a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a68:	4b06      	ldr	r3, [pc, #24]	@ (8006a84 <xTimerGenericCommand+0x98>)
 8006a6a:	6818      	ldr	r0, [r3, #0]
 8006a6c:	f107 0110 	add.w	r1, r7, #16
 8006a70:	2300      	movs	r3, #0
 8006a72:	683a      	ldr	r2, [r7, #0]
 8006a74:	f7fe fa84 	bl	8004f80 <xQueueGenericSendFromISR>
 8006a78:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3728      	adds	r7, #40	@ 0x28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	20000d84 	.word	0x20000d84

08006a88 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b088      	sub	sp, #32
 8006a8c:	af02      	add	r7, sp, #8
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a92:	4b23      	ldr	r3, [pc, #140]	@ (8006b20 <prvProcessExpiredTimer+0x98>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	3304      	adds	r3, #4
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f7fd ff43 	bl	800492c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006aac:	f003 0304 	and.w	r3, r3, #4
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d023      	beq.n	8006afc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	699a      	ldr	r2, [r3, #24]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	18d1      	adds	r1, r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	683a      	ldr	r2, [r7, #0]
 8006ac0:	6978      	ldr	r0, [r7, #20]
 8006ac2:	f000 f8d5 	bl	8006c70 <prvInsertTimerInActiveList>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d020      	beq.n	8006b0e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006acc:	2300      	movs	r3, #0
 8006ace:	9300      	str	r3, [sp, #0]
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	6978      	ldr	r0, [r7, #20]
 8006ad8:	f7ff ff88 	bl	80069ec <xTimerGenericCommand>
 8006adc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d114      	bne.n	8006b0e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae8:	f383 8811 	msr	BASEPRI, r3
 8006aec:	f3bf 8f6f 	isb	sy
 8006af0:	f3bf 8f4f 	dsb	sy
 8006af4:	60fb      	str	r3, [r7, #12]
}
 8006af6:	bf00      	nop
 8006af8:	bf00      	nop
 8006afa:	e7fd      	b.n	8006af8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b02:	f023 0301 	bic.w	r3, r3, #1
 8006b06:	b2da      	uxtb	r2, r3
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	6a1b      	ldr	r3, [r3, #32]
 8006b12:	6978      	ldr	r0, [r7, #20]
 8006b14:	4798      	blx	r3
}
 8006b16:	bf00      	nop
 8006b18:	3718      	adds	r7, #24
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	20000d7c 	.word	0x20000d7c

08006b24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b2c:	f107 0308 	add.w	r3, r7, #8
 8006b30:	4618      	mov	r0, r3
 8006b32:	f000 f859 	bl	8006be8 <prvGetNextExpireTime>
 8006b36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	68f8      	ldr	r0, [r7, #12]
 8006b3e:	f000 f805 	bl	8006b4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b42:	f000 f8d7 	bl	8006cf4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b46:	bf00      	nop
 8006b48:	e7f0      	b.n	8006b2c <prvTimerTask+0x8>
	...

08006b4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006b56:	f7ff f86d 	bl	8005c34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b5a:	f107 0308 	add.w	r3, r7, #8
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 f866 	bl	8006c30 <prvSampleTimeNow>
 8006b64:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d130      	bne.n	8006bce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d10a      	bne.n	8006b88 <prvProcessTimerOrBlockTask+0x3c>
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d806      	bhi.n	8006b88 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006b7a:	f7ff f869 	bl	8005c50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b7e:	68f9      	ldr	r1, [r7, #12]
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f7ff ff81 	bl	8006a88 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006b86:	e024      	b.n	8006bd2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d008      	beq.n	8006ba0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b8e:	4b13      	ldr	r3, [pc, #76]	@ (8006bdc <prvProcessTimerOrBlockTask+0x90>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d101      	bne.n	8006b9c <prvProcessTimerOrBlockTask+0x50>
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e000      	b.n	8006b9e <prvProcessTimerOrBlockTask+0x52>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8006be0 <prvProcessTimerOrBlockTask+0x94>)
 8006ba2:	6818      	ldr	r0, [r3, #0]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	1ad3      	subs	r3, r2, r3
 8006baa:	683a      	ldr	r2, [r7, #0]
 8006bac:	4619      	mov	r1, r3
 8006bae:	f7fe fdc9 	bl	8005744 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006bb2:	f7ff f84d 	bl	8005c50 <xTaskResumeAll>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d10a      	bne.n	8006bd2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006bbc:	4b09      	ldr	r3, [pc, #36]	@ (8006be4 <prvProcessTimerOrBlockTask+0x98>)
 8006bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bc2:	601a      	str	r2, [r3, #0]
 8006bc4:	f3bf 8f4f 	dsb	sy
 8006bc8:	f3bf 8f6f 	isb	sy
}
 8006bcc:	e001      	b.n	8006bd2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006bce:	f7ff f83f 	bl	8005c50 <xTaskResumeAll>
}
 8006bd2:	bf00      	nop
 8006bd4:	3710      	adds	r7, #16
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	20000d80 	.word	0x20000d80
 8006be0:	20000d84 	.word	0x20000d84
 8006be4:	e000ed04 	.word	0xe000ed04

08006be8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006be8:	b480      	push	{r7}
 8006bea:	b085      	sub	sp, #20
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8006c2c <prvGetNextExpireTime+0x44>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d101      	bne.n	8006bfe <prvGetNextExpireTime+0x16>
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	e000      	b.n	8006c00 <prvGetNextExpireTime+0x18>
 8006bfe:	2200      	movs	r2, #0
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d105      	bne.n	8006c18 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c0c:	4b07      	ldr	r3, [pc, #28]	@ (8006c2c <prvGetNextExpireTime+0x44>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	60fb      	str	r3, [r7, #12]
 8006c16:	e001      	b.n	8006c1c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3714      	adds	r7, #20
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	20000d7c 	.word	0x20000d7c

08006c30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c38:	f7ff f8a8 	bl	8005d8c <xTaskGetTickCount>
 8006c3c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c6c <prvSampleTimeNow+0x3c>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68fa      	ldr	r2, [r7, #12]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d205      	bcs.n	8006c54 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006c48:	f000 f93a 	bl	8006ec0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	601a      	str	r2, [r3, #0]
 8006c52:	e002      	b.n	8006c5a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006c5a:	4a04      	ldr	r2, [pc, #16]	@ (8006c6c <prvSampleTimeNow+0x3c>)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c60:	68fb      	ldr	r3, [r7, #12]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	20000d8c 	.word	0x20000d8c

08006c70 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
 8006c7c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	68ba      	ldr	r2, [r7, #8]
 8006c86:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	68fa      	ldr	r2, [r7, #12]
 8006c8c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d812      	bhi.n	8006cbc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	1ad2      	subs	r2, r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d302      	bcc.n	8006caa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	617b      	str	r3, [r7, #20]
 8006ca8:	e01b      	b.n	8006ce2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006caa:	4b10      	ldr	r3, [pc, #64]	@ (8006cec <prvInsertTimerInActiveList+0x7c>)
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	3304      	adds	r3, #4
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	f7fd fe00 	bl	80048ba <vListInsert>
 8006cba:	e012      	b.n	8006ce2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d206      	bcs.n	8006cd2 <prvInsertTimerInActiveList+0x62>
 8006cc4:	68ba      	ldr	r2, [r7, #8]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d302      	bcc.n	8006cd2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	617b      	str	r3, [r7, #20]
 8006cd0:	e007      	b.n	8006ce2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006cd2:	4b07      	ldr	r3, [pc, #28]	@ (8006cf0 <prvInsertTimerInActiveList+0x80>)
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	3304      	adds	r3, #4
 8006cda:	4619      	mov	r1, r3
 8006cdc:	4610      	mov	r0, r2
 8006cde:	f7fd fdec 	bl	80048ba <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006ce2:	697b      	ldr	r3, [r7, #20]
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3718      	adds	r7, #24
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	20000d80 	.word	0x20000d80
 8006cf0:	20000d7c 	.word	0x20000d7c

08006cf4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b08e      	sub	sp, #56	@ 0x38
 8006cf8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006cfa:	e0ce      	b.n	8006e9a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	da19      	bge.n	8006d36 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d02:	1d3b      	adds	r3, r7, #4
 8006d04:	3304      	adds	r3, #4
 8006d06:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10b      	bne.n	8006d26 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	61fb      	str	r3, [r7, #28]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d2c:	6850      	ldr	r0, [r2, #4]
 8006d2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d30:	6892      	ldr	r2, [r2, #8]
 8006d32:	4611      	mov	r1, r2
 8006d34:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f2c0 80ae 	blt.w	8006e9a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d004      	beq.n	8006d54 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d4c:	3304      	adds	r3, #4
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7fd fdec 	bl	800492c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d54:	463b      	mov	r3, r7
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7ff ff6a 	bl	8006c30 <prvSampleTimeNow>
 8006d5c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2b09      	cmp	r3, #9
 8006d62:	f200 8097 	bhi.w	8006e94 <prvProcessReceivedCommands+0x1a0>
 8006d66:	a201      	add	r2, pc, #4	@ (adr r2, 8006d6c <prvProcessReceivedCommands+0x78>)
 8006d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6c:	08006d95 	.word	0x08006d95
 8006d70:	08006d95 	.word	0x08006d95
 8006d74:	08006d95 	.word	0x08006d95
 8006d78:	08006e0b 	.word	0x08006e0b
 8006d7c:	08006e1f 	.word	0x08006e1f
 8006d80:	08006e6b 	.word	0x08006e6b
 8006d84:	08006d95 	.word	0x08006d95
 8006d88:	08006d95 	.word	0x08006d95
 8006d8c:	08006e0b 	.word	0x08006e0b
 8006d90:	08006e1f 	.word	0x08006e1f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d9a:	f043 0301 	orr.w	r3, r3, #1
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006da6:	68ba      	ldr	r2, [r7, #8]
 8006da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	18d1      	adds	r1, r2, r3
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006db4:	f7ff ff5c 	bl	8006c70 <prvInsertTimerInActiveList>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d06c      	beq.n	8006e98 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dc4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dcc:	f003 0304 	and.w	r3, r3, #4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d061      	beq.n	8006e98 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006dd4:	68ba      	ldr	r2, [r7, #8]
 8006dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	441a      	add	r2, r3
 8006ddc:	2300      	movs	r3, #0
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	2300      	movs	r3, #0
 8006de2:	2100      	movs	r1, #0
 8006de4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006de6:	f7ff fe01 	bl	80069ec <xTimerGenericCommand>
 8006dea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d152      	bne.n	8006e98 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	61bb      	str	r3, [r7, #24]
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	e7fd      	b.n	8006e06 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e10:	f023 0301 	bic.w	r3, r3, #1
 8006e14:	b2da      	uxtb	r2, r3
 8006e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e18:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e1c:	e03d      	b.n	8006e9a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e24:	f043 0301 	orr.w	r3, r3, #1
 8006e28:	b2da      	uxtb	r2, r3
 8006e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e30:	68ba      	ldr	r2, [r7, #8]
 8006e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e34:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d10b      	bne.n	8006e56 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e42:	f383 8811 	msr	BASEPRI, r3
 8006e46:	f3bf 8f6f 	isb	sy
 8006e4a:	f3bf 8f4f 	dsb	sy
 8006e4e:	617b      	str	r3, [r7, #20]
}
 8006e50:	bf00      	nop
 8006e52:	bf00      	nop
 8006e54:	e7fd      	b.n	8006e52 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e58:	699a      	ldr	r2, [r3, #24]
 8006e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5c:	18d1      	adds	r1, r2, r3
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e64:	f7ff ff04 	bl	8006c70 <prvInsertTimerInActiveList>
					break;
 8006e68:	e017      	b.n	8006e9a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e70:	f003 0302 	and.w	r3, r3, #2
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d103      	bne.n	8006e80 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006e78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e7a:	f000 fc05 	bl	8007688 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006e7e:	e00c      	b.n	8006e9a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e86:	f023 0301 	bic.w	r3, r3, #1
 8006e8a:	b2da      	uxtb	r2, r3
 8006e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e92:	e002      	b.n	8006e9a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006e94:	bf00      	nop
 8006e96:	e000      	b.n	8006e9a <prvProcessReceivedCommands+0x1a6>
					break;
 8006e98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e9a:	4b08      	ldr	r3, [pc, #32]	@ (8006ebc <prvProcessReceivedCommands+0x1c8>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	1d39      	adds	r1, r7, #4
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7fe f90a 	bl	80050bc <xQueueReceive>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f47f af26 	bne.w	8006cfc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006eb0:	bf00      	nop
 8006eb2:	bf00      	nop
 8006eb4:	3730      	adds	r7, #48	@ 0x30
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	20000d84 	.word	0x20000d84

08006ec0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b088      	sub	sp, #32
 8006ec4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ec6:	e049      	b.n	8006f5c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8006f84 <prvSwitchTimerLists+0xc4>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ed2:	4b2c      	ldr	r3, [pc, #176]	@ (8006f84 <prvSwitchTimerLists+0xc4>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	68db      	ldr	r3, [r3, #12]
 8006eda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	3304      	adds	r3, #4
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f7fd fd23 	bl	800492c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	6a1b      	ldr	r3, [r3, #32]
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ef4:	f003 0304 	and.w	r3, r3, #4
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d02f      	beq.n	8006f5c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	699b      	ldr	r3, [r3, #24]
 8006f00:	693a      	ldr	r2, [r7, #16]
 8006f02:	4413      	add	r3, r2
 8006f04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f06:	68ba      	ldr	r2, [r7, #8]
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d90e      	bls.n	8006f2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	68ba      	ldr	r2, [r7, #8]
 8006f12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8006f84 <prvSwitchTimerLists+0xc4>)
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	3304      	adds	r3, #4
 8006f22:	4619      	mov	r1, r3
 8006f24:	4610      	mov	r0, r2
 8006f26:	f7fd fcc8 	bl	80048ba <vListInsert>
 8006f2a:	e017      	b.n	8006f5c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	2300      	movs	r3, #0
 8006f32:	693a      	ldr	r2, [r7, #16]
 8006f34:	2100      	movs	r1, #0
 8006f36:	68f8      	ldr	r0, [r7, #12]
 8006f38:	f7ff fd58 	bl	80069ec <xTimerGenericCommand>
 8006f3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10b      	bne.n	8006f5c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f48:	f383 8811 	msr	BASEPRI, r3
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f3bf 8f4f 	dsb	sy
 8006f54:	603b      	str	r3, [r7, #0]
}
 8006f56:	bf00      	nop
 8006f58:	bf00      	nop
 8006f5a:	e7fd      	b.n	8006f58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f5c:	4b09      	ldr	r3, [pc, #36]	@ (8006f84 <prvSwitchTimerLists+0xc4>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1b0      	bne.n	8006ec8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f66:	4b07      	ldr	r3, [pc, #28]	@ (8006f84 <prvSwitchTimerLists+0xc4>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f6c:	4b06      	ldr	r3, [pc, #24]	@ (8006f88 <prvSwitchTimerLists+0xc8>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a04      	ldr	r2, [pc, #16]	@ (8006f84 <prvSwitchTimerLists+0xc4>)
 8006f72:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006f74:	4a04      	ldr	r2, [pc, #16]	@ (8006f88 <prvSwitchTimerLists+0xc8>)
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	6013      	str	r3, [r2, #0]
}
 8006f7a:	bf00      	nop
 8006f7c:	3718      	adds	r7, #24
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	20000d7c 	.word	0x20000d7c
 8006f88:	20000d80 	.word	0x20000d80

08006f8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006f92:	f000 f989 	bl	80072a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006f96:	4b15      	ldr	r3, [pc, #84]	@ (8006fec <prvCheckForValidListAndQueue+0x60>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d120      	bne.n	8006fe0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006f9e:	4814      	ldr	r0, [pc, #80]	@ (8006ff0 <prvCheckForValidListAndQueue+0x64>)
 8006fa0:	f7fd fc3a 	bl	8004818 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006fa4:	4813      	ldr	r0, [pc, #76]	@ (8006ff4 <prvCheckForValidListAndQueue+0x68>)
 8006fa6:	f7fd fc37 	bl	8004818 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006faa:	4b13      	ldr	r3, [pc, #76]	@ (8006ff8 <prvCheckForValidListAndQueue+0x6c>)
 8006fac:	4a10      	ldr	r2, [pc, #64]	@ (8006ff0 <prvCheckForValidListAndQueue+0x64>)
 8006fae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006fb0:	4b12      	ldr	r3, [pc, #72]	@ (8006ffc <prvCheckForValidListAndQueue+0x70>)
 8006fb2:	4a10      	ldr	r2, [pc, #64]	@ (8006ff4 <prvCheckForValidListAndQueue+0x68>)
 8006fb4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	4b11      	ldr	r3, [pc, #68]	@ (8007000 <prvCheckForValidListAndQueue+0x74>)
 8006fbc:	4a11      	ldr	r2, [pc, #68]	@ (8007004 <prvCheckForValidListAndQueue+0x78>)
 8006fbe:	2110      	movs	r1, #16
 8006fc0:	200a      	movs	r0, #10
 8006fc2:	f7fd fd47 	bl	8004a54 <xQueueGenericCreateStatic>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	4a08      	ldr	r2, [pc, #32]	@ (8006fec <prvCheckForValidListAndQueue+0x60>)
 8006fca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006fcc:	4b07      	ldr	r3, [pc, #28]	@ (8006fec <prvCheckForValidListAndQueue+0x60>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d005      	beq.n	8006fe0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006fd4:	4b05      	ldr	r3, [pc, #20]	@ (8006fec <prvCheckForValidListAndQueue+0x60>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	490b      	ldr	r1, [pc, #44]	@ (8007008 <prvCheckForValidListAndQueue+0x7c>)
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fe fb88 	bl	80056f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006fe0:	f000 f994 	bl	800730c <vPortExitCritical>
}
 8006fe4:	bf00      	nop
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	20000d84 	.word	0x20000d84
 8006ff0:	20000d54 	.word	0x20000d54
 8006ff4:	20000d68 	.word	0x20000d68
 8006ff8:	20000d7c 	.word	0x20000d7c
 8006ffc:	20000d80 	.word	0x20000d80
 8007000:	20000e30 	.word	0x20000e30
 8007004:	20000d90 	.word	0x20000d90
 8007008:	08008384 	.word	0x08008384

0800700c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800700c:	b580      	push	{r7, lr}
 800700e:	b08a      	sub	sp, #40	@ 0x28
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]
 8007018:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800701a:	f06f 0301 	mvn.w	r3, #1
 800701e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800702c:	4b06      	ldr	r3, [pc, #24]	@ (8007048 <xTimerPendFunctionCallFromISR+0x3c>)
 800702e:	6818      	ldr	r0, [r3, #0]
 8007030:	f107 0114 	add.w	r1, r7, #20
 8007034:	2300      	movs	r3, #0
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	f7fd ffa2 	bl	8004f80 <xQueueGenericSendFromISR>
 800703c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800703e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007040:	4618      	mov	r0, r3
 8007042:	3728      	adds	r7, #40	@ 0x28
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	20000d84 	.word	0x20000d84

0800704c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800704c:	b480      	push	{r7}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	3b04      	subs	r3, #4
 800705c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007064:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	3b04      	subs	r3, #4
 800706a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	f023 0201 	bic.w	r2, r3, #1
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	3b04      	subs	r3, #4
 800707a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800707c:	4a0c      	ldr	r2, [pc, #48]	@ (80070b0 <pxPortInitialiseStack+0x64>)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	3b14      	subs	r3, #20
 8007086:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	3b04      	subs	r3, #4
 8007092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f06f 0202 	mvn.w	r2, #2
 800709a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	3b20      	subs	r3, #32
 80070a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80070a2:	68fb      	ldr	r3, [r7, #12]
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3714      	adds	r7, #20
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr
 80070b0:	080070b5 	.word	0x080070b5

080070b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80070ba:	2300      	movs	r3, #0
 80070bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80070be:	4b13      	ldr	r3, [pc, #76]	@ (800710c <prvTaskExitError+0x58>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070c6:	d00b      	beq.n	80070e0 <prvTaskExitError+0x2c>
	__asm volatile
 80070c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070cc:	f383 8811 	msr	BASEPRI, r3
 80070d0:	f3bf 8f6f 	isb	sy
 80070d4:	f3bf 8f4f 	dsb	sy
 80070d8:	60fb      	str	r3, [r7, #12]
}
 80070da:	bf00      	nop
 80070dc:	bf00      	nop
 80070de:	e7fd      	b.n	80070dc <prvTaskExitError+0x28>
	__asm volatile
 80070e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	60bb      	str	r3, [r7, #8]
}
 80070f2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80070f4:	bf00      	nop
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d0fc      	beq.n	80070f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80070fc:	bf00      	nop
 80070fe:	bf00      	nop
 8007100:	3714      	adds	r7, #20
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	20000024 	.word	0x20000024

08007110 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007110:	4b07      	ldr	r3, [pc, #28]	@ (8007130 <pxCurrentTCBConst2>)
 8007112:	6819      	ldr	r1, [r3, #0]
 8007114:	6808      	ldr	r0, [r1, #0]
 8007116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800711a:	f380 8809 	msr	PSP, r0
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f04f 0000 	mov.w	r0, #0
 8007126:	f380 8811 	msr	BASEPRI, r0
 800712a:	4770      	bx	lr
 800712c:	f3af 8000 	nop.w

08007130 <pxCurrentTCBConst2>:
 8007130:	20000854 	.word	0x20000854
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007134:	bf00      	nop
 8007136:	bf00      	nop

08007138 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007138:	4808      	ldr	r0, [pc, #32]	@ (800715c <prvPortStartFirstTask+0x24>)
 800713a:	6800      	ldr	r0, [r0, #0]
 800713c:	6800      	ldr	r0, [r0, #0]
 800713e:	f380 8808 	msr	MSP, r0
 8007142:	f04f 0000 	mov.w	r0, #0
 8007146:	f380 8814 	msr	CONTROL, r0
 800714a:	b662      	cpsie	i
 800714c:	b661      	cpsie	f
 800714e:	f3bf 8f4f 	dsb	sy
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	df00      	svc	0
 8007158:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800715a:	bf00      	nop
 800715c:	e000ed08 	.word	0xe000ed08

08007160 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007166:	4b47      	ldr	r3, [pc, #284]	@ (8007284 <xPortStartScheduler+0x124>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a47      	ldr	r2, [pc, #284]	@ (8007288 <xPortStartScheduler+0x128>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d10b      	bne.n	8007188 <xPortStartScheduler+0x28>
	__asm volatile
 8007170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007174:	f383 8811 	msr	BASEPRI, r3
 8007178:	f3bf 8f6f 	isb	sy
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	60fb      	str	r3, [r7, #12]
}
 8007182:	bf00      	nop
 8007184:	bf00      	nop
 8007186:	e7fd      	b.n	8007184 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007188:	4b3e      	ldr	r3, [pc, #248]	@ (8007284 <xPortStartScheduler+0x124>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a3f      	ldr	r2, [pc, #252]	@ (800728c <xPortStartScheduler+0x12c>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d10b      	bne.n	80071aa <xPortStartScheduler+0x4a>
	__asm volatile
 8007192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007196:	f383 8811 	msr	BASEPRI, r3
 800719a:	f3bf 8f6f 	isb	sy
 800719e:	f3bf 8f4f 	dsb	sy
 80071a2:	613b      	str	r3, [r7, #16]
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop
 80071a8:	e7fd      	b.n	80071a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80071aa:	4b39      	ldr	r3, [pc, #228]	@ (8007290 <xPortStartScheduler+0x130>)
 80071ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	22ff      	movs	r2, #255	@ 0xff
 80071ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80071c4:	78fb      	ldrb	r3, [r7, #3]
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	4b31      	ldr	r3, [pc, #196]	@ (8007294 <xPortStartScheduler+0x134>)
 80071d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80071d2:	4b31      	ldr	r3, [pc, #196]	@ (8007298 <xPortStartScheduler+0x138>)
 80071d4:	2207      	movs	r2, #7
 80071d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071d8:	e009      	b.n	80071ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80071da:	4b2f      	ldr	r3, [pc, #188]	@ (8007298 <xPortStartScheduler+0x138>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3b01      	subs	r3, #1
 80071e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007298 <xPortStartScheduler+0x138>)
 80071e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80071e4:	78fb      	ldrb	r3, [r7, #3]
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	005b      	lsls	r3, r3, #1
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071ee:	78fb      	ldrb	r3, [r7, #3]
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071f6:	2b80      	cmp	r3, #128	@ 0x80
 80071f8:	d0ef      	beq.n	80071da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80071fa:	4b27      	ldr	r3, [pc, #156]	@ (8007298 <xPortStartScheduler+0x138>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f1c3 0307 	rsb	r3, r3, #7
 8007202:	2b04      	cmp	r3, #4
 8007204:	d00b      	beq.n	800721e <xPortStartScheduler+0xbe>
	__asm volatile
 8007206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720a:	f383 8811 	msr	BASEPRI, r3
 800720e:	f3bf 8f6f 	isb	sy
 8007212:	f3bf 8f4f 	dsb	sy
 8007216:	60bb      	str	r3, [r7, #8]
}
 8007218:	bf00      	nop
 800721a:	bf00      	nop
 800721c:	e7fd      	b.n	800721a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800721e:	4b1e      	ldr	r3, [pc, #120]	@ (8007298 <xPortStartScheduler+0x138>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	021b      	lsls	r3, r3, #8
 8007224:	4a1c      	ldr	r2, [pc, #112]	@ (8007298 <xPortStartScheduler+0x138>)
 8007226:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007228:	4b1b      	ldr	r3, [pc, #108]	@ (8007298 <xPortStartScheduler+0x138>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007230:	4a19      	ldr	r2, [pc, #100]	@ (8007298 <xPortStartScheduler+0x138>)
 8007232:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	b2da      	uxtb	r2, r3
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800723c:	4b17      	ldr	r3, [pc, #92]	@ (800729c <xPortStartScheduler+0x13c>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a16      	ldr	r2, [pc, #88]	@ (800729c <xPortStartScheduler+0x13c>)
 8007242:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007246:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007248:	4b14      	ldr	r3, [pc, #80]	@ (800729c <xPortStartScheduler+0x13c>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a13      	ldr	r2, [pc, #76]	@ (800729c <xPortStartScheduler+0x13c>)
 800724e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007252:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007254:	f000 f8da 	bl	800740c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007258:	4b11      	ldr	r3, [pc, #68]	@ (80072a0 <xPortStartScheduler+0x140>)
 800725a:	2200      	movs	r2, #0
 800725c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800725e:	f000 f8f9 	bl	8007454 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007262:	4b10      	ldr	r3, [pc, #64]	@ (80072a4 <xPortStartScheduler+0x144>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a0f      	ldr	r2, [pc, #60]	@ (80072a4 <xPortStartScheduler+0x144>)
 8007268:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800726c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800726e:	f7ff ff63 	bl	8007138 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007272:	f7fe fe55 	bl	8005f20 <vTaskSwitchContext>
	prvTaskExitError();
 8007276:	f7ff ff1d 	bl	80070b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3718      	adds	r7, #24
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	e000ed00 	.word	0xe000ed00
 8007288:	410fc271 	.word	0x410fc271
 800728c:	410fc270 	.word	0x410fc270
 8007290:	e000e400 	.word	0xe000e400
 8007294:	20000e80 	.word	0x20000e80
 8007298:	20000e84 	.word	0x20000e84
 800729c:	e000ed20 	.word	0xe000ed20
 80072a0:	20000024 	.word	0x20000024
 80072a4:	e000ef34 	.word	0xe000ef34

080072a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
	__asm volatile
 80072ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b2:	f383 8811 	msr	BASEPRI, r3
 80072b6:	f3bf 8f6f 	isb	sy
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	607b      	str	r3, [r7, #4]
}
 80072c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80072c2:	4b10      	ldr	r3, [pc, #64]	@ (8007304 <vPortEnterCritical+0x5c>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	3301      	adds	r3, #1
 80072c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007304 <vPortEnterCritical+0x5c>)
 80072ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80072cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007304 <vPortEnterCritical+0x5c>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d110      	bne.n	80072f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80072d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007308 <vPortEnterCritical+0x60>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00b      	beq.n	80072f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e2:	f383 8811 	msr	BASEPRI, r3
 80072e6:	f3bf 8f6f 	isb	sy
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	603b      	str	r3, [r7, #0]
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	e7fd      	b.n	80072f2 <vPortEnterCritical+0x4a>
	}
}
 80072f6:	bf00      	nop
 80072f8:	370c      	adds	r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	20000024 	.word	0x20000024
 8007308:	e000ed04 	.word	0xe000ed04

0800730c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007312:	4b12      	ldr	r3, [pc, #72]	@ (800735c <vPortExitCritical+0x50>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10b      	bne.n	8007332 <vPortExitCritical+0x26>
	__asm volatile
 800731a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731e:	f383 8811 	msr	BASEPRI, r3
 8007322:	f3bf 8f6f 	isb	sy
 8007326:	f3bf 8f4f 	dsb	sy
 800732a:	607b      	str	r3, [r7, #4]
}
 800732c:	bf00      	nop
 800732e:	bf00      	nop
 8007330:	e7fd      	b.n	800732e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007332:	4b0a      	ldr	r3, [pc, #40]	@ (800735c <vPortExitCritical+0x50>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3b01      	subs	r3, #1
 8007338:	4a08      	ldr	r2, [pc, #32]	@ (800735c <vPortExitCritical+0x50>)
 800733a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800733c:	4b07      	ldr	r3, [pc, #28]	@ (800735c <vPortExitCritical+0x50>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d105      	bne.n	8007350 <vPortExitCritical+0x44>
 8007344:	2300      	movs	r3, #0
 8007346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f383 8811 	msr	BASEPRI, r3
}
 800734e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	20000024 	.word	0x20000024

08007360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007360:	f3ef 8009 	mrs	r0, PSP
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	4b15      	ldr	r3, [pc, #84]	@ (80073c0 <pxCurrentTCBConst>)
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	f01e 0f10 	tst.w	lr, #16
 8007370:	bf08      	it	eq
 8007372:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007376:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800737a:	6010      	str	r0, [r2, #0]
 800737c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007380:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007384:	f380 8811 	msr	BASEPRI, r0
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	f7fe fdc6 	bl	8005f20 <vTaskSwitchContext>
 8007394:	f04f 0000 	mov.w	r0, #0
 8007398:	f380 8811 	msr	BASEPRI, r0
 800739c:	bc09      	pop	{r0, r3}
 800739e:	6819      	ldr	r1, [r3, #0]
 80073a0:	6808      	ldr	r0, [r1, #0]
 80073a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a6:	f01e 0f10 	tst.w	lr, #16
 80073aa:	bf08      	it	eq
 80073ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80073b0:	f380 8809 	msr	PSP, r0
 80073b4:	f3bf 8f6f 	isb	sy
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	f3af 8000 	nop.w

080073c0 <pxCurrentTCBConst>:
 80073c0:	20000854 	.word	0x20000854
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop

080073c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
	__asm volatile
 80073ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d2:	f383 8811 	msr	BASEPRI, r3
 80073d6:	f3bf 8f6f 	isb	sy
 80073da:	f3bf 8f4f 	dsb	sy
 80073de:	607b      	str	r3, [r7, #4]
}
 80073e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80073e2:	f7fe fce3 	bl	8005dac <xTaskIncrementTick>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d003      	beq.n	80073f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80073ec:	4b06      	ldr	r3, [pc, #24]	@ (8007408 <xPortSysTickHandler+0x40>)
 80073ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	2300      	movs	r3, #0
 80073f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	f383 8811 	msr	BASEPRI, r3
}
 80073fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007400:	bf00      	nop
 8007402:	3708      	adds	r7, #8
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	e000ed04 	.word	0xe000ed04

0800740c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800740c:	b480      	push	{r7}
 800740e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007410:	4b0b      	ldr	r3, [pc, #44]	@ (8007440 <vPortSetupTimerInterrupt+0x34>)
 8007412:	2200      	movs	r2, #0
 8007414:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007416:	4b0b      	ldr	r3, [pc, #44]	@ (8007444 <vPortSetupTimerInterrupt+0x38>)
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800741c:	4b0a      	ldr	r3, [pc, #40]	@ (8007448 <vPortSetupTimerInterrupt+0x3c>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a0a      	ldr	r2, [pc, #40]	@ (800744c <vPortSetupTimerInterrupt+0x40>)
 8007422:	fba2 2303 	umull	r2, r3, r2, r3
 8007426:	099b      	lsrs	r3, r3, #6
 8007428:	4a09      	ldr	r2, [pc, #36]	@ (8007450 <vPortSetupTimerInterrupt+0x44>)
 800742a:	3b01      	subs	r3, #1
 800742c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800742e:	4b04      	ldr	r3, [pc, #16]	@ (8007440 <vPortSetupTimerInterrupt+0x34>)
 8007430:	2207      	movs	r2, #7
 8007432:	601a      	str	r2, [r3, #0]
}
 8007434:	bf00      	nop
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	e000e010 	.word	0xe000e010
 8007444:	e000e018 	.word	0xe000e018
 8007448:	20000018 	.word	0x20000018
 800744c:	10624dd3 	.word	0x10624dd3
 8007450:	e000e014 	.word	0xe000e014

08007454 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007454:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007464 <vPortEnableVFP+0x10>
 8007458:	6801      	ldr	r1, [r0, #0]
 800745a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800745e:	6001      	str	r1, [r0, #0]
 8007460:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007462:	bf00      	nop
 8007464:	e000ed88 	.word	0xe000ed88

08007468 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800746e:	f3ef 8305 	mrs	r3, IPSR
 8007472:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2b0f      	cmp	r3, #15
 8007478:	d915      	bls.n	80074a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800747a:	4a18      	ldr	r2, [pc, #96]	@ (80074dc <vPortValidateInterruptPriority+0x74>)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	4413      	add	r3, r2
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007484:	4b16      	ldr	r3, [pc, #88]	@ (80074e0 <vPortValidateInterruptPriority+0x78>)
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	7afa      	ldrb	r2, [r7, #11]
 800748a:	429a      	cmp	r2, r3
 800748c:	d20b      	bcs.n	80074a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800748e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007492:	f383 8811 	msr	BASEPRI, r3
 8007496:	f3bf 8f6f 	isb	sy
 800749a:	f3bf 8f4f 	dsb	sy
 800749e:	607b      	str	r3, [r7, #4]
}
 80074a0:	bf00      	nop
 80074a2:	bf00      	nop
 80074a4:	e7fd      	b.n	80074a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80074a6:	4b0f      	ldr	r3, [pc, #60]	@ (80074e4 <vPortValidateInterruptPriority+0x7c>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80074ae:	4b0e      	ldr	r3, [pc, #56]	@ (80074e8 <vPortValidateInterruptPriority+0x80>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d90b      	bls.n	80074ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	603b      	str	r3, [r7, #0]
}
 80074c8:	bf00      	nop
 80074ca:	bf00      	nop
 80074cc:	e7fd      	b.n	80074ca <vPortValidateInterruptPriority+0x62>
	}
 80074ce:	bf00      	nop
 80074d0:	3714      	adds	r7, #20
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr
 80074da:	bf00      	nop
 80074dc:	e000e3f0 	.word	0xe000e3f0
 80074e0:	20000e80 	.word	0x20000e80
 80074e4:	e000ed0c 	.word	0xe000ed0c
 80074e8:	20000e84 	.word	0x20000e84

080074ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b08a      	sub	sp, #40	@ 0x28
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80074f4:	2300      	movs	r3, #0
 80074f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80074f8:	f7fe fb9c 	bl	8005c34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80074fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007670 <pvPortMalloc+0x184>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007504:	f000 f924 	bl	8007750 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007508:	4b5a      	ldr	r3, [pc, #360]	@ (8007674 <pvPortMalloc+0x188>)
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4013      	ands	r3, r2
 8007510:	2b00      	cmp	r3, #0
 8007512:	f040 8095 	bne.w	8007640 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01e      	beq.n	800755a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800751c:	2208      	movs	r2, #8
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4413      	add	r3, r2
 8007522:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f003 0307 	and.w	r3, r3, #7
 800752a:	2b00      	cmp	r3, #0
 800752c:	d015      	beq.n	800755a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f023 0307 	bic.w	r3, r3, #7
 8007534:	3308      	adds	r3, #8
 8007536:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f003 0307 	and.w	r3, r3, #7
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00b      	beq.n	800755a <pvPortMalloc+0x6e>
	__asm volatile
 8007542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007546:	f383 8811 	msr	BASEPRI, r3
 800754a:	f3bf 8f6f 	isb	sy
 800754e:	f3bf 8f4f 	dsb	sy
 8007552:	617b      	str	r3, [r7, #20]
}
 8007554:	bf00      	nop
 8007556:	bf00      	nop
 8007558:	e7fd      	b.n	8007556 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d06f      	beq.n	8007640 <pvPortMalloc+0x154>
 8007560:	4b45      	ldr	r3, [pc, #276]	@ (8007678 <pvPortMalloc+0x18c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	429a      	cmp	r2, r3
 8007568:	d86a      	bhi.n	8007640 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800756a:	4b44      	ldr	r3, [pc, #272]	@ (800767c <pvPortMalloc+0x190>)
 800756c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800756e:	4b43      	ldr	r3, [pc, #268]	@ (800767c <pvPortMalloc+0x190>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007574:	e004      	b.n	8007580 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007578:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800757a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	429a      	cmp	r2, r3
 8007588:	d903      	bls.n	8007592 <pvPortMalloc+0xa6>
 800758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1f1      	bne.n	8007576 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007592:	4b37      	ldr	r3, [pc, #220]	@ (8007670 <pvPortMalloc+0x184>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007598:	429a      	cmp	r2, r3
 800759a:	d051      	beq.n	8007640 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2208      	movs	r2, #8
 80075a2:	4413      	add	r3, r2
 80075a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80075a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80075ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b0:	685a      	ldr	r2, [r3, #4]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	1ad2      	subs	r2, r2, r3
 80075b6:	2308      	movs	r3, #8
 80075b8:	005b      	lsls	r3, r3, #1
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d920      	bls.n	8007600 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80075be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4413      	add	r3, r2
 80075c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	f003 0307 	and.w	r3, r3, #7
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00b      	beq.n	80075e8 <pvPortMalloc+0xfc>
	__asm volatile
 80075d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d4:	f383 8811 	msr	BASEPRI, r3
 80075d8:	f3bf 8f6f 	isb	sy
 80075dc:	f3bf 8f4f 	dsb	sy
 80075e0:	613b      	str	r3, [r7, #16]
}
 80075e2:	bf00      	nop
 80075e4:	bf00      	nop
 80075e6:	e7fd      	b.n	80075e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80075e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ea:	685a      	ldr	r2, [r3, #4]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	1ad2      	subs	r2, r2, r3
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80075f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80075fa:	69b8      	ldr	r0, [r7, #24]
 80075fc:	f000 f90a 	bl	8007814 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007600:	4b1d      	ldr	r3, [pc, #116]	@ (8007678 <pvPortMalloc+0x18c>)
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	4a1b      	ldr	r2, [pc, #108]	@ (8007678 <pvPortMalloc+0x18c>)
 800760c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800760e:	4b1a      	ldr	r3, [pc, #104]	@ (8007678 <pvPortMalloc+0x18c>)
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	4b1b      	ldr	r3, [pc, #108]	@ (8007680 <pvPortMalloc+0x194>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	429a      	cmp	r2, r3
 8007618:	d203      	bcs.n	8007622 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800761a:	4b17      	ldr	r3, [pc, #92]	@ (8007678 <pvPortMalloc+0x18c>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a18      	ldr	r2, [pc, #96]	@ (8007680 <pvPortMalloc+0x194>)
 8007620:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007624:	685a      	ldr	r2, [r3, #4]
 8007626:	4b13      	ldr	r3, [pc, #76]	@ (8007674 <pvPortMalloc+0x188>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	431a      	orrs	r2, r3
 800762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007632:	2200      	movs	r2, #0
 8007634:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007636:	4b13      	ldr	r3, [pc, #76]	@ (8007684 <pvPortMalloc+0x198>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	3301      	adds	r3, #1
 800763c:	4a11      	ldr	r2, [pc, #68]	@ (8007684 <pvPortMalloc+0x198>)
 800763e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007640:	f7fe fb06 	bl	8005c50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	f003 0307 	and.w	r3, r3, #7
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00b      	beq.n	8007666 <pvPortMalloc+0x17a>
	__asm volatile
 800764e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007652:	f383 8811 	msr	BASEPRI, r3
 8007656:	f3bf 8f6f 	isb	sy
 800765a:	f3bf 8f4f 	dsb	sy
 800765e:	60fb      	str	r3, [r7, #12]
}
 8007660:	bf00      	nop
 8007662:	bf00      	nop
 8007664:	e7fd      	b.n	8007662 <pvPortMalloc+0x176>
	return pvReturn;
 8007666:	69fb      	ldr	r3, [r7, #28]
}
 8007668:	4618      	mov	r0, r3
 800766a:	3728      	adds	r7, #40	@ 0x28
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}
 8007670:	20004a90 	.word	0x20004a90
 8007674:	20004aa4 	.word	0x20004aa4
 8007678:	20004a94 	.word	0x20004a94
 800767c:	20004a88 	.word	0x20004a88
 8007680:	20004a98 	.word	0x20004a98
 8007684:	20004a9c 	.word	0x20004a9c

08007688 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b086      	sub	sp, #24
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d04f      	beq.n	800773a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800769a:	2308      	movs	r3, #8
 800769c:	425b      	negs	r3, r3
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	4413      	add	r3, r2
 80076a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	685a      	ldr	r2, [r3, #4]
 80076ac:	4b25      	ldr	r3, [pc, #148]	@ (8007744 <vPortFree+0xbc>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4013      	ands	r3, r2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10b      	bne.n	80076ce <vPortFree+0x46>
	__asm volatile
 80076b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ba:	f383 8811 	msr	BASEPRI, r3
 80076be:	f3bf 8f6f 	isb	sy
 80076c2:	f3bf 8f4f 	dsb	sy
 80076c6:	60fb      	str	r3, [r7, #12]
}
 80076c8:	bf00      	nop
 80076ca:	bf00      	nop
 80076cc:	e7fd      	b.n	80076ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00b      	beq.n	80076ee <vPortFree+0x66>
	__asm volatile
 80076d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076da:	f383 8811 	msr	BASEPRI, r3
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f3bf 8f4f 	dsb	sy
 80076e6:	60bb      	str	r3, [r7, #8]
}
 80076e8:	bf00      	nop
 80076ea:	bf00      	nop
 80076ec:	e7fd      	b.n	80076ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	685a      	ldr	r2, [r3, #4]
 80076f2:	4b14      	ldr	r3, [pc, #80]	@ (8007744 <vPortFree+0xbc>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4013      	ands	r3, r2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d01e      	beq.n	800773a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d11a      	bne.n	800773a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	685a      	ldr	r2, [r3, #4]
 8007708:	4b0e      	ldr	r3, [pc, #56]	@ (8007744 <vPortFree+0xbc>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	43db      	mvns	r3, r3
 800770e:	401a      	ands	r2, r3
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007714:	f7fe fa8e 	bl	8005c34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	4b0a      	ldr	r3, [pc, #40]	@ (8007748 <vPortFree+0xc0>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4413      	add	r3, r2
 8007722:	4a09      	ldr	r2, [pc, #36]	@ (8007748 <vPortFree+0xc0>)
 8007724:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007726:	6938      	ldr	r0, [r7, #16]
 8007728:	f000 f874 	bl	8007814 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800772c:	4b07      	ldr	r3, [pc, #28]	@ (800774c <vPortFree+0xc4>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3301      	adds	r3, #1
 8007732:	4a06      	ldr	r2, [pc, #24]	@ (800774c <vPortFree+0xc4>)
 8007734:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007736:	f7fe fa8b 	bl	8005c50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800773a:	bf00      	nop
 800773c:	3718      	adds	r7, #24
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	20004aa4 	.word	0x20004aa4
 8007748:	20004a94 	.word	0x20004a94
 800774c:	20004aa0 	.word	0x20004aa0

08007750 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007756:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800775a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800775c:	4b27      	ldr	r3, [pc, #156]	@ (80077fc <prvHeapInit+0xac>)
 800775e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f003 0307 	and.w	r3, r3, #7
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00c      	beq.n	8007784 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	3307      	adds	r3, #7
 800776e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f023 0307 	bic.w	r3, r3, #7
 8007776:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	4a1f      	ldr	r2, [pc, #124]	@ (80077fc <prvHeapInit+0xac>)
 8007780:	4413      	add	r3, r2
 8007782:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007788:	4a1d      	ldr	r2, [pc, #116]	@ (8007800 <prvHeapInit+0xb0>)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800778e:	4b1c      	ldr	r3, [pc, #112]	@ (8007800 <prvHeapInit+0xb0>)
 8007790:	2200      	movs	r2, #0
 8007792:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	68ba      	ldr	r2, [r7, #8]
 8007798:	4413      	add	r3, r2
 800779a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800779c:	2208      	movs	r2, #8
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	1a9b      	subs	r3, r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0307 	bic.w	r3, r3, #7
 80077aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	4a15      	ldr	r2, [pc, #84]	@ (8007804 <prvHeapInit+0xb4>)
 80077b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80077b2:	4b14      	ldr	r3, [pc, #80]	@ (8007804 <prvHeapInit+0xb4>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2200      	movs	r2, #0
 80077b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80077ba:	4b12      	ldr	r3, [pc, #72]	@ (8007804 <prvHeapInit+0xb4>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2200      	movs	r2, #0
 80077c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	1ad2      	subs	r2, r2, r3
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80077d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007804 <prvHeapInit+0xb4>)
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007808 <prvHeapInit+0xb8>)
 80077de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	4a09      	ldr	r2, [pc, #36]	@ (800780c <prvHeapInit+0xbc>)
 80077e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80077e8:	4b09      	ldr	r3, [pc, #36]	@ (8007810 <prvHeapInit+0xc0>)
 80077ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80077ee:	601a      	str	r2, [r3, #0]
}
 80077f0:	bf00      	nop
 80077f2:	3714      	adds	r7, #20
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr
 80077fc:	20000e88 	.word	0x20000e88
 8007800:	20004a88 	.word	0x20004a88
 8007804:	20004a90 	.word	0x20004a90
 8007808:	20004a98 	.word	0x20004a98
 800780c:	20004a94 	.word	0x20004a94
 8007810:	20004aa4 	.word	0x20004aa4

08007814 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800781c:	4b28      	ldr	r3, [pc, #160]	@ (80078c0 <prvInsertBlockIntoFreeList+0xac>)
 800781e:	60fb      	str	r3, [r7, #12]
 8007820:	e002      	b.n	8007828 <prvInsertBlockIntoFreeList+0x14>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	60fb      	str	r3, [r7, #12]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	429a      	cmp	r2, r3
 8007830:	d8f7      	bhi.n	8007822 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	4413      	add	r3, r2
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	429a      	cmp	r2, r3
 8007842:	d108      	bne.n	8007856 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	685a      	ldr	r2, [r3, #4]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	441a      	add	r2, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	441a      	add	r2, r3
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	429a      	cmp	r2, r3
 8007868:	d118      	bne.n	800789c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	4b15      	ldr	r3, [pc, #84]	@ (80078c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	429a      	cmp	r2, r3
 8007874:	d00d      	beq.n	8007892 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	441a      	add	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	601a      	str	r2, [r3, #0]
 8007890:	e008      	b.n	80078a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007892:	4b0c      	ldr	r3, [pc, #48]	@ (80078c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	601a      	str	r2, [r3, #0]
 800789a:	e003      	b.n	80078a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d002      	beq.n	80078b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078b2:	bf00      	nop
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop
 80078c0:	20004a88 	.word	0x20004a88
 80078c4:	20004a90 	.word	0x20004a90

080078c8 <_vsniprintf_r>:
 80078c8:	b530      	push	{r4, r5, lr}
 80078ca:	4614      	mov	r4, r2
 80078cc:	2c00      	cmp	r4, #0
 80078ce:	b09b      	sub	sp, #108	@ 0x6c
 80078d0:	4605      	mov	r5, r0
 80078d2:	461a      	mov	r2, r3
 80078d4:	da05      	bge.n	80078e2 <_vsniprintf_r+0x1a>
 80078d6:	238b      	movs	r3, #139	@ 0x8b
 80078d8:	6003      	str	r3, [r0, #0]
 80078da:	f04f 30ff 	mov.w	r0, #4294967295
 80078de:	b01b      	add	sp, #108	@ 0x6c
 80078e0:	bd30      	pop	{r4, r5, pc}
 80078e2:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80078e6:	f8ad 300c 	strh.w	r3, [sp, #12]
 80078ea:	f04f 0300 	mov.w	r3, #0
 80078ee:	9319      	str	r3, [sp, #100]	@ 0x64
 80078f0:	bf14      	ite	ne
 80078f2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80078f6:	4623      	moveq	r3, r4
 80078f8:	9302      	str	r3, [sp, #8]
 80078fa:	9305      	str	r3, [sp, #20]
 80078fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007900:	9100      	str	r1, [sp, #0]
 8007902:	9104      	str	r1, [sp, #16]
 8007904:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007908:	4669      	mov	r1, sp
 800790a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800790c:	f000 f9ae 	bl	8007c6c <_svfiprintf_r>
 8007910:	1c43      	adds	r3, r0, #1
 8007912:	bfbc      	itt	lt
 8007914:	238b      	movlt	r3, #139	@ 0x8b
 8007916:	602b      	strlt	r3, [r5, #0]
 8007918:	2c00      	cmp	r4, #0
 800791a:	d0e0      	beq.n	80078de <_vsniprintf_r+0x16>
 800791c:	9b00      	ldr	r3, [sp, #0]
 800791e:	2200      	movs	r2, #0
 8007920:	701a      	strb	r2, [r3, #0]
 8007922:	e7dc      	b.n	80078de <_vsniprintf_r+0x16>

08007924 <vsniprintf>:
 8007924:	b507      	push	{r0, r1, r2, lr}
 8007926:	9300      	str	r3, [sp, #0]
 8007928:	4613      	mov	r3, r2
 800792a:	460a      	mov	r2, r1
 800792c:	4601      	mov	r1, r0
 800792e:	4803      	ldr	r0, [pc, #12]	@ (800793c <vsniprintf+0x18>)
 8007930:	6800      	ldr	r0, [r0, #0]
 8007932:	f7ff ffc9 	bl	80078c8 <_vsniprintf_r>
 8007936:	b003      	add	sp, #12
 8007938:	f85d fb04 	ldr.w	pc, [sp], #4
 800793c:	20000028 	.word	0x20000028

08007940 <memset>:
 8007940:	4402      	add	r2, r0
 8007942:	4603      	mov	r3, r0
 8007944:	4293      	cmp	r3, r2
 8007946:	d100      	bne.n	800794a <memset+0xa>
 8007948:	4770      	bx	lr
 800794a:	f803 1b01 	strb.w	r1, [r3], #1
 800794e:	e7f9      	b.n	8007944 <memset+0x4>

08007950 <__errno>:
 8007950:	4b01      	ldr	r3, [pc, #4]	@ (8007958 <__errno+0x8>)
 8007952:	6818      	ldr	r0, [r3, #0]
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	20000028 	.word	0x20000028

0800795c <__libc_init_array>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	4d0d      	ldr	r5, [pc, #52]	@ (8007994 <__libc_init_array+0x38>)
 8007960:	4c0d      	ldr	r4, [pc, #52]	@ (8007998 <__libc_init_array+0x3c>)
 8007962:	1b64      	subs	r4, r4, r5
 8007964:	10a4      	asrs	r4, r4, #2
 8007966:	2600      	movs	r6, #0
 8007968:	42a6      	cmp	r6, r4
 800796a:	d109      	bne.n	8007980 <__libc_init_array+0x24>
 800796c:	4d0b      	ldr	r5, [pc, #44]	@ (800799c <__libc_init_array+0x40>)
 800796e:	4c0c      	ldr	r4, [pc, #48]	@ (80079a0 <__libc_init_array+0x44>)
 8007970:	f000 fc64 	bl	800823c <_init>
 8007974:	1b64      	subs	r4, r4, r5
 8007976:	10a4      	asrs	r4, r4, #2
 8007978:	2600      	movs	r6, #0
 800797a:	42a6      	cmp	r6, r4
 800797c:	d105      	bne.n	800798a <__libc_init_array+0x2e>
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	f855 3b04 	ldr.w	r3, [r5], #4
 8007984:	4798      	blx	r3
 8007986:	3601      	adds	r6, #1
 8007988:	e7ee      	b.n	8007968 <__libc_init_array+0xc>
 800798a:	f855 3b04 	ldr.w	r3, [r5], #4
 800798e:	4798      	blx	r3
 8007990:	3601      	adds	r6, #1
 8007992:	e7f2      	b.n	800797a <__libc_init_array+0x1e>
 8007994:	08008404 	.word	0x08008404
 8007998:	08008404 	.word	0x08008404
 800799c:	08008404 	.word	0x08008404
 80079a0:	08008408 	.word	0x08008408

080079a4 <__retarget_lock_acquire_recursive>:
 80079a4:	4770      	bx	lr

080079a6 <__retarget_lock_release_recursive>:
 80079a6:	4770      	bx	lr

080079a8 <memcpy>:
 80079a8:	440a      	add	r2, r1
 80079aa:	4291      	cmp	r1, r2
 80079ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80079b0:	d100      	bne.n	80079b4 <memcpy+0xc>
 80079b2:	4770      	bx	lr
 80079b4:	b510      	push	{r4, lr}
 80079b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079be:	4291      	cmp	r1, r2
 80079c0:	d1f9      	bne.n	80079b6 <memcpy+0xe>
 80079c2:	bd10      	pop	{r4, pc}

080079c4 <_free_r>:
 80079c4:	b538      	push	{r3, r4, r5, lr}
 80079c6:	4605      	mov	r5, r0
 80079c8:	2900      	cmp	r1, #0
 80079ca:	d041      	beq.n	8007a50 <_free_r+0x8c>
 80079cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079d0:	1f0c      	subs	r4, r1, #4
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	bfb8      	it	lt
 80079d6:	18e4      	addlt	r4, r4, r3
 80079d8:	f000 f8e0 	bl	8007b9c <__malloc_lock>
 80079dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007a54 <_free_r+0x90>)
 80079de:	6813      	ldr	r3, [r2, #0]
 80079e0:	b933      	cbnz	r3, 80079f0 <_free_r+0x2c>
 80079e2:	6063      	str	r3, [r4, #4]
 80079e4:	6014      	str	r4, [r2, #0]
 80079e6:	4628      	mov	r0, r5
 80079e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079ec:	f000 b8dc 	b.w	8007ba8 <__malloc_unlock>
 80079f0:	42a3      	cmp	r3, r4
 80079f2:	d908      	bls.n	8007a06 <_free_r+0x42>
 80079f4:	6820      	ldr	r0, [r4, #0]
 80079f6:	1821      	adds	r1, r4, r0
 80079f8:	428b      	cmp	r3, r1
 80079fa:	bf01      	itttt	eq
 80079fc:	6819      	ldreq	r1, [r3, #0]
 80079fe:	685b      	ldreq	r3, [r3, #4]
 8007a00:	1809      	addeq	r1, r1, r0
 8007a02:	6021      	streq	r1, [r4, #0]
 8007a04:	e7ed      	b.n	80079e2 <_free_r+0x1e>
 8007a06:	461a      	mov	r2, r3
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	b10b      	cbz	r3, 8007a10 <_free_r+0x4c>
 8007a0c:	42a3      	cmp	r3, r4
 8007a0e:	d9fa      	bls.n	8007a06 <_free_r+0x42>
 8007a10:	6811      	ldr	r1, [r2, #0]
 8007a12:	1850      	adds	r0, r2, r1
 8007a14:	42a0      	cmp	r0, r4
 8007a16:	d10b      	bne.n	8007a30 <_free_r+0x6c>
 8007a18:	6820      	ldr	r0, [r4, #0]
 8007a1a:	4401      	add	r1, r0
 8007a1c:	1850      	adds	r0, r2, r1
 8007a1e:	4283      	cmp	r3, r0
 8007a20:	6011      	str	r1, [r2, #0]
 8007a22:	d1e0      	bne.n	80079e6 <_free_r+0x22>
 8007a24:	6818      	ldr	r0, [r3, #0]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	6053      	str	r3, [r2, #4]
 8007a2a:	4408      	add	r0, r1
 8007a2c:	6010      	str	r0, [r2, #0]
 8007a2e:	e7da      	b.n	80079e6 <_free_r+0x22>
 8007a30:	d902      	bls.n	8007a38 <_free_r+0x74>
 8007a32:	230c      	movs	r3, #12
 8007a34:	602b      	str	r3, [r5, #0]
 8007a36:	e7d6      	b.n	80079e6 <_free_r+0x22>
 8007a38:	6820      	ldr	r0, [r4, #0]
 8007a3a:	1821      	adds	r1, r4, r0
 8007a3c:	428b      	cmp	r3, r1
 8007a3e:	bf04      	itt	eq
 8007a40:	6819      	ldreq	r1, [r3, #0]
 8007a42:	685b      	ldreq	r3, [r3, #4]
 8007a44:	6063      	str	r3, [r4, #4]
 8007a46:	bf04      	itt	eq
 8007a48:	1809      	addeq	r1, r1, r0
 8007a4a:	6021      	streq	r1, [r4, #0]
 8007a4c:	6054      	str	r4, [r2, #4]
 8007a4e:	e7ca      	b.n	80079e6 <_free_r+0x22>
 8007a50:	bd38      	pop	{r3, r4, r5, pc}
 8007a52:	bf00      	nop
 8007a54:	20004bec 	.word	0x20004bec

08007a58 <sbrk_aligned>:
 8007a58:	b570      	push	{r4, r5, r6, lr}
 8007a5a:	4e0f      	ldr	r6, [pc, #60]	@ (8007a98 <sbrk_aligned+0x40>)
 8007a5c:	460c      	mov	r4, r1
 8007a5e:	6831      	ldr	r1, [r6, #0]
 8007a60:	4605      	mov	r5, r0
 8007a62:	b911      	cbnz	r1, 8007a6a <sbrk_aligned+0x12>
 8007a64:	f000 fba4 	bl	80081b0 <_sbrk_r>
 8007a68:	6030      	str	r0, [r6, #0]
 8007a6a:	4621      	mov	r1, r4
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f000 fb9f 	bl	80081b0 <_sbrk_r>
 8007a72:	1c43      	adds	r3, r0, #1
 8007a74:	d103      	bne.n	8007a7e <sbrk_aligned+0x26>
 8007a76:	f04f 34ff 	mov.w	r4, #4294967295
 8007a7a:	4620      	mov	r0, r4
 8007a7c:	bd70      	pop	{r4, r5, r6, pc}
 8007a7e:	1cc4      	adds	r4, r0, #3
 8007a80:	f024 0403 	bic.w	r4, r4, #3
 8007a84:	42a0      	cmp	r0, r4
 8007a86:	d0f8      	beq.n	8007a7a <sbrk_aligned+0x22>
 8007a88:	1a21      	subs	r1, r4, r0
 8007a8a:	4628      	mov	r0, r5
 8007a8c:	f000 fb90 	bl	80081b0 <_sbrk_r>
 8007a90:	3001      	adds	r0, #1
 8007a92:	d1f2      	bne.n	8007a7a <sbrk_aligned+0x22>
 8007a94:	e7ef      	b.n	8007a76 <sbrk_aligned+0x1e>
 8007a96:	bf00      	nop
 8007a98:	20004be8 	.word	0x20004be8

08007a9c <_malloc_r>:
 8007a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa0:	1ccd      	adds	r5, r1, #3
 8007aa2:	f025 0503 	bic.w	r5, r5, #3
 8007aa6:	3508      	adds	r5, #8
 8007aa8:	2d0c      	cmp	r5, #12
 8007aaa:	bf38      	it	cc
 8007aac:	250c      	movcc	r5, #12
 8007aae:	2d00      	cmp	r5, #0
 8007ab0:	4606      	mov	r6, r0
 8007ab2:	db01      	blt.n	8007ab8 <_malloc_r+0x1c>
 8007ab4:	42a9      	cmp	r1, r5
 8007ab6:	d904      	bls.n	8007ac2 <_malloc_r+0x26>
 8007ab8:	230c      	movs	r3, #12
 8007aba:	6033      	str	r3, [r6, #0]
 8007abc:	2000      	movs	r0, #0
 8007abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ac2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b98 <_malloc_r+0xfc>
 8007ac6:	f000 f869 	bl	8007b9c <__malloc_lock>
 8007aca:	f8d8 3000 	ldr.w	r3, [r8]
 8007ace:	461c      	mov	r4, r3
 8007ad0:	bb44      	cbnz	r4, 8007b24 <_malloc_r+0x88>
 8007ad2:	4629      	mov	r1, r5
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	f7ff ffbf 	bl	8007a58 <sbrk_aligned>
 8007ada:	1c43      	adds	r3, r0, #1
 8007adc:	4604      	mov	r4, r0
 8007ade:	d158      	bne.n	8007b92 <_malloc_r+0xf6>
 8007ae0:	f8d8 4000 	ldr.w	r4, [r8]
 8007ae4:	4627      	mov	r7, r4
 8007ae6:	2f00      	cmp	r7, #0
 8007ae8:	d143      	bne.n	8007b72 <_malloc_r+0xd6>
 8007aea:	2c00      	cmp	r4, #0
 8007aec:	d04b      	beq.n	8007b86 <_malloc_r+0xea>
 8007aee:	6823      	ldr	r3, [r4, #0]
 8007af0:	4639      	mov	r1, r7
 8007af2:	4630      	mov	r0, r6
 8007af4:	eb04 0903 	add.w	r9, r4, r3
 8007af8:	f000 fb5a 	bl	80081b0 <_sbrk_r>
 8007afc:	4581      	cmp	r9, r0
 8007afe:	d142      	bne.n	8007b86 <_malloc_r+0xea>
 8007b00:	6821      	ldr	r1, [r4, #0]
 8007b02:	1a6d      	subs	r5, r5, r1
 8007b04:	4629      	mov	r1, r5
 8007b06:	4630      	mov	r0, r6
 8007b08:	f7ff ffa6 	bl	8007a58 <sbrk_aligned>
 8007b0c:	3001      	adds	r0, #1
 8007b0e:	d03a      	beq.n	8007b86 <_malloc_r+0xea>
 8007b10:	6823      	ldr	r3, [r4, #0]
 8007b12:	442b      	add	r3, r5
 8007b14:	6023      	str	r3, [r4, #0]
 8007b16:	f8d8 3000 	ldr.w	r3, [r8]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	bb62      	cbnz	r2, 8007b78 <_malloc_r+0xdc>
 8007b1e:	f8c8 7000 	str.w	r7, [r8]
 8007b22:	e00f      	b.n	8007b44 <_malloc_r+0xa8>
 8007b24:	6822      	ldr	r2, [r4, #0]
 8007b26:	1b52      	subs	r2, r2, r5
 8007b28:	d420      	bmi.n	8007b6c <_malloc_r+0xd0>
 8007b2a:	2a0b      	cmp	r2, #11
 8007b2c:	d917      	bls.n	8007b5e <_malloc_r+0xc2>
 8007b2e:	1961      	adds	r1, r4, r5
 8007b30:	42a3      	cmp	r3, r4
 8007b32:	6025      	str	r5, [r4, #0]
 8007b34:	bf18      	it	ne
 8007b36:	6059      	strne	r1, [r3, #4]
 8007b38:	6863      	ldr	r3, [r4, #4]
 8007b3a:	bf08      	it	eq
 8007b3c:	f8c8 1000 	streq.w	r1, [r8]
 8007b40:	5162      	str	r2, [r4, r5]
 8007b42:	604b      	str	r3, [r1, #4]
 8007b44:	4630      	mov	r0, r6
 8007b46:	f000 f82f 	bl	8007ba8 <__malloc_unlock>
 8007b4a:	f104 000b 	add.w	r0, r4, #11
 8007b4e:	1d23      	adds	r3, r4, #4
 8007b50:	f020 0007 	bic.w	r0, r0, #7
 8007b54:	1ac2      	subs	r2, r0, r3
 8007b56:	bf1c      	itt	ne
 8007b58:	1a1b      	subne	r3, r3, r0
 8007b5a:	50a3      	strne	r3, [r4, r2]
 8007b5c:	e7af      	b.n	8007abe <_malloc_r+0x22>
 8007b5e:	6862      	ldr	r2, [r4, #4]
 8007b60:	42a3      	cmp	r3, r4
 8007b62:	bf0c      	ite	eq
 8007b64:	f8c8 2000 	streq.w	r2, [r8]
 8007b68:	605a      	strne	r2, [r3, #4]
 8007b6a:	e7eb      	b.n	8007b44 <_malloc_r+0xa8>
 8007b6c:	4623      	mov	r3, r4
 8007b6e:	6864      	ldr	r4, [r4, #4]
 8007b70:	e7ae      	b.n	8007ad0 <_malloc_r+0x34>
 8007b72:	463c      	mov	r4, r7
 8007b74:	687f      	ldr	r7, [r7, #4]
 8007b76:	e7b6      	b.n	8007ae6 <_malloc_r+0x4a>
 8007b78:	461a      	mov	r2, r3
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	42a3      	cmp	r3, r4
 8007b7e:	d1fb      	bne.n	8007b78 <_malloc_r+0xdc>
 8007b80:	2300      	movs	r3, #0
 8007b82:	6053      	str	r3, [r2, #4]
 8007b84:	e7de      	b.n	8007b44 <_malloc_r+0xa8>
 8007b86:	230c      	movs	r3, #12
 8007b88:	6033      	str	r3, [r6, #0]
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	f000 f80c 	bl	8007ba8 <__malloc_unlock>
 8007b90:	e794      	b.n	8007abc <_malloc_r+0x20>
 8007b92:	6005      	str	r5, [r0, #0]
 8007b94:	e7d6      	b.n	8007b44 <_malloc_r+0xa8>
 8007b96:	bf00      	nop
 8007b98:	20004bec 	.word	0x20004bec

08007b9c <__malloc_lock>:
 8007b9c:	4801      	ldr	r0, [pc, #4]	@ (8007ba4 <__malloc_lock+0x8>)
 8007b9e:	f7ff bf01 	b.w	80079a4 <__retarget_lock_acquire_recursive>
 8007ba2:	bf00      	nop
 8007ba4:	20004be4 	.word	0x20004be4

08007ba8 <__malloc_unlock>:
 8007ba8:	4801      	ldr	r0, [pc, #4]	@ (8007bb0 <__malloc_unlock+0x8>)
 8007baa:	f7ff befc 	b.w	80079a6 <__retarget_lock_release_recursive>
 8007bae:	bf00      	nop
 8007bb0:	20004be4 	.word	0x20004be4

08007bb4 <__ssputs_r>:
 8007bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bb8:	688e      	ldr	r6, [r1, #8]
 8007bba:	461f      	mov	r7, r3
 8007bbc:	42be      	cmp	r6, r7
 8007bbe:	680b      	ldr	r3, [r1, #0]
 8007bc0:	4682      	mov	sl, r0
 8007bc2:	460c      	mov	r4, r1
 8007bc4:	4690      	mov	r8, r2
 8007bc6:	d82d      	bhi.n	8007c24 <__ssputs_r+0x70>
 8007bc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bcc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007bd0:	d026      	beq.n	8007c20 <__ssputs_r+0x6c>
 8007bd2:	6965      	ldr	r5, [r4, #20]
 8007bd4:	6909      	ldr	r1, [r1, #16]
 8007bd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bda:	eba3 0901 	sub.w	r9, r3, r1
 8007bde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007be2:	1c7b      	adds	r3, r7, #1
 8007be4:	444b      	add	r3, r9
 8007be6:	106d      	asrs	r5, r5, #1
 8007be8:	429d      	cmp	r5, r3
 8007bea:	bf38      	it	cc
 8007bec:	461d      	movcc	r5, r3
 8007bee:	0553      	lsls	r3, r2, #21
 8007bf0:	d527      	bpl.n	8007c42 <__ssputs_r+0x8e>
 8007bf2:	4629      	mov	r1, r5
 8007bf4:	f7ff ff52 	bl	8007a9c <_malloc_r>
 8007bf8:	4606      	mov	r6, r0
 8007bfa:	b360      	cbz	r0, 8007c56 <__ssputs_r+0xa2>
 8007bfc:	6921      	ldr	r1, [r4, #16]
 8007bfe:	464a      	mov	r2, r9
 8007c00:	f7ff fed2 	bl	80079a8 <memcpy>
 8007c04:	89a3      	ldrh	r3, [r4, #12]
 8007c06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007c0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c0e:	81a3      	strh	r3, [r4, #12]
 8007c10:	6126      	str	r6, [r4, #16]
 8007c12:	6165      	str	r5, [r4, #20]
 8007c14:	444e      	add	r6, r9
 8007c16:	eba5 0509 	sub.w	r5, r5, r9
 8007c1a:	6026      	str	r6, [r4, #0]
 8007c1c:	60a5      	str	r5, [r4, #8]
 8007c1e:	463e      	mov	r6, r7
 8007c20:	42be      	cmp	r6, r7
 8007c22:	d900      	bls.n	8007c26 <__ssputs_r+0x72>
 8007c24:	463e      	mov	r6, r7
 8007c26:	6820      	ldr	r0, [r4, #0]
 8007c28:	4632      	mov	r2, r6
 8007c2a:	4641      	mov	r1, r8
 8007c2c:	f000 faa6 	bl	800817c <memmove>
 8007c30:	68a3      	ldr	r3, [r4, #8]
 8007c32:	1b9b      	subs	r3, r3, r6
 8007c34:	60a3      	str	r3, [r4, #8]
 8007c36:	6823      	ldr	r3, [r4, #0]
 8007c38:	4433      	add	r3, r6
 8007c3a:	6023      	str	r3, [r4, #0]
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c42:	462a      	mov	r2, r5
 8007c44:	f000 fac4 	bl	80081d0 <_realloc_r>
 8007c48:	4606      	mov	r6, r0
 8007c4a:	2800      	cmp	r0, #0
 8007c4c:	d1e0      	bne.n	8007c10 <__ssputs_r+0x5c>
 8007c4e:	6921      	ldr	r1, [r4, #16]
 8007c50:	4650      	mov	r0, sl
 8007c52:	f7ff feb7 	bl	80079c4 <_free_r>
 8007c56:	230c      	movs	r3, #12
 8007c58:	f8ca 3000 	str.w	r3, [sl]
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c62:	81a3      	strh	r3, [r4, #12]
 8007c64:	f04f 30ff 	mov.w	r0, #4294967295
 8007c68:	e7e9      	b.n	8007c3e <__ssputs_r+0x8a>
	...

08007c6c <_svfiprintf_r>:
 8007c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c70:	4698      	mov	r8, r3
 8007c72:	898b      	ldrh	r3, [r1, #12]
 8007c74:	061b      	lsls	r3, r3, #24
 8007c76:	b09d      	sub	sp, #116	@ 0x74
 8007c78:	4607      	mov	r7, r0
 8007c7a:	460d      	mov	r5, r1
 8007c7c:	4614      	mov	r4, r2
 8007c7e:	d510      	bpl.n	8007ca2 <_svfiprintf_r+0x36>
 8007c80:	690b      	ldr	r3, [r1, #16]
 8007c82:	b973      	cbnz	r3, 8007ca2 <_svfiprintf_r+0x36>
 8007c84:	2140      	movs	r1, #64	@ 0x40
 8007c86:	f7ff ff09 	bl	8007a9c <_malloc_r>
 8007c8a:	6028      	str	r0, [r5, #0]
 8007c8c:	6128      	str	r0, [r5, #16]
 8007c8e:	b930      	cbnz	r0, 8007c9e <_svfiprintf_r+0x32>
 8007c90:	230c      	movs	r3, #12
 8007c92:	603b      	str	r3, [r7, #0]
 8007c94:	f04f 30ff 	mov.w	r0, #4294967295
 8007c98:	b01d      	add	sp, #116	@ 0x74
 8007c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9e:	2340      	movs	r3, #64	@ 0x40
 8007ca0:	616b      	str	r3, [r5, #20]
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ca6:	2320      	movs	r3, #32
 8007ca8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cac:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cb0:	2330      	movs	r3, #48	@ 0x30
 8007cb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007e50 <_svfiprintf_r+0x1e4>
 8007cb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cba:	f04f 0901 	mov.w	r9, #1
 8007cbe:	4623      	mov	r3, r4
 8007cc0:	469a      	mov	sl, r3
 8007cc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cc6:	b10a      	cbz	r2, 8007ccc <_svfiprintf_r+0x60>
 8007cc8:	2a25      	cmp	r2, #37	@ 0x25
 8007cca:	d1f9      	bne.n	8007cc0 <_svfiprintf_r+0x54>
 8007ccc:	ebba 0b04 	subs.w	fp, sl, r4
 8007cd0:	d00b      	beq.n	8007cea <_svfiprintf_r+0x7e>
 8007cd2:	465b      	mov	r3, fp
 8007cd4:	4622      	mov	r2, r4
 8007cd6:	4629      	mov	r1, r5
 8007cd8:	4638      	mov	r0, r7
 8007cda:	f7ff ff6b 	bl	8007bb4 <__ssputs_r>
 8007cde:	3001      	adds	r0, #1
 8007ce0:	f000 80a7 	beq.w	8007e32 <_svfiprintf_r+0x1c6>
 8007ce4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ce6:	445a      	add	r2, fp
 8007ce8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cea:	f89a 3000 	ldrb.w	r3, [sl]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	f000 809f 	beq.w	8007e32 <_svfiprintf_r+0x1c6>
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8007cfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cfe:	f10a 0a01 	add.w	sl, sl, #1
 8007d02:	9304      	str	r3, [sp, #16]
 8007d04:	9307      	str	r3, [sp, #28]
 8007d06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d0c:	4654      	mov	r4, sl
 8007d0e:	2205      	movs	r2, #5
 8007d10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d14:	484e      	ldr	r0, [pc, #312]	@ (8007e50 <_svfiprintf_r+0x1e4>)
 8007d16:	f7f8 fa83 	bl	8000220 <memchr>
 8007d1a:	9a04      	ldr	r2, [sp, #16]
 8007d1c:	b9d8      	cbnz	r0, 8007d56 <_svfiprintf_r+0xea>
 8007d1e:	06d0      	lsls	r0, r2, #27
 8007d20:	bf44      	itt	mi
 8007d22:	2320      	movmi	r3, #32
 8007d24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d28:	0711      	lsls	r1, r2, #28
 8007d2a:	bf44      	itt	mi
 8007d2c:	232b      	movmi	r3, #43	@ 0x2b
 8007d2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d32:	f89a 3000 	ldrb.w	r3, [sl]
 8007d36:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d38:	d015      	beq.n	8007d66 <_svfiprintf_r+0xfa>
 8007d3a:	9a07      	ldr	r2, [sp, #28]
 8007d3c:	4654      	mov	r4, sl
 8007d3e:	2000      	movs	r0, #0
 8007d40:	f04f 0c0a 	mov.w	ip, #10
 8007d44:	4621      	mov	r1, r4
 8007d46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d4a:	3b30      	subs	r3, #48	@ 0x30
 8007d4c:	2b09      	cmp	r3, #9
 8007d4e:	d94b      	bls.n	8007de8 <_svfiprintf_r+0x17c>
 8007d50:	b1b0      	cbz	r0, 8007d80 <_svfiprintf_r+0x114>
 8007d52:	9207      	str	r2, [sp, #28]
 8007d54:	e014      	b.n	8007d80 <_svfiprintf_r+0x114>
 8007d56:	eba0 0308 	sub.w	r3, r0, r8
 8007d5a:	fa09 f303 	lsl.w	r3, r9, r3
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	9304      	str	r3, [sp, #16]
 8007d62:	46a2      	mov	sl, r4
 8007d64:	e7d2      	b.n	8007d0c <_svfiprintf_r+0xa0>
 8007d66:	9b03      	ldr	r3, [sp, #12]
 8007d68:	1d19      	adds	r1, r3, #4
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	9103      	str	r1, [sp, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	bfbb      	ittet	lt
 8007d72:	425b      	neglt	r3, r3
 8007d74:	f042 0202 	orrlt.w	r2, r2, #2
 8007d78:	9307      	strge	r3, [sp, #28]
 8007d7a:	9307      	strlt	r3, [sp, #28]
 8007d7c:	bfb8      	it	lt
 8007d7e:	9204      	strlt	r2, [sp, #16]
 8007d80:	7823      	ldrb	r3, [r4, #0]
 8007d82:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d84:	d10a      	bne.n	8007d9c <_svfiprintf_r+0x130>
 8007d86:	7863      	ldrb	r3, [r4, #1]
 8007d88:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d8a:	d132      	bne.n	8007df2 <_svfiprintf_r+0x186>
 8007d8c:	9b03      	ldr	r3, [sp, #12]
 8007d8e:	1d1a      	adds	r2, r3, #4
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	9203      	str	r2, [sp, #12]
 8007d94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d98:	3402      	adds	r4, #2
 8007d9a:	9305      	str	r3, [sp, #20]
 8007d9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007e60 <_svfiprintf_r+0x1f4>
 8007da0:	7821      	ldrb	r1, [r4, #0]
 8007da2:	2203      	movs	r2, #3
 8007da4:	4650      	mov	r0, sl
 8007da6:	f7f8 fa3b 	bl	8000220 <memchr>
 8007daa:	b138      	cbz	r0, 8007dbc <_svfiprintf_r+0x150>
 8007dac:	9b04      	ldr	r3, [sp, #16]
 8007dae:	eba0 000a 	sub.w	r0, r0, sl
 8007db2:	2240      	movs	r2, #64	@ 0x40
 8007db4:	4082      	lsls	r2, r0
 8007db6:	4313      	orrs	r3, r2
 8007db8:	3401      	adds	r4, #1
 8007dba:	9304      	str	r3, [sp, #16]
 8007dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dc0:	4824      	ldr	r0, [pc, #144]	@ (8007e54 <_svfiprintf_r+0x1e8>)
 8007dc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007dc6:	2206      	movs	r2, #6
 8007dc8:	f7f8 fa2a 	bl	8000220 <memchr>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	d036      	beq.n	8007e3e <_svfiprintf_r+0x1d2>
 8007dd0:	4b21      	ldr	r3, [pc, #132]	@ (8007e58 <_svfiprintf_r+0x1ec>)
 8007dd2:	bb1b      	cbnz	r3, 8007e1c <_svfiprintf_r+0x1b0>
 8007dd4:	9b03      	ldr	r3, [sp, #12]
 8007dd6:	3307      	adds	r3, #7
 8007dd8:	f023 0307 	bic.w	r3, r3, #7
 8007ddc:	3308      	adds	r3, #8
 8007dde:	9303      	str	r3, [sp, #12]
 8007de0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007de2:	4433      	add	r3, r6
 8007de4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007de6:	e76a      	b.n	8007cbe <_svfiprintf_r+0x52>
 8007de8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dec:	460c      	mov	r4, r1
 8007dee:	2001      	movs	r0, #1
 8007df0:	e7a8      	b.n	8007d44 <_svfiprintf_r+0xd8>
 8007df2:	2300      	movs	r3, #0
 8007df4:	3401      	adds	r4, #1
 8007df6:	9305      	str	r3, [sp, #20]
 8007df8:	4619      	mov	r1, r3
 8007dfa:	f04f 0c0a 	mov.w	ip, #10
 8007dfe:	4620      	mov	r0, r4
 8007e00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e04:	3a30      	subs	r2, #48	@ 0x30
 8007e06:	2a09      	cmp	r2, #9
 8007e08:	d903      	bls.n	8007e12 <_svfiprintf_r+0x1a6>
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d0c6      	beq.n	8007d9c <_svfiprintf_r+0x130>
 8007e0e:	9105      	str	r1, [sp, #20]
 8007e10:	e7c4      	b.n	8007d9c <_svfiprintf_r+0x130>
 8007e12:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e16:	4604      	mov	r4, r0
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e7f0      	b.n	8007dfe <_svfiprintf_r+0x192>
 8007e1c:	ab03      	add	r3, sp, #12
 8007e1e:	9300      	str	r3, [sp, #0]
 8007e20:	462a      	mov	r2, r5
 8007e22:	4b0e      	ldr	r3, [pc, #56]	@ (8007e5c <_svfiprintf_r+0x1f0>)
 8007e24:	a904      	add	r1, sp, #16
 8007e26:	4638      	mov	r0, r7
 8007e28:	f3af 8000 	nop.w
 8007e2c:	1c42      	adds	r2, r0, #1
 8007e2e:	4606      	mov	r6, r0
 8007e30:	d1d6      	bne.n	8007de0 <_svfiprintf_r+0x174>
 8007e32:	89ab      	ldrh	r3, [r5, #12]
 8007e34:	065b      	lsls	r3, r3, #25
 8007e36:	f53f af2d 	bmi.w	8007c94 <_svfiprintf_r+0x28>
 8007e3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e3c:	e72c      	b.n	8007c98 <_svfiprintf_r+0x2c>
 8007e3e:	ab03      	add	r3, sp, #12
 8007e40:	9300      	str	r3, [sp, #0]
 8007e42:	462a      	mov	r2, r5
 8007e44:	4b05      	ldr	r3, [pc, #20]	@ (8007e5c <_svfiprintf_r+0x1f0>)
 8007e46:	a904      	add	r1, sp, #16
 8007e48:	4638      	mov	r0, r7
 8007e4a:	f000 f879 	bl	8007f40 <_printf_i>
 8007e4e:	e7ed      	b.n	8007e2c <_svfiprintf_r+0x1c0>
 8007e50:	080083c8 	.word	0x080083c8
 8007e54:	080083d2 	.word	0x080083d2
 8007e58:	00000000 	.word	0x00000000
 8007e5c:	08007bb5 	.word	0x08007bb5
 8007e60:	080083ce 	.word	0x080083ce

08007e64 <_printf_common>:
 8007e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e68:	4616      	mov	r6, r2
 8007e6a:	4698      	mov	r8, r3
 8007e6c:	688a      	ldr	r2, [r1, #8]
 8007e6e:	690b      	ldr	r3, [r1, #16]
 8007e70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e74:	4293      	cmp	r3, r2
 8007e76:	bfb8      	it	lt
 8007e78:	4613      	movlt	r3, r2
 8007e7a:	6033      	str	r3, [r6, #0]
 8007e7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e80:	4607      	mov	r7, r0
 8007e82:	460c      	mov	r4, r1
 8007e84:	b10a      	cbz	r2, 8007e8a <_printf_common+0x26>
 8007e86:	3301      	adds	r3, #1
 8007e88:	6033      	str	r3, [r6, #0]
 8007e8a:	6823      	ldr	r3, [r4, #0]
 8007e8c:	0699      	lsls	r1, r3, #26
 8007e8e:	bf42      	ittt	mi
 8007e90:	6833      	ldrmi	r3, [r6, #0]
 8007e92:	3302      	addmi	r3, #2
 8007e94:	6033      	strmi	r3, [r6, #0]
 8007e96:	6825      	ldr	r5, [r4, #0]
 8007e98:	f015 0506 	ands.w	r5, r5, #6
 8007e9c:	d106      	bne.n	8007eac <_printf_common+0x48>
 8007e9e:	f104 0a19 	add.w	sl, r4, #25
 8007ea2:	68e3      	ldr	r3, [r4, #12]
 8007ea4:	6832      	ldr	r2, [r6, #0]
 8007ea6:	1a9b      	subs	r3, r3, r2
 8007ea8:	42ab      	cmp	r3, r5
 8007eaa:	dc26      	bgt.n	8007efa <_printf_common+0x96>
 8007eac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007eb0:	6822      	ldr	r2, [r4, #0]
 8007eb2:	3b00      	subs	r3, #0
 8007eb4:	bf18      	it	ne
 8007eb6:	2301      	movne	r3, #1
 8007eb8:	0692      	lsls	r2, r2, #26
 8007eba:	d42b      	bmi.n	8007f14 <_printf_common+0xb0>
 8007ebc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ec0:	4641      	mov	r1, r8
 8007ec2:	4638      	mov	r0, r7
 8007ec4:	47c8      	blx	r9
 8007ec6:	3001      	adds	r0, #1
 8007ec8:	d01e      	beq.n	8007f08 <_printf_common+0xa4>
 8007eca:	6823      	ldr	r3, [r4, #0]
 8007ecc:	6922      	ldr	r2, [r4, #16]
 8007ece:	f003 0306 	and.w	r3, r3, #6
 8007ed2:	2b04      	cmp	r3, #4
 8007ed4:	bf02      	ittt	eq
 8007ed6:	68e5      	ldreq	r5, [r4, #12]
 8007ed8:	6833      	ldreq	r3, [r6, #0]
 8007eda:	1aed      	subeq	r5, r5, r3
 8007edc:	68a3      	ldr	r3, [r4, #8]
 8007ede:	bf0c      	ite	eq
 8007ee0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ee4:	2500      	movne	r5, #0
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	bfc4      	itt	gt
 8007eea:	1a9b      	subgt	r3, r3, r2
 8007eec:	18ed      	addgt	r5, r5, r3
 8007eee:	2600      	movs	r6, #0
 8007ef0:	341a      	adds	r4, #26
 8007ef2:	42b5      	cmp	r5, r6
 8007ef4:	d11a      	bne.n	8007f2c <_printf_common+0xc8>
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	e008      	b.n	8007f0c <_printf_common+0xa8>
 8007efa:	2301      	movs	r3, #1
 8007efc:	4652      	mov	r2, sl
 8007efe:	4641      	mov	r1, r8
 8007f00:	4638      	mov	r0, r7
 8007f02:	47c8      	blx	r9
 8007f04:	3001      	adds	r0, #1
 8007f06:	d103      	bne.n	8007f10 <_printf_common+0xac>
 8007f08:	f04f 30ff 	mov.w	r0, #4294967295
 8007f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f10:	3501      	adds	r5, #1
 8007f12:	e7c6      	b.n	8007ea2 <_printf_common+0x3e>
 8007f14:	18e1      	adds	r1, r4, r3
 8007f16:	1c5a      	adds	r2, r3, #1
 8007f18:	2030      	movs	r0, #48	@ 0x30
 8007f1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f1e:	4422      	add	r2, r4
 8007f20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f28:	3302      	adds	r3, #2
 8007f2a:	e7c7      	b.n	8007ebc <_printf_common+0x58>
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	4622      	mov	r2, r4
 8007f30:	4641      	mov	r1, r8
 8007f32:	4638      	mov	r0, r7
 8007f34:	47c8      	blx	r9
 8007f36:	3001      	adds	r0, #1
 8007f38:	d0e6      	beq.n	8007f08 <_printf_common+0xa4>
 8007f3a:	3601      	adds	r6, #1
 8007f3c:	e7d9      	b.n	8007ef2 <_printf_common+0x8e>
	...

08007f40 <_printf_i>:
 8007f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f44:	7e0f      	ldrb	r7, [r1, #24]
 8007f46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f48:	2f78      	cmp	r7, #120	@ 0x78
 8007f4a:	4691      	mov	r9, r2
 8007f4c:	4680      	mov	r8, r0
 8007f4e:	460c      	mov	r4, r1
 8007f50:	469a      	mov	sl, r3
 8007f52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f56:	d807      	bhi.n	8007f68 <_printf_i+0x28>
 8007f58:	2f62      	cmp	r7, #98	@ 0x62
 8007f5a:	d80a      	bhi.n	8007f72 <_printf_i+0x32>
 8007f5c:	2f00      	cmp	r7, #0
 8007f5e:	f000 80d1 	beq.w	8008104 <_printf_i+0x1c4>
 8007f62:	2f58      	cmp	r7, #88	@ 0x58
 8007f64:	f000 80b8 	beq.w	80080d8 <_printf_i+0x198>
 8007f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f70:	e03a      	b.n	8007fe8 <_printf_i+0xa8>
 8007f72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f76:	2b15      	cmp	r3, #21
 8007f78:	d8f6      	bhi.n	8007f68 <_printf_i+0x28>
 8007f7a:	a101      	add	r1, pc, #4	@ (adr r1, 8007f80 <_printf_i+0x40>)
 8007f7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f80:	08007fd9 	.word	0x08007fd9
 8007f84:	08007fed 	.word	0x08007fed
 8007f88:	08007f69 	.word	0x08007f69
 8007f8c:	08007f69 	.word	0x08007f69
 8007f90:	08007f69 	.word	0x08007f69
 8007f94:	08007f69 	.word	0x08007f69
 8007f98:	08007fed 	.word	0x08007fed
 8007f9c:	08007f69 	.word	0x08007f69
 8007fa0:	08007f69 	.word	0x08007f69
 8007fa4:	08007f69 	.word	0x08007f69
 8007fa8:	08007f69 	.word	0x08007f69
 8007fac:	080080eb 	.word	0x080080eb
 8007fb0:	08008017 	.word	0x08008017
 8007fb4:	080080a5 	.word	0x080080a5
 8007fb8:	08007f69 	.word	0x08007f69
 8007fbc:	08007f69 	.word	0x08007f69
 8007fc0:	0800810d 	.word	0x0800810d
 8007fc4:	08007f69 	.word	0x08007f69
 8007fc8:	08008017 	.word	0x08008017
 8007fcc:	08007f69 	.word	0x08007f69
 8007fd0:	08007f69 	.word	0x08007f69
 8007fd4:	080080ad 	.word	0x080080ad
 8007fd8:	6833      	ldr	r3, [r6, #0]
 8007fda:	1d1a      	adds	r2, r3, #4
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	6032      	str	r2, [r6, #0]
 8007fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fe4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e09c      	b.n	8008126 <_printf_i+0x1e6>
 8007fec:	6833      	ldr	r3, [r6, #0]
 8007fee:	6820      	ldr	r0, [r4, #0]
 8007ff0:	1d19      	adds	r1, r3, #4
 8007ff2:	6031      	str	r1, [r6, #0]
 8007ff4:	0606      	lsls	r6, r0, #24
 8007ff6:	d501      	bpl.n	8007ffc <_printf_i+0xbc>
 8007ff8:	681d      	ldr	r5, [r3, #0]
 8007ffa:	e003      	b.n	8008004 <_printf_i+0xc4>
 8007ffc:	0645      	lsls	r5, r0, #25
 8007ffe:	d5fb      	bpl.n	8007ff8 <_printf_i+0xb8>
 8008000:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008004:	2d00      	cmp	r5, #0
 8008006:	da03      	bge.n	8008010 <_printf_i+0xd0>
 8008008:	232d      	movs	r3, #45	@ 0x2d
 800800a:	426d      	negs	r5, r5
 800800c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008010:	4858      	ldr	r0, [pc, #352]	@ (8008174 <_printf_i+0x234>)
 8008012:	230a      	movs	r3, #10
 8008014:	e011      	b.n	800803a <_printf_i+0xfa>
 8008016:	6821      	ldr	r1, [r4, #0]
 8008018:	6833      	ldr	r3, [r6, #0]
 800801a:	0608      	lsls	r0, r1, #24
 800801c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008020:	d402      	bmi.n	8008028 <_printf_i+0xe8>
 8008022:	0649      	lsls	r1, r1, #25
 8008024:	bf48      	it	mi
 8008026:	b2ad      	uxthmi	r5, r5
 8008028:	2f6f      	cmp	r7, #111	@ 0x6f
 800802a:	4852      	ldr	r0, [pc, #328]	@ (8008174 <_printf_i+0x234>)
 800802c:	6033      	str	r3, [r6, #0]
 800802e:	bf14      	ite	ne
 8008030:	230a      	movne	r3, #10
 8008032:	2308      	moveq	r3, #8
 8008034:	2100      	movs	r1, #0
 8008036:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800803a:	6866      	ldr	r6, [r4, #4]
 800803c:	60a6      	str	r6, [r4, #8]
 800803e:	2e00      	cmp	r6, #0
 8008040:	db05      	blt.n	800804e <_printf_i+0x10e>
 8008042:	6821      	ldr	r1, [r4, #0]
 8008044:	432e      	orrs	r6, r5
 8008046:	f021 0104 	bic.w	r1, r1, #4
 800804a:	6021      	str	r1, [r4, #0]
 800804c:	d04b      	beq.n	80080e6 <_printf_i+0x1a6>
 800804e:	4616      	mov	r6, r2
 8008050:	fbb5 f1f3 	udiv	r1, r5, r3
 8008054:	fb03 5711 	mls	r7, r3, r1, r5
 8008058:	5dc7      	ldrb	r7, [r0, r7]
 800805a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800805e:	462f      	mov	r7, r5
 8008060:	42bb      	cmp	r3, r7
 8008062:	460d      	mov	r5, r1
 8008064:	d9f4      	bls.n	8008050 <_printf_i+0x110>
 8008066:	2b08      	cmp	r3, #8
 8008068:	d10b      	bne.n	8008082 <_printf_i+0x142>
 800806a:	6823      	ldr	r3, [r4, #0]
 800806c:	07df      	lsls	r7, r3, #31
 800806e:	d508      	bpl.n	8008082 <_printf_i+0x142>
 8008070:	6923      	ldr	r3, [r4, #16]
 8008072:	6861      	ldr	r1, [r4, #4]
 8008074:	4299      	cmp	r1, r3
 8008076:	bfde      	ittt	le
 8008078:	2330      	movle	r3, #48	@ 0x30
 800807a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800807e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008082:	1b92      	subs	r2, r2, r6
 8008084:	6122      	str	r2, [r4, #16]
 8008086:	f8cd a000 	str.w	sl, [sp]
 800808a:	464b      	mov	r3, r9
 800808c:	aa03      	add	r2, sp, #12
 800808e:	4621      	mov	r1, r4
 8008090:	4640      	mov	r0, r8
 8008092:	f7ff fee7 	bl	8007e64 <_printf_common>
 8008096:	3001      	adds	r0, #1
 8008098:	d14a      	bne.n	8008130 <_printf_i+0x1f0>
 800809a:	f04f 30ff 	mov.w	r0, #4294967295
 800809e:	b004      	add	sp, #16
 80080a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080a4:	6823      	ldr	r3, [r4, #0]
 80080a6:	f043 0320 	orr.w	r3, r3, #32
 80080aa:	6023      	str	r3, [r4, #0]
 80080ac:	4832      	ldr	r0, [pc, #200]	@ (8008178 <_printf_i+0x238>)
 80080ae:	2778      	movs	r7, #120	@ 0x78
 80080b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80080b4:	6823      	ldr	r3, [r4, #0]
 80080b6:	6831      	ldr	r1, [r6, #0]
 80080b8:	061f      	lsls	r7, r3, #24
 80080ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80080be:	d402      	bmi.n	80080c6 <_printf_i+0x186>
 80080c0:	065f      	lsls	r7, r3, #25
 80080c2:	bf48      	it	mi
 80080c4:	b2ad      	uxthmi	r5, r5
 80080c6:	6031      	str	r1, [r6, #0]
 80080c8:	07d9      	lsls	r1, r3, #31
 80080ca:	bf44      	itt	mi
 80080cc:	f043 0320 	orrmi.w	r3, r3, #32
 80080d0:	6023      	strmi	r3, [r4, #0]
 80080d2:	b11d      	cbz	r5, 80080dc <_printf_i+0x19c>
 80080d4:	2310      	movs	r3, #16
 80080d6:	e7ad      	b.n	8008034 <_printf_i+0xf4>
 80080d8:	4826      	ldr	r0, [pc, #152]	@ (8008174 <_printf_i+0x234>)
 80080da:	e7e9      	b.n	80080b0 <_printf_i+0x170>
 80080dc:	6823      	ldr	r3, [r4, #0]
 80080de:	f023 0320 	bic.w	r3, r3, #32
 80080e2:	6023      	str	r3, [r4, #0]
 80080e4:	e7f6      	b.n	80080d4 <_printf_i+0x194>
 80080e6:	4616      	mov	r6, r2
 80080e8:	e7bd      	b.n	8008066 <_printf_i+0x126>
 80080ea:	6833      	ldr	r3, [r6, #0]
 80080ec:	6825      	ldr	r5, [r4, #0]
 80080ee:	6961      	ldr	r1, [r4, #20]
 80080f0:	1d18      	adds	r0, r3, #4
 80080f2:	6030      	str	r0, [r6, #0]
 80080f4:	062e      	lsls	r6, r5, #24
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	d501      	bpl.n	80080fe <_printf_i+0x1be>
 80080fa:	6019      	str	r1, [r3, #0]
 80080fc:	e002      	b.n	8008104 <_printf_i+0x1c4>
 80080fe:	0668      	lsls	r0, r5, #25
 8008100:	d5fb      	bpl.n	80080fa <_printf_i+0x1ba>
 8008102:	8019      	strh	r1, [r3, #0]
 8008104:	2300      	movs	r3, #0
 8008106:	6123      	str	r3, [r4, #16]
 8008108:	4616      	mov	r6, r2
 800810a:	e7bc      	b.n	8008086 <_printf_i+0x146>
 800810c:	6833      	ldr	r3, [r6, #0]
 800810e:	1d1a      	adds	r2, r3, #4
 8008110:	6032      	str	r2, [r6, #0]
 8008112:	681e      	ldr	r6, [r3, #0]
 8008114:	6862      	ldr	r2, [r4, #4]
 8008116:	2100      	movs	r1, #0
 8008118:	4630      	mov	r0, r6
 800811a:	f7f8 f881 	bl	8000220 <memchr>
 800811e:	b108      	cbz	r0, 8008124 <_printf_i+0x1e4>
 8008120:	1b80      	subs	r0, r0, r6
 8008122:	6060      	str	r0, [r4, #4]
 8008124:	6863      	ldr	r3, [r4, #4]
 8008126:	6123      	str	r3, [r4, #16]
 8008128:	2300      	movs	r3, #0
 800812a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800812e:	e7aa      	b.n	8008086 <_printf_i+0x146>
 8008130:	6923      	ldr	r3, [r4, #16]
 8008132:	4632      	mov	r2, r6
 8008134:	4649      	mov	r1, r9
 8008136:	4640      	mov	r0, r8
 8008138:	47d0      	blx	sl
 800813a:	3001      	adds	r0, #1
 800813c:	d0ad      	beq.n	800809a <_printf_i+0x15a>
 800813e:	6823      	ldr	r3, [r4, #0]
 8008140:	079b      	lsls	r3, r3, #30
 8008142:	d413      	bmi.n	800816c <_printf_i+0x22c>
 8008144:	68e0      	ldr	r0, [r4, #12]
 8008146:	9b03      	ldr	r3, [sp, #12]
 8008148:	4298      	cmp	r0, r3
 800814a:	bfb8      	it	lt
 800814c:	4618      	movlt	r0, r3
 800814e:	e7a6      	b.n	800809e <_printf_i+0x15e>
 8008150:	2301      	movs	r3, #1
 8008152:	4632      	mov	r2, r6
 8008154:	4649      	mov	r1, r9
 8008156:	4640      	mov	r0, r8
 8008158:	47d0      	blx	sl
 800815a:	3001      	adds	r0, #1
 800815c:	d09d      	beq.n	800809a <_printf_i+0x15a>
 800815e:	3501      	adds	r5, #1
 8008160:	68e3      	ldr	r3, [r4, #12]
 8008162:	9903      	ldr	r1, [sp, #12]
 8008164:	1a5b      	subs	r3, r3, r1
 8008166:	42ab      	cmp	r3, r5
 8008168:	dcf2      	bgt.n	8008150 <_printf_i+0x210>
 800816a:	e7eb      	b.n	8008144 <_printf_i+0x204>
 800816c:	2500      	movs	r5, #0
 800816e:	f104 0619 	add.w	r6, r4, #25
 8008172:	e7f5      	b.n	8008160 <_printf_i+0x220>
 8008174:	080083d9 	.word	0x080083d9
 8008178:	080083ea 	.word	0x080083ea

0800817c <memmove>:
 800817c:	4288      	cmp	r0, r1
 800817e:	b510      	push	{r4, lr}
 8008180:	eb01 0402 	add.w	r4, r1, r2
 8008184:	d902      	bls.n	800818c <memmove+0x10>
 8008186:	4284      	cmp	r4, r0
 8008188:	4623      	mov	r3, r4
 800818a:	d807      	bhi.n	800819c <memmove+0x20>
 800818c:	1e43      	subs	r3, r0, #1
 800818e:	42a1      	cmp	r1, r4
 8008190:	d008      	beq.n	80081a4 <memmove+0x28>
 8008192:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008196:	f803 2f01 	strb.w	r2, [r3, #1]!
 800819a:	e7f8      	b.n	800818e <memmove+0x12>
 800819c:	4402      	add	r2, r0
 800819e:	4601      	mov	r1, r0
 80081a0:	428a      	cmp	r2, r1
 80081a2:	d100      	bne.n	80081a6 <memmove+0x2a>
 80081a4:	bd10      	pop	{r4, pc}
 80081a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081ae:	e7f7      	b.n	80081a0 <memmove+0x24>

080081b0 <_sbrk_r>:
 80081b0:	b538      	push	{r3, r4, r5, lr}
 80081b2:	4d06      	ldr	r5, [pc, #24]	@ (80081cc <_sbrk_r+0x1c>)
 80081b4:	2300      	movs	r3, #0
 80081b6:	4604      	mov	r4, r0
 80081b8:	4608      	mov	r0, r1
 80081ba:	602b      	str	r3, [r5, #0]
 80081bc:	f7f8 fdde 	bl	8000d7c <_sbrk>
 80081c0:	1c43      	adds	r3, r0, #1
 80081c2:	d102      	bne.n	80081ca <_sbrk_r+0x1a>
 80081c4:	682b      	ldr	r3, [r5, #0]
 80081c6:	b103      	cbz	r3, 80081ca <_sbrk_r+0x1a>
 80081c8:	6023      	str	r3, [r4, #0]
 80081ca:	bd38      	pop	{r3, r4, r5, pc}
 80081cc:	20004be0 	.word	0x20004be0

080081d0 <_realloc_r>:
 80081d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d4:	4607      	mov	r7, r0
 80081d6:	4614      	mov	r4, r2
 80081d8:	460d      	mov	r5, r1
 80081da:	b921      	cbnz	r1, 80081e6 <_realloc_r+0x16>
 80081dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081e0:	4611      	mov	r1, r2
 80081e2:	f7ff bc5b 	b.w	8007a9c <_malloc_r>
 80081e6:	b92a      	cbnz	r2, 80081f4 <_realloc_r+0x24>
 80081e8:	f7ff fbec 	bl	80079c4 <_free_r>
 80081ec:	4625      	mov	r5, r4
 80081ee:	4628      	mov	r0, r5
 80081f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f4:	f000 f81a 	bl	800822c <_malloc_usable_size_r>
 80081f8:	4284      	cmp	r4, r0
 80081fa:	4606      	mov	r6, r0
 80081fc:	d802      	bhi.n	8008204 <_realloc_r+0x34>
 80081fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008202:	d8f4      	bhi.n	80081ee <_realloc_r+0x1e>
 8008204:	4621      	mov	r1, r4
 8008206:	4638      	mov	r0, r7
 8008208:	f7ff fc48 	bl	8007a9c <_malloc_r>
 800820c:	4680      	mov	r8, r0
 800820e:	b908      	cbnz	r0, 8008214 <_realloc_r+0x44>
 8008210:	4645      	mov	r5, r8
 8008212:	e7ec      	b.n	80081ee <_realloc_r+0x1e>
 8008214:	42b4      	cmp	r4, r6
 8008216:	4622      	mov	r2, r4
 8008218:	4629      	mov	r1, r5
 800821a:	bf28      	it	cs
 800821c:	4632      	movcs	r2, r6
 800821e:	f7ff fbc3 	bl	80079a8 <memcpy>
 8008222:	4629      	mov	r1, r5
 8008224:	4638      	mov	r0, r7
 8008226:	f7ff fbcd 	bl	80079c4 <_free_r>
 800822a:	e7f1      	b.n	8008210 <_realloc_r+0x40>

0800822c <_malloc_usable_size_r>:
 800822c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008230:	1f18      	subs	r0, r3, #4
 8008232:	2b00      	cmp	r3, #0
 8008234:	bfbc      	itt	lt
 8008236:	580b      	ldrlt	r3, [r1, r0]
 8008238:	18c0      	addlt	r0, r0, r3
 800823a:	4770      	bx	lr

0800823c <_init>:
 800823c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823e:	bf00      	nop
 8008240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008242:	bc08      	pop	{r3}
 8008244:	469e      	mov	lr, r3
 8008246:	4770      	bx	lr

08008248 <_fini>:
 8008248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824a:	bf00      	nop
 800824c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800824e:	bc08      	pop	{r3}
 8008250:	469e      	mov	lr, r3
 8008252:	4770      	bx	lr
