<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="9.6.2">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="12.5" unitdist="mil" unit="mil" style="lines" multiple="1" display="yes" altdistance="5" altunitdist="mil" altunit="mil"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="2" name="Route2" color="16" fill="1" visible="no" active="yes"/>
<layer number="3" name="Route3" color="17" fill="1" visible="no" active="yes"/>
<layer number="4" name="Route4" color="18" fill="1" visible="no" active="yes"/>
<layer number="5" name="Route5" color="19" fill="1" visible="no" active="yes"/>
<layer number="6" name="Route6" color="25" fill="1" visible="no" active="yes"/>
<layer number="7" name="Route7" color="26" fill="1" visible="no" active="yes"/>
<layer number="8" name="Route8" color="27" fill="1" visible="no" active="yes"/>
<layer number="9" name="Route9" color="28" fill="1" visible="no" active="yes"/>
<layer number="10" name="Route10" color="29" fill="1" visible="no" active="yes"/>
<layer number="11" name="Route11" color="30" fill="1" visible="no" active="yes"/>
<layer number="12" name="Route12" color="20" fill="1" visible="no" active="yes"/>
<layer number="13" name="Route13" color="21" fill="1" visible="no" active="yes"/>
<layer number="14" name="Route14" color="22" fill="1" visible="no" active="yes"/>
<layer number="15" name="Route15" color="23" fill="1" visible="no" active="yes"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
<layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
<layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
<layer number="20" name="Dimension" color="24" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>
<layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>
<layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>
<layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>
<layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
<layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>
<layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>
<layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>
<layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>
<layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
<layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>
<layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>
<layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<description>iCEStamp1K. Stamp size iCE40 FPGA board. With on board Vcore (1v2) regulator. Castellated holes allow you to solder this board directly on the larger PCB. This way you can reduce the cost of PCB production.</description>
<packages>
<package name="QFN200P1777X1777X200-32N" urn="urn:adsk.eagle:footprint:36578377/1" locally_modified="yes">
<description>32-QFN, 2.00 mm pitch, 17.77 X 17.77 X 2.00 mm body
&lt;p&gt;32-pin QFN package with 2.00 mm pitch with body size 17.77 X 17.77 X 2.00 mm&lt;/p&gt;</description>
<circle x="-7.889" y="-9.394" radius="0.25" width="0" layer="21"/>
<wire x1="-7.639" y1="-8.89" x2="-8.89" y2="-8.89" width="0.12" layer="21"/>
<wire x1="-8.89" y1="-8.89" x2="-8.89" y2="-7.639" width="0.12" layer="21"/>
<wire x1="-7.639" y1="8.89" x2="-8.89" y2="8.89" width="0.12" layer="21"/>
<wire x1="-8.89" y1="8.89" x2="-8.89" y2="7.639" width="0.12" layer="21"/>
<wire x1="7.639" y1="8.89" x2="8.89" y2="8.89" width="0.12" layer="21"/>
<wire x1="8.89" y1="8.89" x2="8.89" y2="7.639" width="0.12" layer="21"/>
<wire x1="7.639" y1="-8.89" x2="8.89" y2="-8.89" width="0.12" layer="21"/>
<wire x1="8.89" y1="-8.89" x2="8.89" y2="-7.639" width="0.12" layer="21"/>
<wire x1="8.89" y1="8.89" x2="8.89" y2="-8.89" width="0.12" layer="51"/>
<wire x1="8.89" y1="-8.89" x2="-8.89" y2="-8.89" width="0.12" layer="51"/>
<wire x1="-8.89" y1="-8.89" x2="-8.89" y2="8.89" width="0.12" layer="51"/>
<wire x1="-8.89" y1="8.89" x2="8.89" y2="8.89" width="0.12" layer="51"/>
<smd name="1" x="-7" y="-8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="2" x="-5" y="-8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="3" x="-3" y="-8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="4" x="-1" y="-8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="5" x="1" y="-8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="6" x="3" y="-8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="7" x="5" y="-8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="8" x="7" y="-8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="9" x="8.7911" y="-7" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="10" x="8.7911" y="-5" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="11" x="8.7911" y="-3" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="12" x="8.7911" y="-1" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="13" x="8.7911" y="1" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="14" x="8.7911" y="3" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="15" x="8.7911" y="5" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="16" x="8.7911" y="7" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="17" x="7" y="8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="18" x="5" y="8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="19" x="3" y="8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="20" x="1" y="8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="21" x="-1" y="8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="22" x="-3" y="8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="23" x="-5" y="8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="24" x="-7" y="8.7911" dx="1.535" dy="0.77" layer="1" rot="R90"/>
<smd name="25" x="-8.7911" y="7" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="26" x="-8.7911" y="5" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="27" x="-8.7911" y="3" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="28" x="-8.7911" y="1" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="29" x="-8.7911" y="-1" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="30" x="-8.7911" y="-3" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="31" x="-8.7911" y="-5" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<smd name="32" x="-8.7911" y="-7" dx="1.535" dy="0.77" layer="1" rot="R180"/>
<text x="-6.35" y="11.1461" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>
<text x="1.27" y="11.1461" size="1.27" layer="27" rot="R180" align="top-center">&gt;VALUE</text>
<rectangle x1="-7.62" y1="-7.62" x2="7.62" y2="7.62" layer="39"/>
</package>
</packages>
<packages3d>
<package3d name="QFN200P1777X1777X200-32N" urn="urn:adsk.eagle:package:36578306/1" type="model">
<description>32-QFN, 2.00 mm pitch, 17.77 X 17.77 X 2.00 mm body
&lt;p&gt;32-pin QFN package with 2.00 mm pitch with body size 17.77 X 17.77 X 2.00 mm&lt;/p&gt;</description>
<packageinstances>
<packageinstance name="QFN200P1777X1777X200-32N"/>
</packageinstances>
</package3d>
</packages3d>
<symbols>
<symbol name="ICESTAMP1K">
<description>iCEStamp1K. Stamp size iCE40LP1K FPGA board. With on board Vcore (1v2) regulator. Castellated holes allow you to solder this board directly on the larger PCB. This way you can reduce the cost of PCB production.</description>
<wire x1="-25.4" y1="25.4" x2="-10.16" y2="25.4" width="0.254" layer="94"/>
<wire x1="-10.16" y1="25.4" x2="25.4" y2="25.4" width="0.254" layer="94"/>
<wire x1="25.4" y1="25.4" x2="25.4" y2="-25.4" width="0.254" layer="94"/>
<wire x1="25.4" y1="-25.4" x2="-25.4" y2="-25.4" width="0.254" layer="94"/>
<wire x1="-25.4" y1="-25.4" x2="-25.4" y2="15.24" width="0.254" layer="94"/>
<pin name="E2" x="-17.78" y="-27.94" length="short" rot="R90"/>
<pin name="GND" x="-12.7" y="-27.94" length="short" rot="R90"/>
<pin name="VCC" x="-7.62" y="-27.94" length="short" rot="R90"/>
<pin name="F2" x="-2.54" y="-27.94" length="short" rot="R90"/>
<pin name="E3" x="2.54" y="-27.94" length="short" rot="R90"/>
<pin name="F3" x="7.62" y="-27.94" length="short" rot="R90"/>
<pin name="CRESET" x="12.7" y="-27.94" length="short" rot="R90"/>
<pin name="SO" x="17.78" y="-27.94" length="short" rot="R90"/>
<pin name="SI" x="27.94" y="-17.78" length="short" rot="R180"/>
<pin name="SCK" x="27.94" y="-12.7" length="short" rot="R180"/>
<pin name="E6" x="27.94" y="-7.62" length="short" rot="R180"/>
<pin name="SCE" x="27.94" y="-2.54" length="short" rot="R180"/>
<pin name="D6" x="27.94" y="2.54" length="short" rot="R180"/>
<pin name="C5" x="27.94" y="7.62" length="short" rot="R180"/>
<pin name="C6" x="27.94" y="12.7" length="short" rot="R180"/>
<pin name="B5" x="27.94" y="17.78" length="short" rot="R180"/>
<pin name="B6" x="17.78" y="27.94" length="short" rot="R270"/>
<pin name="B4" x="12.7" y="27.94" length="short" rot="R270"/>
<pin name="CDONE" x="7.62" y="27.94" length="short" rot="R270"/>
<pin name="A3" x="2.54" y="27.94" length="short" rot="R270"/>
<pin name="B3" x="-2.54" y="27.94" length="short" rot="R270"/>
<pin name="A2" x="-7.62" y="27.94" length="short" rot="R270"/>
<pin name="A1" x="-27.94" y="12.7" length="short"/>
<pin name="B1" x="-27.94" y="7.62" length="short"/>
<pin name="C2" x="-27.94" y="2.54" length="short"/>
<pin name="C1" x="-27.94" y="-2.54" length="short"/>
<pin name="C3" x="-27.94" y="-7.62" length="short"/>
<pin name="D1" x="-27.94" y="-12.7" length="short"/>
<pin name="E1" x="-27.94" y="-17.78" length="short"/>
<text x="-10.16" y="10.16" size="1.778" layer="94">iCEStamp1K board</text>
<wire x1="-25.4" y1="15.24" x2="-25.4" y2="25.4" width="0.254" layer="94"/>
<wire x1="24.13" y1="0" x2="15.24" y2="0" width="0.254" layer="94"/>
<wire x1="15.24" y1="0" x2="15.24" y2="-24.13" width="0.254" layer="94"/>
<wire x1="24.13" y1="-5.08" x2="20.32" y2="-5.08" width="0.254" layer="94"/>
<wire x1="20.32" y1="-5.08" x2="20.32" y2="-10.16" width="0.254" layer="94"/>
<wire x1="20.32" y1="-10.16" x2="24.13" y2="-10.16" width="0.254" layer="94"/>
<wire x1="24.13" y1="-10.16" x2="24.13" y2="-24.13" width="0.254" layer="94"/>
<wire x1="24.13" y1="-24.13" x2="15.24" y2="-24.13" width="0.254" layer="94"/>
<text x="17.78" y="-17.78" size="1.27" layer="94" rot="R90">Configuration SPI</text>
<wire x1="24.13" y1="0" x2="24.13" y2="-5.08" width="0.254" layer="94"/>
<text x="-10.16" y="7.62" size="1.27" layer="94">Vcc 2v5 - 3v3</text>
<text x="-10.16" y="3.81" size="1.27" layer="94">Global IO for clock
A3, B3, B4, C1, C5, D1, F2</text>
<text x="-17.78" y="-15.24" size="1.27" layer="94">Vcc pins and GND pins are internally 
connected within iCEStamp1k board</text>
<circle x="-20.32" y="-22.86" radius="1.27" width="0.254" layer="94"/>
<text x="-22.86" y="17.78" size="1.27" layer="94">VCC and GND 
omitted</text>
<wire x1="-25.4" y1="15.24" x2="-10.16" y2="15.24" width="0.254" layer="94"/>
<wire x1="-10.16" y1="15.24" x2="-10.16" y2="25.4" width="0.254" layer="94"/>
</symbol>
<symbol name="ICESTAMPUL1K">
<description>iCEStampUL1K. Low power alternative to iCEStamp1k. Stamp size iCE40UL1K FPGA board. With on board Vcore (1v2) regulator. Castellated holes allow you to solder this board directly on the larger PCB. This way you can reduce the cost of PCB production.</description>
<wire x1="-25.4" y1="25.4" x2="-10.16" y2="25.4" width="0.254" layer="94"/>
<wire x1="-10.16" y1="25.4" x2="25.4" y2="25.4" width="0.254" layer="94"/>
<wire x1="25.4" y1="25.4" x2="25.4" y2="-25.4" width="0.254" layer="94"/>
<wire x1="25.4" y1="-25.4" x2="-25.4" y2="-25.4" width="0.254" layer="94"/>
<wire x1="-25.4" y1="-25.4" x2="-25.4" y2="15.24" width="0.254" layer="94"/>
<pin name="E2" x="-17.78" y="-27.94" length="short" rot="R90"/>
<pin name="GND" x="-12.7" y="-27.94" length="short" rot="R90"/>
<pin name="VCC" x="-7.62" y="-27.94" length="short" rot="R90"/>
<pin name="F1" x="-2.54" y="-27.94" length="short" rot="R90"/>
<pin name="F2" x="2.54" y="-27.94" length="short" rot="R90"/>
<pin name="F3" x="7.62" y="-27.94" length="short" rot="R90"/>
<pin name="CRESET" x="12.7" y="-27.94" length="short" rot="R90"/>
<pin name="SO" x="17.78" y="-27.94" length="short" rot="R90"/>
<pin name="SI" x="27.94" y="-17.78" length="short" rot="R180"/>
<pin name="SCK" x="27.94" y="-12.7" length="short" rot="R180"/>
<pin name="CDONE" x="27.94" y="-7.62" length="short" rot="R180"/>
<pin name="SCE" x="27.94" y="-2.54" length="short" rot="R180"/>
<pin name="D6" x="27.94" y="2.54" length="short" rot="R180"/>
<pin name="C6" x="27.94" y="7.62" length="short" rot="R180"/>
<pin name="B6" x="27.94" y="12.7" length="short" rot="R180"/>
<pin name="B5" x="27.94" y="17.78" length="short" rot="R180"/>
<pin name="IRLED" x="17.78" y="27.94" length="short" rot="R270"/>
<pin name="A5" x="12.7" y="27.94" length="short" rot="R270"/>
<pin name="A4" x="7.62" y="27.94" length="short" rot="R270"/>
<pin name="A3" x="2.54" y="27.94" length="short" rot="R270"/>
<pin name="B2" x="-2.54" y="27.94" length="short" rot="R270"/>
<pin name="RGB0" x="-7.62" y="27.94" length="short" rot="R270"/>
<pin name="RGB2" x="-27.94" y="12.7" length="short"/>
<pin name="RGB1" x="-27.94" y="7.62" length="short"/>
<pin name="C2" x="-27.94" y="2.54" length="short"/>
<pin name="C1" x="-27.94" y="-2.54" length="short"/>
<pin name="D1" x="-27.94" y="-7.62" length="short"/>
<pin name="D2" x="-27.94" y="-12.7" length="short"/>
<pin name="E1" x="-27.94" y="-17.78" length="short"/>
<text x="-10.16" y="10.16" size="1.778" layer="94">iCEStampUL1K board</text>
<wire x1="-25.4" y1="15.24" x2="-25.4" y2="25.4" width="0.254" layer="94"/>
<wire x1="24.13" y1="0" x2="15.24" y2="0" width="0.254" layer="94"/>
<wire x1="15.24" y1="0" x2="15.24" y2="-24.13" width="0.254" layer="94"/>
<wire x1="24.13" y1="0" x2="24.13" y2="-24.13" width="0.254" layer="94"/>
<wire x1="24.13" y1="-24.13" x2="15.24" y2="-24.13" width="0.254" layer="94"/>
<text x="17.78" y="-17.78" size="1.27" layer="94" rot="R90">Configuration SPI</text>
<text x="-10.16" y="7.62" size="1.27" layer="94">Vcc 2v5 - 3v3</text>
<text x="-12.7" y="-6.35" size="1.27" layer="94">Internal 10kHz low power osc
Internal 48MHz High speed osc</text>
<text x="-17.78" y="-15.24" size="1.27" layer="94">Vcc pins and GND pins are internally 
connected within iCEStampUL1k board</text>
<circle x="-20.32" y="-22.86" radius="1.27" width="0.254" layer="94"/>
<text x="-22.86" y="17.78" size="1.27" layer="94">VCC and GND 
omitted</text>
<wire x1="-25.4" y1="15.24" x2="-10.16" y2="15.24" width="0.254" layer="94"/>
<wire x1="-10.16" y1="15.24" x2="-10.16" y2="25.4" width="0.254" layer="94"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="ICESTAMP1K">
<description>iCEStamp1K. Stamp size iCE40LP1K FPGA board. With on board Vcore (1v2) regulator. Castellated holes allow you to solder this board directly on the larger PCB. This way you can reduce the cost of PCB production.</description>
<gates>
<gate name="G$1" symbol="ICESTAMP1K" x="0" y="0"/>
</gates>
<devices>
<device name="" package="QFN200P1777X1777X200-32N">
<connects>
<connect gate="G$1" pin="A1" pad="26"/>
<connect gate="G$1" pin="A2" pad="22"/>
<connect gate="G$1" pin="A3" pad="20"/>
<connect gate="G$1" pin="B1" pad="27"/>
<connect gate="G$1" pin="B3" pad="21"/>
<connect gate="G$1" pin="B4" pad="18"/>
<connect gate="G$1" pin="B5" pad="16"/>
<connect gate="G$1" pin="B6" pad="17"/>
<connect gate="G$1" pin="C1" pad="29"/>
<connect gate="G$1" pin="C2" pad="28"/>
<connect gate="G$1" pin="C3" pad="30"/>
<connect gate="G$1" pin="C5" pad="14"/>
<connect gate="G$1" pin="C6" pad="15"/>
<connect gate="G$1" pin="CDONE" pad="19"/>
<connect gate="G$1" pin="CRESET" pad="7"/>
<connect gate="G$1" pin="D1" pad="31"/>
<connect gate="G$1" pin="D6" pad="13"/>
<connect gate="G$1" pin="E1" pad="32"/>
<connect gate="G$1" pin="E2" pad="1" route="any"/>
<connect gate="G$1" pin="E3" pad="5"/>
<connect gate="G$1" pin="E6" pad="11"/>
<connect gate="G$1" pin="F2" pad="4"/>
<connect gate="G$1" pin="F3" pad="6"/>
<connect gate="G$1" pin="GND" pad="2 23 24"/>
<connect gate="G$1" pin="SCE" pad="12"/>
<connect gate="G$1" pin="SCK" pad="10"/>
<connect gate="G$1" pin="SI" pad="9"/>
<connect gate="G$1" pin="SO" pad="8"/>
<connect gate="G$1" pin="VCC" pad="3 25"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:36578306/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="ICESTAMPUL1K">
<description>iCEStampUL1K. Low power alternative to iCEStamp1k. Stamp size iCE40UL1K FPGA board. With on board Vcore (1v2) regulator. Castellated holes allow you to solder this board directly on the larger PCB. This way you can reduce the cost of PCB production.</description>
<gates>
<gate name="G$1" symbol="ICESTAMPUL1K" x="0" y="0"/>
</gates>
<devices>
<device name="" package="QFN200P1777X1777X200-32N">
<connects>
<connect gate="G$1" pin="A3" pad="20"/>
<connect gate="G$1" pin="A4" pad="19"/>
<connect gate="G$1" pin="A5" pad="18"/>
<connect gate="G$1" pin="B2" pad="21"/>
<connect gate="G$1" pin="B5" pad="16"/>
<connect gate="G$1" pin="B6" pad="15"/>
<connect gate="G$1" pin="C1" pad="29"/>
<connect gate="G$1" pin="C2" pad="28"/>
<connect gate="G$1" pin="C6" pad="14"/>
<connect gate="G$1" pin="CDONE" pad="11"/>
<connect gate="G$1" pin="CRESET" pad="7"/>
<connect gate="G$1" pin="D1" pad="30"/>
<connect gate="G$1" pin="D2" pad="31"/>
<connect gate="G$1" pin="D6" pad="13"/>
<connect gate="G$1" pin="E1" pad="32"/>
<connect gate="G$1" pin="E2" pad="1"/>
<connect gate="G$1" pin="F1" pad="4"/>
<connect gate="G$1" pin="F2" pad="5"/>
<connect gate="G$1" pin="F3" pad="6"/>
<connect gate="G$1" pin="GND" pad="2 23 24"/>
<connect gate="G$1" pin="IRLED" pad="17"/>
<connect gate="G$1" pin="RGB0" pad="22"/>
<connect gate="G$1" pin="RGB1" pad="27"/>
<connect gate="G$1" pin="RGB2" pad="26"/>
<connect gate="G$1" pin="SCE" pad="12"/>
<connect gate="G$1" pin="SCK" pad="10"/>
<connect gate="G$1" pin="SI" pad="9"/>
<connect gate="G$1" pin="SO" pad="8"/>
<connect gate="G$1" pin="VCC" pad="3 25"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:36578306/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
<compatibility>
<note version="6.3" minversion="6.2.2" severity="warning">
Since Version 6.2.2 text objects can contain more than one line,
which will not be processed correctly with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports URNs for individual library
assets (packages, symbols, and devices). The URNs of those assets
will not be understood (or retained) with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports the association of 3D packages
with devices in libraries, schematics, and board files. Those 3D
packages will not be understood (or retained) with this version.
</note>
</compatibility>
</eagle>
