// Seed: 1654863933
module module_0 (
    output wand id_0,
    input supply1 module_0,
    input tri id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    output supply0 id_7
);
  assign id_5 = 1;
  assign id_3 = id_1 - id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wor id_2,
    output wand id_3,
    output logic id_4,
    output logic id_5,
    input wire id_6,
    input uwire id_7,
    input logic id_8,
    input supply1 id_9
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_1,
      id_1,
      id_3,
      id_7,
      id_1
  );
  assign modCall_1.type_5 = 0;
  always
    if (id_7) begin : LABEL_0
      id_3 = id_0 - id_9;
      id_4 <= 1'b0;
      $display(id_0);
    end else begin : LABEL_0
      id_5 <= id_8;
    end
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
endmodule
