

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_77_2'
================================================================
* Date:           Tue Nov 25 01:19:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_2  |       10|       10|         2|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     99|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     61|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     61|    153|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln77_fu_101_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln77_fu_90_p2   |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln78_fu_123_p2  |      icmp|   0|  0|  23|          16|          16|
    |max_idx_3_fu_140_p3  |    select|   0|  0|  32|           1|          32|
    |max_val_2_fu_129_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  99|          27|          71|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    4|          8|
    |i_fu_42                           |   9|          2|    4|          8|
    |max_idx_fu_38                     |   9|          2|   32|         64|
    |max_val_1_fu_34                   |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   58|        116|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_179                       |   4|   0|    4|          0|
    |i_fu_42                           |   4|   0|    4|          0|
    |icmp_ln77_reg_184                 |   1|   0|    1|          0|
    |max_idx_fu_38                     |  32|   0|   32|          0|
    |max_val_1_fu_34                   |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  61|   0|   61|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_77_2|  return value|
|max_val             |   in|   16|     ap_none|                               max_val|        scalar|
|output_r_address0   |  out|    4|   ap_memory|                              output_r|         array|
|output_r_ce0        |  out|    1|   ap_memory|                              output_r|         array|
|output_r_q0         |   in|   16|   ap_memory|                              output_r|         array|
|max_idx_out         |  out|    4|      ap_vld|                           max_idx_out|       pointer|
|max_idx_out_ap_vld  |  out|    1|      ap_vld|                           max_idx_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 5 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_idx = alloca i32 1" [mlp.cpp:75->mlp.cpp:95]   --->   Operation 6 'alloca' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %max_val"   --->   Operation 8 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln77 = store i4 1, i4 %i" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 9 'store' 'store_ln77' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln75 = store i32 0, i32 %max_idx" [mlp.cpp:75->mlp.cpp:95]   --->   Operation 10 'store' 'store_ln75' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln76 = store i16 %max_val_read, i16 %max_val_1" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 11 'store' 'store_ln76' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln77 = icmp_eq  i4 %i_1, i4 10" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 14 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.body13.i.split, void %_Z16mlp_demo_predicti.exit.exitStub" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 15 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %i_1" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 16 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln77" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 17 'getelementptr' 'output_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.15ns)   --->   "%output_load = load i4 %output_addr" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 18 'load' 'output_load' <Predicate = (!icmp_ln77)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (1.77ns)   --->   "%add_ln77 = add i4 %i_1, i4 1" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 19 'add' 'add_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln77 = store i4 %add_ln77, i4 %i" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 20 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%max_idx_2 = load i32 %max_idx" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 21 'load' 'max_idx_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %max_idx_2" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 22 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%max_val_1_load = load i16 %max_val_1" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 23 'load' 'max_val_1_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 24 'specpipeline' 'specpipeline_ln76' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln76' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 26 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:2.15ns O:2.15ns )   --->   "%output_load = load i4 %output_addr" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 27 'load' 'output_load' <Predicate = (!icmp_ln77)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 28 [1/1] (2.14ns)   --->   "%icmp_ln78 = icmp_sgt  i16 %output_load, i16 %max_val_1_load" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 28 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln77)> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.29ns)   --->   "%max_val_2 = select i1 %icmp_ln78, i16 %output_load, i16 %max_val_1_load" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 29 'select' 'max_val_2' <Predicate = (!icmp_ln77)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i4 %i_1" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 30 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%max_idx_3 = select i1 %icmp_ln78, i32 %zext_ln78, i32 %max_idx_2" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 31 'select' 'max_idx_3' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln75 = store i32 %max_idx_3, i32 %max_idx" [mlp.cpp:75->mlp.cpp:95]   --->   Operation 32 'store' 'store_ln75' <Predicate = (!icmp_ln77)> <Delay = 1.61>
ST_2 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln76 = store i16 %max_val_2, i16 %max_val_1" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 33 'store' 'store_ln76' <Predicate = (!icmp_ln77)> <Delay = 1.61>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body13.i" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 34 'br' 'br_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %max_idx_out, i4 %trunc_ln77" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 35 'write' 'write_ln77' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_idx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val_1              (alloca           ) [ 011]
max_idx                (alloca           ) [ 011]
i                      (alloca           ) [ 010]
max_val_read           (read             ) [ 000]
store_ln77             (store            ) [ 000]
store_ln75             (store            ) [ 000]
store_ln76             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 011]
icmp_ln77              (icmp             ) [ 011]
br_ln77                (br               ) [ 000]
zext_ln77              (zext             ) [ 000]
output_addr            (getelementptr    ) [ 011]
add_ln77               (add              ) [ 000]
store_ln77             (store            ) [ 000]
max_idx_2              (load             ) [ 000]
trunc_ln77             (trunc            ) [ 000]
max_val_1_load         (load             ) [ 000]
specpipeline_ln76      (specpipeline     ) [ 000]
speclooptripcount_ln76 (speclooptripcount) [ 000]
specloopname_ln77      (specloopname     ) [ 000]
output_load            (load             ) [ 000]
icmp_ln78              (icmp             ) [ 000]
max_val_2              (select           ) [ 000]
zext_ln78              (zext             ) [ 000]
max_idx_3              (select           ) [ 000]
store_ln75             (store            ) [ 000]
store_ln76             (store            ) [ 000]
br_ln77                (br               ) [ 000]
write_ln77             (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_idx_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_idx_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="max_val_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="max_idx_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_idx/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="max_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln77_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="output_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln77_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln75_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln76_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_1_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln77_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln77_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln77_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln77_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="max_idx_2_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_idx_2/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln77_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="max_val_1_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln78_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="max_val_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="0"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln78_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="max_idx_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_idx_3/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln75_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln76_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="1"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="max_val_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="max_idx_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_idx "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln77_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="188" class="1005" name="output_addr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="46" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="127"><net_src comp="66" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="66" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="120" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="145"><net_src comp="123" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="137" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="112" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="129" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="34" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="168"><net_src comp="38" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="175"><net_src comp="42" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="182"><net_src comp="87" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="187"><net_src comp="90" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="59" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_idx_out | {2 }
 - Input state : 
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_77_2 : max_val | {1 }
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_77_2 : output_r | {1 2 }
  - Chain level:
	State 1
		store_ln77 : 1
		store_ln75 : 1
		i_1 : 1
		icmp_ln77 : 2
		br_ln77 : 3
		zext_ln77 : 2
		output_addr : 3
		output_load : 4
		add_ln77 : 2
		store_ln77 : 3
	State 2
		trunc_ln77 : 1
		icmp_ln78 : 1
		max_val_2 : 2
		max_idx_3 : 2
		store_ln75 : 3
		store_ln76 : 3
		write_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |     max_val_2_fu_129    |    0    |    16   |
|          |     max_idx_3_fu_140    |    0    |    32   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln77_fu_90     |    0    |    13   |
|          |     icmp_ln78_fu_123    |    0    |    23   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln77_fu_101     |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   | max_val_read_read_fu_46 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln77_write_fu_52 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln77_fu_96     |    0    |    0    |
|          |     zext_ln78_fu_137    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln77_fu_115    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    97   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_179    |    4   |
|     i_reg_172     |    4   |
| icmp_ln77_reg_184 |    1   |
|  max_idx_reg_165  |   32   |
| max_val_1_reg_158 |   16   |
|output_addr_reg_188|    4   |
+-------------------+--------+
|       Total       |   61   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||   1.61  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   97   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   61   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   61   |   106  |
+-----------+--------+--------+--------+
