INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/pipelined_design_16_bit/pipelined_design_16_bit.sim/sim_1/impl/timing/xsim/test_pipeline_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module stage
INFO: [VRFC 10-311] analyzing module stage__parameterized1
INFO: [VRFC 10-311] analyzing module stage__parameterized11
INFO: [VRFC 10-311] analyzing module stage__parameterized13
INFO: [VRFC 10-311] analyzing module stage__parameterized15
INFO: [VRFC 10-311] analyzing module stage__parameterized17
INFO: [VRFC 10-311] analyzing module stage__parameterized19
INFO: [VRFC 10-311] analyzing module stage__parameterized21
INFO: [VRFC 10-311] analyzing module stage__parameterized23
INFO: [VRFC 10-311] analyzing module stage__parameterized25
INFO: [VRFC 10-311] analyzing module stage__parameterized27
INFO: [VRFC 10-311] analyzing module stage__parameterized3
INFO: [VRFC 10-311] analyzing module stage__parameterized5
INFO: [VRFC 10-311] analyzing module stage__parameterized7
INFO: [VRFC 10-311] analyzing module stage__parameterized9
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
