Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 11:11:37 2018
| Host         : Owner-VAIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 19 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.076        0.000                      0                 1472        0.079        0.000                      0                 1472        4.020        0.000                       0                   627  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[0]  {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[1]  {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[2]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   0.076        0.000                      0                 1001        0.130        0.000                      0                 1001        4.020        0.000                       0                   587  
  MAINFSM/FSM_STATE[0]                                                                                                                                                    4.500        0.000                       0                    40  
  MAINFSM/FSM_STATE[1]                                                                                                                                                    4.500        0.000                       0                    40  
  MAINFSM/FSM_STATE[2]                                                                                                                                                    4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MAINFSM/FSM_STATE[0]  sys_clk_pin                 0.696        0.000                      0                  331        0.163        0.000                      0                  331  
MAINFSM/FSM_STATE[1]  sys_clk_pin                 0.821        0.000                      0                  331        0.143        0.000                      0                  331  
MAINFSM/FSM_STATE[2]  sys_clk_pin                 0.943        0.000                      0                  331        0.079        0.000                      0                  331  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[0]        1.473        0.000                      0                    1        1.528        0.000                      0                    1  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[1]        0.796        0.000                      0                    1        2.399        0.000                      0                    1  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[2]        1.184        0.000                      0                    1        1.921        0.000                      0                    1  
**async_default**     MAINFSM/FSM_STATE[0]  sys_clk_pin                 1.643        0.000                      0                   39        0.483        0.000                      0                   39  
**async_default**     MAINFSM/FSM_STATE[1]  sys_clk_pin                 1.540        0.000                      0                   39        0.493        0.000                      0                   39  
**async_default**     MAINFSM/FSM_STATE[2]  sys_clk_pin                 1.678        0.000                      0                   39        0.751        0.000                      0                   39  
**async_default**     sys_clk_pin           sys_clk_pin                 0.238        0.000                      0                  442        0.089        0.000                      0                  442  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 2.030ns (20.561%)  route 7.843ns (79.439%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.566     5.087    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X29Y6          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.419     5.506 r  VGA/VGA_SYNC/current_ver_pos_reg[5]/Q
                         net (fo=10, routed)          0.879     6.386    VGA/VGA_SYNC/current_ver_pos_reg__0[5]
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.299     6.685 r  VGA/VGA_SYNC/i__i_6__2/O
                         net (fo=8, routed)           0.437     7.122    VGA/VGA_SYNC/i__i_6__2_n_0
    SLICE_X29Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.246 f  VGA/VGA_SYNC/i__i_5__1/O
                         net (fo=48, routed)          0.957     8.203    VGA/VGA_SYNC/count_reg[1]_2
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  VGA/VGA_SYNC/i__i_1__3/O
                         net (fo=78, routed)          1.163     9.490    VGA/Border/current_ver_pos_reg[8]_11
    SLICE_X28Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.614 r  VGA/Border/red[3]_i_458/O
                         net (fo=5, routed)           0.566    10.180    VGA/Border/red_reg[3]_104
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.118    10.298 r  VGA/Border/red[3]_i_303/O
                         net (fo=11, routed)          1.132    11.430    VGA/VGA_SYNC/current_hor_pos_reg[0]_2
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.326    11.756 f  VGA/VGA_SYNC/red[3]_i_123/O
                         net (fo=3, routed)           0.685    12.441    VGA/VGA_SYNC/red[3]_i_123_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.565 r  VGA/VGA_SYNC/red[3]_i_46/O
                         net (fo=1, routed)           0.797    13.362    VGA/VGA_SYNC/red[3]_i_46_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.124    13.486 r  VGA/VGA_SYNC/red[3]_i_14/O
                         net (fo=1, routed)           0.729    14.215    VGA/Border/Horizontal/draw_pulse_reg[3]_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.339 r  VGA/Border/Horizontal/red[3]_i_3/O
                         net (fo=1, routed)           0.497    14.836    VGA/VGA_SYNC/draw_pulse_reg[4]
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  VGA/VGA_SYNC/red[3]_i_1__8/O
                         net (fo=1, routed)           0.000    14.960    VGA/Border/Horizontal/red_reg[3]_98
    SLICE_X32Y15         FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.439    14.780    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X32Y15         FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y15         FDPE (Setup_fdpe_C_D)        0.031    15.036    VGA/Border/Horizontal/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Vertical/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 1.824ns (19.067%)  route 7.742ns (80.933%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.565     5.086    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X29Y8          FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 f  VGA/VGA_SYNC/current_ver_pos_reg[1]/Q
                         net (fo=48, routed)          0.873     6.415    VGA/VGA_SYNC/count_reg[1]_0[1]
    SLICE_X29Y7          LUT5 (Prop_lut5_I1_O)        0.124     6.539 r  VGA/VGA_SYNC/i__i_6__3/O
                         net (fo=7, routed)           0.477     7.016    VGA/VGA_SYNC/i__i_6__3_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.140 r  VGA/VGA_SYNC/i__i_6__1/O
                         net (fo=25, routed)          1.032     8.173    VGA/VGA_SYNC/i__i_6__1_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  VGA/VGA_SYNC/i__i_2__11/O
                         net (fo=157, routed)         1.901    10.197    VGA/Border/current_ver_pos_reg[8]_23
    SLICE_X14Y5          LUT4 (Prop_lut4_I1_O)        0.152    10.349 r  VGA/Border/i__i_2__14/O
                         net (fo=6, routed)           1.101    11.450    VGA/Border/Vertical/Left_Pulses[9].pulse_n/high/current_ver_pos_reg[1]
    SLICE_X8Y2           LUT5 (Prop_lut5_I1_O)        0.348    11.798 r  VGA/Border/Vertical/Left_Pulses[9].pulse_n/high/i_/i_/i_/O
                         net (fo=1, routed)           0.716    12.514    VGA/VGA_SYNC/i_red4_132[0]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.638 r  VGA/VGA_SYNC/red[3]_i_76__0/O
                         net (fo=1, routed)           0.343    12.981    VGA/VGA_SYNC/red[3]_i_76__0_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    13.105 r  VGA/VGA_SYNC/red[3]_i_24__0/O
                         net (fo=1, routed)           0.752    13.857    VGA/VGA_SYNC/red[3]_i_24__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I4_O)        0.124    13.981 r  VGA/VGA_SYNC/red[3]_i_4__0/O
                         net (fo=1, routed)           0.547    14.529    VGA/VGA_SYNC/red[3]_i_4__0_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.124    14.653 r  VGA/VGA_SYNC/red[3]_i_1__0__0/O
                         net (fo=1, routed)           0.000    14.653    VGA/Border/Vertical/p_0_in[0]
    SLICE_X13Y7          FDPE                                         r  VGA/Border/Vertical/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.449    14.790    VGA/Border/Vertical/clk_IBUF_BUFG
    SLICE_X13Y7          FDPE                                         r  VGA/Border/Vertical/red_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X13Y7          FDPE (Setup_fdpe_C_D)        0.031    15.046    VGA/Border/Vertical/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.253ns  (logic 1.588ns (25.391%)  route 4.666ns (74.609%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=456, routed)         3.730    12.194    MAINFSM/Delayer/fourHzClock/reset_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.318 r  MAINFSM/Delayer/fourHzClock/current_count[0]_i_1/O
                         net (fo=28, routed)          0.935    13.253    MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.504    14.845    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[24]/C
                         clock pessimism              0.000    14.845    
                         clock uncertainty           -0.035    14.810    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    14.286    MAINFSM/Delayer/fourHzClock/current_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.253ns  (logic 1.588ns (25.391%)  route 4.666ns (74.609%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=456, routed)         3.730    12.194    MAINFSM/Delayer/fourHzClock/reset_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.318 r  MAINFSM/Delayer/fourHzClock/current_count[0]_i_1/O
                         net (fo=28, routed)          0.935    13.253    MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.504    14.845    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[25]/C
                         clock pessimism              0.000    14.845    
                         clock uncertainty           -0.035    14.810    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    14.286    MAINFSM/Delayer/fourHzClock/current_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.253ns  (logic 1.588ns (25.391%)  route 4.666ns (74.609%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=456, routed)         3.730    12.194    MAINFSM/Delayer/fourHzClock/reset_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.318 r  MAINFSM/Delayer/fourHzClock/current_count[0]_i_1/O
                         net (fo=28, routed)          0.935    13.253    MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.504    14.845    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[26]/C
                         clock pessimism              0.000    14.845    
                         clock uncertainty           -0.035    14.810    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    14.286    MAINFSM/Delayer/fourHzClock/current_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.253ns  (logic 1.588ns (25.391%)  route 4.666ns (74.609%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=456, routed)         3.730    12.194    MAINFSM/Delayer/fourHzClock/reset_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.318 r  MAINFSM/Delayer/fourHzClock/current_count[0]_i_1/O
                         net (fo=28, routed)          0.935    13.253    MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.504    14.845    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[27]/C
                         clock pessimism              0.000    14.845    
                         clock uncertainty           -0.035    14.810    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    14.286    MAINFSM/Delayer/fourHzClock/current_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.240ns  (logic 1.588ns (25.444%)  route 4.653ns (74.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=456, routed)         3.730    12.194    MAINFSM/Delayer/fourHzClock/reset_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.318 r  MAINFSM/Delayer/fourHzClock/current_count[0]_i_1/O
                         net (fo=28, routed)          0.922    13.240    MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508    14.849    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[0]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.290    MAINFSM/Delayer/fourHzClock/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.240ns  (logic 1.588ns (25.444%)  route 4.653ns (74.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=456, routed)         3.730    12.194    MAINFSM/Delayer/fourHzClock/reset_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.318 r  MAINFSM/Delayer/fourHzClock/current_count[0]_i_1/O
                         net (fo=28, routed)          0.922    13.240    MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508    14.849    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[1]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.290    MAINFSM/Delayer/fourHzClock/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.240ns  (logic 1.588ns (25.444%)  route 4.653ns (74.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=456, routed)         3.730    12.194    MAINFSM/Delayer/fourHzClock/reset_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.318 r  MAINFSM/Delayer/fourHzClock/current_count[0]_i_1/O
                         net (fo=28, routed)          0.922    13.240    MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508    14.849    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[2]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.290    MAINFSM/Delayer/fourHzClock/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.240ns  (logic 1.588ns (25.444%)  route 4.653ns (74.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=456, routed)         3.730    12.194    MAINFSM/Delayer/fourHzClock/reset_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.318 r  MAINFSM/Delayer/fourHzClock/current_count[0]_i_1/O
                         net (fo=28, routed)          0.922    13.240    MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508    14.849    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[3]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.290    MAINFSM/Delayer/fourHzClock/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.582     1.465    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  MAINFSM/Delayer/PRNGNumber_reg[15]/Q
                         net (fo=3, routed)           0.138     1.745    MAINFSM/Delayer/PRNGNumber_reg_n_0_[15]
    SLICE_X6Y24          SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.848     1.975    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X6Y24          SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X6Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.614    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.085%)  route 0.130ns (47.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.584     1.467    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  AVERAGE/sumvalue3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  AVERAGE/sumvalue3_reg[8]/Q
                         net (fo=2, routed)           0.130     1.738    AVERAGE/averagevalue3_reg[10]_0[5]
    SLICE_X3Y21          FDCE                                         r  AVERAGE/averagevalue3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.854     1.981    AVERAGE/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  AVERAGE/averagevalue3_reg[5]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.075     1.578    AVERAGE/averagevalue3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MAINFSM/button3counter/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.593     1.476    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  MAINFSM/button3counter/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MAINFSM/button3counter/current_count_reg[0]/Q
                         net (fo=7, routed)           0.120     1.737    MAINFSM/button3counter/current_count_reg_n_0_[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.048     1.785 r  MAINFSM/button3counter/current_count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.785    MAINFSM/button3counter/plusOp__1[2]
    SLICE_X2Y10          FDRE                                         r  MAINFSM/button3counter/current_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  MAINFSM/button3counter/current_count_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.131     1.620    MAINFSM/button3counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  AVERAGE/sumvalue2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  AVERAGE/sumvalue2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.736    AVERAGE/averagevalue2_reg[10]_0[4]
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue2_reg[4]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.063     1.568    AVERAGE/averagevalue2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MAINFSM/button3counter/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.593     1.476    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  MAINFSM/button3counter/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MAINFSM/button3counter/current_count_reg[0]/Q
                         net (fo=7, routed)           0.120     1.737    MAINFSM/button3counter/current_count_reg_n_0_[0]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.782 r  MAINFSM/button3counter/current_count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.782    MAINFSM/button3counter/plusOp__1[1]
    SLICE_X2Y10          FDRE                                         r  MAINFSM/button3counter/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  MAINFSM/button3counter/current_count_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.120     1.609    MAINFSM/button3counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  AVERAGE/sumvalue3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue3_reg[13]/Q
                         net (fo=2, routed)           0.123     1.730    AVERAGE/averagevalue3_reg[10]_0[10]
    SLICE_X5Y22          FDCE                                         r  AVERAGE/averagevalue3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.851     1.978    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  AVERAGE/averagevalue3_reg[10]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.075     1.554    AVERAGE/averagevalue3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AVERAGE/averagevalue4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.581     1.464    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  AVERAGE/averagevalue4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  AVERAGE/averagevalue4_reg[7]/Q
                         net (fo=1, routed)           0.126     1.731    AVERAGE/averagevalue4[7]
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  AVERAGE/bcdaverageinput[7]_i_1/O
                         net (fo=1, routed)           0.000     1.776    AVERAGE/bcdaverageinput_0[7]
    SLICE_X6Y23          FDCE                                         r  AVERAGE/bcdaverageinput_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.849     1.976    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/bcdaverageinput_reg[7]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.121     1.598    AVERAGE/bcdaverageinput_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.580     1.463    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X5Y25          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/Q
                         net (fo=1, routed)           0.098     1.702    MAINFSM/Delayer/PRNGNumber_reg[8]_P_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.045     1.747 r  MAINFSM/Delayer/PRNGNumber[7]_i_1/O
                         net (fo=1, routed)           0.000     1.747    MAINFSM/Delayer/p_2_in[7]
    SLICE_X4Y25          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.848     1.975    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X4Y25          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y25          FDPE (Hold_fdpe_C_D)         0.092     1.568    MAINFSM/Delayer/PRNGNumber_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MAINFSM/button2counter/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  MAINFSM/button2counter/current_count_reg[0]/Q
                         net (fo=9, routed)           0.098     1.711    MAINFSM/button2counter/current_count_reg_n_0_[0]
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  MAINFSM/button2counter/current_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.756    MAINFSM/button2counter/plusOp__0[1]
    SLICE_X5Y13          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.859     1.986    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.091     1.576    MAINFSM/button2counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.853%)  route 0.131ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  AVERAGE/sumvalue3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue3_reg[12]/Q
                         net (fo=2, routed)           0.131     1.738    AVERAGE/averagevalue3_reg[10]_0[9]
    SLICE_X5Y22          FDCE                                         r  AVERAGE/averagevalue3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.851     1.978    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  AVERAGE/averagevalue3_reg[9]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.078     1.557    AVERAGE/averagevalue3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y13    AVERAGE/BCDConversion/current_CI_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y17    AVERAGE/BCDConversion/current_binary_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y19    AVERAGE/sumvalue3_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y20    AVERAGE/sumvalue3_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y20    AVERAGE/sumvalue3_reg[9]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y18    AVERAGE/sumvalue4_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y20    AVERAGE/sumvalue4_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y20    AVERAGE/sumvalue4_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y21    AVERAGE/sumvalue4_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   VGA/VGA_SYNC/current_hor_pos_reg[2]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   VGA/VGA_SYNC/current_hor_pos_reg[3]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X29Y3    VGA/VGA_SYNC/current_hor_pos_reg[4]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X28Y4    VGA/VGA_SYNC/current_hor_pos_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X28Y4    VGA/VGA_SYNC/current_hor_pos_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X29Y4    VGA/VGA_SYNC/current_hor_pos_reg[7]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X28Y3    VGA/VGA_SYNC/current_hor_pos_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X28Y3    VGA/VGA_SYNC/current_hor_pos_reg[9]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y17    AVERAGE/BCDConversion/current_binary_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X4Y14    AVERAGE/winner_select_q_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y16    AVERAGE/winner_select_q_reg[3]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y16    AVERAGE/winner_select_q_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y4     GAME/CLK_DIVIDE/oneHzClock/current_count_reg[9]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y25    MAINFSM/Delayer/PRNGNumber_reg_c/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y25    MAINFSM/Delayer/PRNGNumber_reg_c_0/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X4Y25    MAINFSM/Delayer/PRNGNumber_reg_c_1/C



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  MAINFSM/FSM_STATE[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X5Y24  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X5Y24  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y6   VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y6   VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y6   VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y6   VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X1Y12  VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X5Y25  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  MAINFSM/FSM_STATE[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[1]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X5Y24  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X5Y24  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y12  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y12  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y12  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y12  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y12  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y11  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y11  VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y11  VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y11  VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X4Y7   VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  MAINFSM/FSM_STATE[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[2]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X5Y24  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X5Y24  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y24  MAINFSM/Delayer/prngdelay_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y24  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y11  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y12  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y12  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y12  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X2Y12  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.272ns  (logic 0.496ns (15.157%)  route 2.776ns (84.843%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.271    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.395 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.483    13.879    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.518    14.859    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.575    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.272ns  (logic 0.496ns (15.157%)  route 2.776ns (84.843%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.271    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.395 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.483    13.879    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.518    14.859    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.575    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.139ns  (logic 0.496ns (15.802%)  route 2.643ns (84.198%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.271    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.395 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.350    13.745    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    14.479    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.679ns  (logic 1.195ns (32.486%)  route 2.484ns (67.514%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          1.049    13.462    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.124    13.586 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    13.586    VGA/CHANGE_Rectangle_Height_2/plusOp_carry_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.962 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    VGA/CHANGE_Rectangle_Height_2/plusOp_carry_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    14.285    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_6
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.515    14.856    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)        0.109    15.110    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.677ns  (logic 1.139ns (30.976%)  route 2.538ns (69.024%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          1.103    13.516    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.124    13.640 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.640    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.283 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.283    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_4
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.515    14.856    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)        0.109    15.110    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.139ns  (logic 0.496ns (15.802%)  route 2.643ns (84.198%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.271    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.395 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.350    13.745    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.574    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.155ns  (logic 0.491ns (15.563%)  route 2.664ns (84.437%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.985    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    13.104 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.657    13.761    AVERAGE/sumvalue4
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.505    14.846    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[12]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.377    14.614    AVERAGE/sumvalue4_reg[12]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.155ns  (logic 0.491ns (15.563%)  route 2.664ns (84.437%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.985    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    13.104 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.657    13.761    AVERAGE/sumvalue4
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.505    14.846    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[13]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.377    14.614    AVERAGE/sumvalue4_reg[13]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.153ns  (logic 0.491ns (15.573%)  route 2.662ns (84.427%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.985    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    13.104 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.655    13.759    AVERAGE/sumvalue4
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.506    14.847    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[10]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y20          FDCE (Setup_fdce_C_CE)      -0.377    14.615    AVERAGE/sumvalue4_reg[10]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.759    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.153ns  (logic 0.491ns (15.573%)  route 2.662ns (84.427%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.717    11.323    MAINFSM/Delayer/out[0]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124    11.447 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.861    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.985 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.289    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.413 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.985    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    13.104 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.655    13.759    AVERAGE/sumvalue4
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.506    14.847    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[11]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y20          FDCE (Setup_fdce_C_CE)      -0.377    14.615    AVERAGE/sumvalue4_reg[11]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.759    
  -------------------------------------------------------------------
                         slack                                  0.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.090ns (23.547%)  route 0.292ns (76.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.157     1.770    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[0]_i_2/O
                         net (fo=1, routed)           0.135     1.950    MAINFSM/button4counter/FSM_sequential_FSM_STATE[0]_i_2_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.045     1.995 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.995    MAINFSM/button4counter_n_15
    SLICE_X3Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091     1.832    MAINFSM/FSM_sequential_FSM_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.045ns (10.659%)  route 0.377ns (89.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.377     1.990    MAINFSM/button4counter/out[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.045     2.035 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.035    MAINFSM/button4counter_n_14
    SLICE_X3Y19          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.092     1.831    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.090ns (16.961%)  route 0.441ns (83.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.243     1.856    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.197     2.099    MAINFSM/Clock/waitenable
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.045     2.144 r  MAINFSM/Clock/zero_i_i_1__4/O
                         net (fo=1, routed)           0.000     2.144    MAINFSM/Clock/zero_i_i_1__4_n_0
    SLICE_X1Y20          FDRE                                         r  MAINFSM/Clock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.855     1.982    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
                         clock pessimism             -0.244     1.738    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091     1.829    MAINFSM/Clock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.045ns (10.953%)  route 0.366ns (89.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.243     1.856    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.123     2.024    MAINFSM/Clock/waitenable
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     1.985    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[0]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.702    MAINFSM/Clock/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.045ns (10.953%)  route 0.366ns (89.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.243     1.856    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.123     2.024    MAINFSM/Clock/waitenable
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     1.985    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[1]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.702    MAINFSM/Clock/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.045ns (10.953%)  route 0.366ns (89.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.243     1.856    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.123     2.024    MAINFSM/Clock/waitenable
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     1.985    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[2]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.702    MAINFSM/Clock/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.045ns (10.953%)  route 0.366ns (89.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.243     1.856    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.123     2.024    MAINFSM/Clock/waitenable
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     1.985    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[3]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.702    MAINFSM/Clock/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.045ns (10.916%)  route 0.367ns (89.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.243     1.856    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.124     2.025    MAINFSM/Clock/waitenable
    SLICE_X0Y18          FDRE                                         r  MAINFSM/Clock/current_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.857     1.984    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  MAINFSM/Clock/current_count_reg[4]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X0Y18          FDRE (Hold_fdre_C_CE)       -0.039     1.701    MAINFSM/Clock/current_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.045ns (10.916%)  route 0.367ns (89.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.243     1.856    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.124     2.025    MAINFSM/Clock/waitenable
    SLICE_X0Y18          FDRE                                         r  MAINFSM/Clock/current_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.857     1.984    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  MAINFSM/Clock/current_count_reg[5]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X0Y18          FDRE (Hold_fdre_C_CE)       -0.039     1.701    MAINFSM/Clock/current_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.045ns (10.916%)  route 0.367ns (89.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.243     1.856    MAINFSM/button4counter/out[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.124     2.025    MAINFSM/Clock/waitenable
    SLICE_X0Y18          FDRE                                         r  MAINFSM/Clock/current_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.857     1.984    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  MAINFSM/Clock/current_count_reg[6]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X0Y18          FDRE (Hold_fdre_C_CE)       -0.039     1.701    MAINFSM/Clock/current_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.153ns  (logic 0.496ns (15.732%)  route 2.657ns (84.268%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.147    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.271 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.483    13.754    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y8           FDRE                                         f  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.518    14.859    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.575    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.153ns  (logic 0.496ns (15.732%)  route 2.657ns (84.268%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.147    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.271 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.483    13.754    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y8           FDRE                                         f  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.518    14.859    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.575    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.019ns  (logic 0.496ns (16.427%)  route 2.523ns (83.573%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.147    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.271 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.350    13.621    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X2Y9           FDRE                                         f  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    14.479    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -13.621    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.559ns  (logic 1.195ns (33.576%)  route 2.364ns (66.424%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          1.049    13.337    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.124    13.461 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    13.461    VGA/CHANGE_Rectangle_Height_2/plusOp_carry_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.837 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.837    VGA/CHANGE_Rectangle_Height_2/plusOp_carry_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.160 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    14.160    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_6
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.515    14.856    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)        0.109    15.110    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.558ns  (logic 1.139ns (32.015%)  route 2.419ns (67.985%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          1.103    13.392    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.124    13.516 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.516    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.159 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.159    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_4
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.515    14.856    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)        0.109    15.110    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.159    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.019ns  (logic 0.496ns (16.427%)  route 2.523ns (83.573%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.147    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.271 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.350    13.621    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y9           FDRE                                         f  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.574    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -13.621    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.036ns  (logic 0.491ns (16.175%)  route 2.545ns (83.825%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.861    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    12.980 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.657    13.637    AVERAGE/sumvalue4
    SLICE_X6Y21          FDCE                                         f  AVERAGE/sumvalue4_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.505    14.846    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[12]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.377    14.614    AVERAGE/sumvalue4_reg[12]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.036ns  (logic 0.491ns (16.175%)  route 2.545ns (83.825%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.861    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    12.980 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.657    13.637    AVERAGE/sumvalue4
    SLICE_X6Y21          FDCE                                         f  AVERAGE/sumvalue4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.505    14.846    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[13]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.377    14.614    AVERAGE/sumvalue4_reg[13]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.033ns  (logic 0.491ns (16.187%)  route 2.542ns (83.813%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.861    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    12.980 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.655    13.635    AVERAGE/sumvalue4
    SLICE_X6Y20          FDCE                                         f  AVERAGE/sumvalue4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.506    14.847    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[10]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y20          FDCE (Setup_fdce_C_CE)      -0.377    14.615    AVERAGE/sumvalue4_reg[10]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.033ns  (logic 0.491ns (16.187%)  route 2.542ns (83.813%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.597    11.199    MAINFSM/Delayer/out[1]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.323 f  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.736    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.860 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.165    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.289 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.861    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    12.980 f  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.655    13.635    AVERAGE/sumvalue4
    SLICE_X6Y20          FDCE                                         f  AVERAGE/sumvalue4_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.506    14.847    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[11]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y20          FDCE (Setup_fdce_C_CE)      -0.377    14.615    AVERAGE/sumvalue4_reg[11]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.045ns (12.638%)  route 0.311ns (87.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.311     1.920    MAINFSM/Delayer/fourHzClock/out[1]
    SLICE_X4Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.965 r  MAINFSM/Delayer/fourHzClock/zero_i_i_1/O
                         net (fo=1, routed)           0.000     1.965    MAINFSM/Delayer/fourHzClock/zero_i_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  MAINFSM/Delayer/fourHzClock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.848     1.975    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MAINFSM/Delayer/fourHzClock/zero_i_reg/C
                         clock pessimism             -0.244     1.731    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091     1.822    MAINFSM/Delayer/fourHzClock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.045ns (11.265%)  route 0.354ns (88.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.354     1.964    MAINFSM/button4counter/out[1]
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.045     2.009 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.009    MAINFSM/button4counter_n_14
    SLICE_X3Y19          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.092     1.831    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.045ns (10.413%)  route 0.387ns (89.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.387     1.996    MAINFSM/Delayer/out[1]
    SLICE_X3Y24          LUT5 (Prop_lut5_I3_O)        0.045     2.041 r  MAINFSM/Delayer/prngdelay_i_1/O
                         net (fo=1, routed)           0.000     2.041    MAINFSM/Delayer/prngdelay_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.850     1.977    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.733    
    SLICE_X3Y24          FDCE (Hold_fdce_C_D)         0.092     1.825    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.045ns (9.458%)  route 0.431ns (90.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.431     2.040    MAINFSM/button4counter/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.045     2.085 f  MAINFSM/button4counter/FSM_sequential_FSM_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.085    MAINFSM/button4counter_n_15
    SLICE_X3Y17          FDCE                                         f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091     1.832    MAINFSM/FSM_sequential_FSM_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.045ns (8.419%)  route 0.489ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.361     1.970    MAINFSM/Delayer/out[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.015 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.144    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         f  AVERAGE/averagevalue1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue1_reg[1]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.045ns (8.419%)  route 0.489ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.361     1.970    MAINFSM/Delayer/out[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.015 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.144    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         f  AVERAGE/averagevalue2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue2_reg[1]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.045ns (8.419%)  route 0.489ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.361     1.970    MAINFSM/Delayer/out[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.015 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.144    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         f  AVERAGE/averagevalue2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue2_reg[4]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.045ns (8.419%)  route 0.489ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.361     1.970    MAINFSM/Delayer/out[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.015 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.144    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         f  AVERAGE/averagevalue3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue3_reg[1]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.045ns (8.419%)  route 0.489ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.361     1.970    MAINFSM/Delayer/out[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.015 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.144    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         f  AVERAGE/averagevalue4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue4_reg[3]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue4_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.045ns (8.419%)  route 0.489ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.361     1.970    MAINFSM/Delayer/out[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.015 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.144    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         f  AVERAGE/averagevalue4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue4_reg[4]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.420    





---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.029ns  (logic 0.496ns (16.374%)  route 2.533ns (83.626%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.025    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.149 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.483    13.632    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.518    14.859    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.575    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.029ns  (logic 0.496ns (16.374%)  route 2.533ns (83.626%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.025    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.149 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.483    13.632    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.518    14.859    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.575    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 0.496ns (17.129%)  route 2.400ns (82.871%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.025    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.149 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.350    13.499    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X2Y9           FDRE (Setup_fdre_C_R)       -0.524    14.479    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.435ns  (logic 1.195ns (34.786%)  route 2.240ns (65.214%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          1.049    13.216    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.124    13.340 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    13.340    VGA/CHANGE_Rectangle_Height_2/plusOp_carry_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.716 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.716    VGA/CHANGE_Rectangle_Height_2/plusOp_carry_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.039 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    14.039    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_6
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.515    14.856    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)        0.109    15.110    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.434ns  (logic 1.139ns (33.170%)  route 2.295ns (66.830%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          1.103    13.270    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.124    13.394 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.394    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.037 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.037    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_4
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.515    14.856    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X6Y10          FDCE (Setup_fdce_C_D)        0.109    15.110    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 0.496ns (17.129%)  route 2.400ns (82.871%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.858    13.025    MAINFSM/button4counter/E[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124    13.149 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.350    13.499    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.574    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.912ns  (logic 0.491ns (16.863%)  route 2.421ns (83.137%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.739    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    12.858 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.657    13.515    AVERAGE/sumvalue4
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.505    14.846    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[12]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.377    14.614    AVERAGE/sumvalue4_reg[12]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.912ns  (logic 0.491ns (16.863%)  route 2.421ns (83.137%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.739    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    12.858 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.657    13.515    AVERAGE/sumvalue4
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.505    14.846    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  AVERAGE/sumvalue4_reg[13]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.377    14.614    AVERAGE/sumvalue4_reg[13]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.910ns  (logic 0.491ns (16.875%)  route 2.419ns (83.125%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.739    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    12.858 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.655    13.513    AVERAGE/sumvalue4
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.506    14.847    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[10]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y20          FDCE (Setup_fdce_C_CE)      -0.377    14.615    AVERAGE/sumvalue4_reg[10]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue4_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.910ns  (logic 0.491ns (16.875%)  route 2.419ns (83.125%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.474    11.077    MAINFSM/Delayer/out[2]
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.124    11.201 r  MAINFSM/Delayer/enable_Q_i_3__0/O
                         net (fo=3, routed)           0.414    11.615    MAINFSM/Delayer/enable_Q_i_3__0_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.739 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=1, routed)           0.304    12.043    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.167 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.572    12.739    MAINFSM/Delayer/current_count_reg[0][0]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.119    12.858 r  MAINFSM/Delayer/sumvalue4[0]_i_1/O
                         net (fo=14, routed)          0.655    13.513    AVERAGE/sumvalue4
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.506    14.847    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  AVERAGE/sumvalue4_reg[11]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y20          FDCE (Setup_fdce_C_CE)      -0.377    14.615    AVERAGE/sumvalue4_reg[11]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                  1.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.045ns (15.033%)  route 0.254ns (84.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.254     1.865    MAINFSM/button4counter/out[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.910 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    MAINFSM/button4counter_n_14
    SLICE_X3Y19          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.092     1.831    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.090ns (17.768%)  route 0.417ns (82.232%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.219     1.830    MAINFSM/button4counter/out[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.197     2.073    MAINFSM/Clock/waitenable
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.045     2.118 r  MAINFSM/Clock/zero_i_i_1__4/O
                         net (fo=1, routed)           0.000     2.118    MAINFSM/Clock/zero_i_i_1__4_n_0
    SLICE_X1Y20          FDRE                                         r  MAINFSM/Clock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.855     1.982    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
                         clock pessimism             -0.244     1.738    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091     1.829    MAINFSM/Clock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.045ns (11.095%)  route 0.361ns (88.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.232     1.843    MAINFSM/Delayer/out[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.017    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue1_reg[1]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.045ns (11.095%)  route 0.361ns (88.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.232     1.843    MAINFSM/Delayer/out[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.017    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue2_reg[1]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.045ns (11.095%)  route 0.361ns (88.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.232     1.843    MAINFSM/Delayer/out[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.017    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue2_reg[4]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.045ns (11.095%)  route 0.361ns (88.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.232     1.843    MAINFSM/Delayer/out[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.017    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue3_reg[1]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.045ns (11.095%)  route 0.361ns (88.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.232     1.843    MAINFSM/Delayer/out[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.017    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue4_reg[3]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue4_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.045ns (11.095%)  route 0.361ns (88.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.232     1.843    MAINFSM/Delayer/out[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          0.129     2.017    AVERAGE/E[0]
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.856     1.983    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  AVERAGE/averagevalue4_reg[4]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X2Y19          FDCE (Hold_fdce_C_CE)       -0.016     1.723    AVERAGE/averagevalue4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.045ns (11.635%)  route 0.342ns (88.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.219     1.830    MAINFSM/button4counter/out[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.123     1.998    MAINFSM/Clock/waitenable
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     1.985    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[0]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.702    MAINFSM/Clock/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.045ns (11.635%)  route 0.342ns (88.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.219     1.830    MAINFSM/button4counter/out[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.123     1.998    MAINFSM/Clock/waitenable
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.858     1.985    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[1]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X0Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.702    MAINFSM/Clock/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[0] fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.419ns (10.900%)  route 3.429ns (89.100%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         0.419     2.419 f  reset_IBUF_inst/O
                         net (fo=456, routed)         3.429     5.849    MAINFSM/Delayer/reset_IBUF
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.648     7.261    MAINFSM/Delayer/out[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I2_O)        0.045     7.306 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.203     7.510    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     7.510    
                         clock uncertainty           -0.035     7.474    
    SLICE_X5Y24          LDCE (Recov_ldce_G_CLR)     -0.153     7.321    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  1.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[0] fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.136ns  (logic 1.393ns (19.528%)  route 5.742ns (80.472%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.816ns = ( 12.816 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     8.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.742    14.136    MAINFSM/Delayer/reset_IBUF
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.549    12.155    MAINFSM/Delayer/out[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I2_O)        0.124    12.279 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.536    12.816    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    12.816    
    SLICE_X5Y24          LDCE (Remov_ldce_G_CLR)     -0.208    12.608    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -12.608    
                         arrival time                          14.136    
  -------------------------------------------------------------------
                         slack                                  1.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[1] rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.129ns  (logic 1.464ns (18.007%)  route 6.665ns (81.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.366ns = ( 16.366 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         6.665    15.129    MAINFSM/Delayer/reset_IBUF
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.507    14.848    MAINFSM/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.367    15.215 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.590    15.805    MAINFSM/Delayer/out[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.100    15.905 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.460    16.366    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    16.366    
                         clock uncertainty           -0.035    16.330    
    SLICE_X5Y24          LDCE (Recov_ldce_G_CLR)     -0.405    15.925    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                         -15.129    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.399ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[1] rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 1.393ns (19.528%)  route 5.742ns (80.472%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.742     9.136    MAINFSM/Delayer/reset_IBUF
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624     5.145    MAINFSM/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.683     6.284    MAINFSM/Delayer/out[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.408 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.536     6.944    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     6.944    
    SLICE_X5Y24          LDCE (Remov_ldce_G_CLR)     -0.208     6.736    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -6.736    
                         arrival time                           9.136    
  -------------------------------------------------------------------
                         slack                                  2.399    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[2] rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.129ns  (logic 1.464ns (18.007%)  route 6.665ns (81.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.754ns = ( 16.754 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         6.665    15.129    MAINFSM/Delayer/reset_IBUF
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.508    14.849    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.367    15.216 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.977    16.193    MAINFSM/Delayer/out[2]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.100    16.293 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.460    16.754    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    16.754    
                         clock uncertainty           -0.035    16.718    
    SLICE_X5Y24          LDCE (Recov_ldce_G_CLR)     -0.405    16.313    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         16.313    
                         arrival time                         -15.129    
  -------------------------------------------------------------------
                         slack                                  1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[2] rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 1.393ns (19.528%)  route 5.742ns (80.472%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.742     9.136    MAINFSM/Delayer/reset_IBUF
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626     5.147    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          1.159     6.762    MAINFSM/Delayer/out[2]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.886 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.536     7.422    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y24          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     7.422    
    SLICE_X5Y24          LDCE (Remov_ldce_G_CLR)     -0.208     7.214    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.214    
                         arrival time                           9.136    
  -------------------------------------------------------------------
                         slack                                  1.921    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.378ns  (logic 0.124ns (5.215%)  route 2.254ns (94.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.549    12.155    MAINFSM/Delayer/out[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I2_O)        0.124    12.279 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.705    12.984    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y25          FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.500    14.841    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X5Y25          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism              0.180    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X5Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    14.627    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.009ns  (logic 0.124ns (6.172%)  route 1.885ns (93.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.263    11.870    MAINFSM/Delayer/out[0]
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.124    11.994 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.622    12.615    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y24          FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.502    14.843    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X3Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.583    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.009ns  (logic 0.124ns (6.172%)  route 1.885ns (93.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          1.263    11.870    MAINFSM/Delayer/out[0]
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.124    11.994 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.622    12.615    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y24          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.502    14.843    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X3Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.583    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.124ns (5.875%)  route 1.987ns (94.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.790     6.397    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.521 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196     7.717    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.124ns (5.875%)  route 1.987ns (94.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.790     6.397    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.521 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196     7.717    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.124ns (5.875%)  route 1.987ns (94.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.790     6.397    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.521 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196     7.717    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.124ns (5.875%)  route 1.987ns (94.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.790     6.397    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.521 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196     7.717    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.124ns (6.287%)  route 1.848ns (93.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.790     6.397    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.521 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058     7.578    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.019    

Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.124ns (6.287%)  route 1.848ns (93.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.790     6.397    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.521 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058     7.578    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.019    

Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.124ns (6.287%)  route 1.848ns (93.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.790     6.397    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     6.521 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058     7.578    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.045ns (8.194%)  route 0.504ns (91.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     2.162    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.679    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.045ns (8.194%)  route 0.504ns (91.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     2.162    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.679    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.045ns (8.194%)  route 0.504ns (91.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     2.162    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.679    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.045ns (8.194%)  route 0.504ns (91.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     2.162    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.679    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.045ns (8.194%)  route 0.504ns (91.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     2.162    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X7Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.654    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.045ns (7.652%)  route 0.543ns (92.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.225     2.201    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.680    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.045ns (7.652%)  route 0.543ns (92.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.225     2.201    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.680    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.045ns (7.652%)  route 0.543ns (92.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.225     2.201    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.680    VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.045ns (7.652%)  route 0.543ns (92.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.225     2.201    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.680    VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.045ns (7.495%)  route 0.555ns (92.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=32, routed)          0.318     1.932    MAINFSM/Clock/out[0]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.977 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.237     2.214    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y12          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.862     1.989    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X2Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.678    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.535    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.456ns  (logic 0.124ns (5.049%)  route 2.332ns (94.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196    13.057    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.456ns  (logic 0.124ns (5.049%)  route 2.332ns (94.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196    13.057    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.456ns  (logic 0.124ns (5.049%)  route 2.332ns (94.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196    13.057    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.456ns  (logic 0.124ns (5.049%)  route 2.332ns (94.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196    13.057    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.318ns  (logic 0.124ns (5.350%)  route 2.194ns (94.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058    12.919    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.318ns  (logic 0.124ns (5.350%)  route 2.194ns (94.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058    12.919    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.318ns  (logic 0.124ns (5.350%)  route 2.194ns (94.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058    12.919    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.318ns  (logic 0.124ns (5.350%)  route 2.194ns (94.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058    12.919    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.313ns  (logic 0.124ns (5.360%)  route 2.189ns (94.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.053    12.915    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.249ns  (logic 0.124ns (5.514%)  route 2.125ns (94.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 10.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.624    10.145    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    10.601 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          1.136    11.737    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.861 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.989    12.850    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X0Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X0Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.045ns (8.572%)  route 0.480ns (91.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.249     1.858    MAINFSM/Delayer/out[1]
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.045     1.903 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.231     2.134    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y24          FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.850     1.977    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X3Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.045ns (8.572%)  route 0.480ns (91.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.249     1.858    MAINFSM/Delayer/out[1]
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.045     1.903 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.231     2.134    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y24          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.850     1.977    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.733    
    SLICE_X3Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.045ns (7.337%)  route 0.568ns (92.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.304     1.913    MAINFSM/Delayer/out[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.958 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.265     2.222    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y25          FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.848     1.975    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X5Y25          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.244     1.731    
    SLICE_X5Y25          FDPE (Remov_fdpe_C_PRE)     -0.095     1.636    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.660ns  (logic 0.045ns (6.822%)  route 0.615ns (93.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.429     7.038    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.083 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.269    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.714    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           7.269    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.660ns  (logic 0.045ns (6.822%)  route 0.615ns (93.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.429     7.038    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.083 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.269    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.714    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           7.269    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.660ns  (logic 0.045ns (6.822%)  route 0.615ns (93.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.429     7.038    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.083 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.269    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.714    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           7.269    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.660ns  (logic 0.045ns (6.822%)  route 0.615ns (93.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.429     7.038    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.083 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.269    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.714    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           7.269    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.579ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.660ns  (logic 0.045ns (6.822%)  route 0.615ns (93.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.429     7.038    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.083 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.269    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X7Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X7Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.689    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           7.269    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.592ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.442%)  route 0.654ns (93.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.429     7.038    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.083 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.225     7.308    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.035     1.782    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.715    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.442%)  route 0.654ns (93.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=32, routed)          0.429     7.038    MAINFSM/Clock/out[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.045     7.083 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.225     7.308    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.035     1.782    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.715    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  5.592    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.316ns  (logic 0.124ns (5.354%)  route 2.192ns (94.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196    12.919    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.316ns  (logic 0.124ns (5.354%)  route 2.192ns (94.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196    12.919    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.316ns  (logic 0.124ns (5.354%)  route 2.192ns (94.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196    12.919    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.316ns  (logic 0.124ns (5.354%)  route 2.192ns (94.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.196    12.919    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y7           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.178ns  (logic 0.124ns (5.694%)  route 2.054ns (94.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058    12.781    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.178ns  (logic 0.124ns (5.694%)  route 2.054ns (94.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058    12.781    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.178ns  (logic 0.124ns (5.694%)  route 2.054ns (94.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058    12.781    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.178ns  (logic 0.124ns (5.694%)  route 2.054ns (94.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.058    12.781    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X4Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.173ns  (logic 0.124ns (5.706%)  route 2.049ns (94.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          1.053    12.777    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y6           FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.517    14.858    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.109ns  (logic 0.124ns (5.880%)  route 1.985ns (94.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 10.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.626    10.147    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    10.603 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.996    11.599    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.723 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.989    12.712    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X0Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.516    14.857    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X0Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.597    VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  1.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.045ns (5.796%)  route 0.731ns (94.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.467     2.078    MAINFSM/Delayer/out[2]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.045     2.123 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.265     2.388    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X5Y25          FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.848     1.975    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X5Y25          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.244     1.731    
    SLICE_X5Y25          FDPE (Remov_fdpe_C_PRE)     -0.095     1.636    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.045ns (5.007%)  route 0.854ns (94.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.623     2.234    MAINFSM/Delayer/out[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.045     2.279 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.231     2.510    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y24          FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.850     1.977    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X3Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.045ns (5.007%)  route 0.854ns (94.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     1.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.623     2.234    MAINFSM/Delayer/out[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.045     2.279 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.231     2.510    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y24          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.850     1.977    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.733    
    SLICE_X3Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             5.584ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.688ns  (logic 0.045ns (6.544%)  route 0.643ns (93.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.611ns = ( 6.611 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     6.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     6.611 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.457     7.068    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.045     7.113 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.299    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.714    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           7.299    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.688ns  (logic 0.045ns (6.544%)  route 0.643ns (93.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.611ns = ( 6.611 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     6.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     6.611 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.457     7.068    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.045     7.113 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.299    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.714    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           7.299    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.688ns  (logic 0.045ns (6.544%)  route 0.643ns (93.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.611ns = ( 6.611 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     6.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     6.611 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.457     7.068    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.045     7.113 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.299    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.714    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           7.299    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.688ns  (logic 0.045ns (6.544%)  route 0.643ns (93.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.611ns = ( 6.611 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     6.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     6.611 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.457     7.068    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.045     7.113 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.299    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X6Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.714    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           7.299    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.609ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.688ns  (logic 0.045ns (6.544%)  route 0.643ns (93.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.611ns = ( 6.611 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     6.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     6.611 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.457     7.068    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.045     7.113 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.186     7.299    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X7Y9           FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.863     1.990    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.035     1.781    
    SLICE_X7Y9           FDCE (Remov_fdce_C_CLR)     -0.092     1.689    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           7.299    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.622ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.727ns  (logic 0.045ns (6.194%)  route 0.682ns (93.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.611ns = ( 6.611 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     6.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     6.611 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.457     7.068    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.045     7.113 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.225     7.338    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.035     1.782    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.715    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           7.338    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.727ns  (logic 0.045ns (6.194%)  route 0.682ns (93.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.611ns = ( 6.611 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.587     6.470    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     6.611 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=31, routed)          0.457     7.068    MAINFSM/Clock/out[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.045     7.113 f  MAINFSM/Clock/enable_Q_i_2__0/O
                         net (fo=40, routed)          0.225     7.338    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X2Y11          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         0.864     1.991    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.035     1.782    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.715    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           7.338    
  -------------------------------------------------------------------
                         slack                                  5.622    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM3200Hz/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.218ns  (logic 1.464ns (20.281%)  route 5.754ns (79.719%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.754    14.218    SOUND/PWM3200Hz/reset_IBUF
    SLICE_X2Y32          FDCE                                         f  SOUND/PWM3200Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.511    14.852    SOUND/PWM3200Hz/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  SOUND/PWM3200Hz/counter_reg[4]/C
                         clock pessimism              0.000    14.852    
                         clock uncertainty           -0.035    14.817    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.361    14.456    SOUND/PWM3200Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM3200Hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.218ns  (logic 1.464ns (20.281%)  route 5.754ns (79.719%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.754    14.218    SOUND/PWM3200Hz/reset_IBUF
    SLICE_X2Y32          FDCE                                         f  SOUND/PWM3200Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.511    14.852    SOUND/PWM3200Hz/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  SOUND/PWM3200Hz/counter_reg[5]/C
                         clock pessimism              0.000    14.852    
                         clock uncertainty           -0.035    14.817    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.361    14.456    SOUND/PWM3200Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM3200Hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.218ns  (logic 1.464ns (20.281%)  route 5.754ns (79.719%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.754    14.218    SOUND/PWM3200Hz/reset_IBUF
    SLICE_X2Y32          FDCE                                         f  SOUND/PWM3200Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.511    14.852    SOUND/PWM3200Hz/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  SOUND/PWM3200Hz/counter_reg[6]/C
                         clock pessimism              0.000    14.852    
                         clock uncertainty           -0.035    14.817    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.361    14.456    SOUND/PWM3200Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.061ns  (logic 1.464ns (20.729%)  route 5.598ns (79.271%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.598    14.061    VGA/Border/Horizontal/reset_IBUF
    SLICE_X35Y21         FDCE                                         f  VGA/Border/Horizontal/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.432    14.773    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  VGA/Border/Horizontal/count_reg[4]/C
                         clock pessimism              0.000    14.773    
                         clock uncertainty           -0.035    14.738    
    SLICE_X35Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.333    VGA/Border/Horizontal/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.061ns  (logic 1.464ns (20.729%)  route 5.598ns (79.271%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.598    14.061    VGA/Border/Horizontal/reset_IBUF
    SLICE_X35Y21         FDCE                                         f  VGA/Border/Horizontal/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.432    14.773    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  VGA/Border/Horizontal/count_reg[5]/C
                         clock pessimism              0.000    14.773    
                         clock uncertainty           -0.035    14.738    
    SLICE_X35Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.333    VGA/Border/Horizontal/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.061ns  (logic 1.464ns (20.729%)  route 5.598ns (79.271%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.598    14.061    VGA/Border/Horizontal/reset_IBUF
    SLICE_X35Y21         FDCE                                         f  VGA/Border/Horizontal/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.432    14.773    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  VGA/Border/Horizontal/count_reg[6]/C
                         clock pessimism              0.000    14.773    
                         clock uncertainty           -0.035    14.738    
    SLICE_X35Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.333    VGA/Border/Horizontal/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.061ns  (logic 1.464ns (20.729%)  route 5.598ns (79.271%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.598    14.061    VGA/Border/Horizontal/reset_IBUF
    SLICE_X35Y21         FDCE                                         f  VGA/Border/Horizontal/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.432    14.773    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  VGA/Border/Horizontal/count_reg[7]/C
                         clock pessimism              0.000    14.773    
                         clock uncertainty           -0.035    14.738    
    SLICE_X35Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.333    VGA/Border/Horizontal/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM3200Hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.218ns  (logic 1.464ns (20.281%)  route 5.754ns (79.719%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.754    14.218    SOUND/PWM3200Hz/reset_IBUF
    SLICE_X2Y32          FDCE                                         f  SOUND/PWM3200Hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.511    14.852    SOUND/PWM3200Hz/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  SOUND/PWM3200Hz/counter_reg[17]/C
                         clock pessimism              0.000    14.852    
                         clock uncertainty           -0.035    14.817    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.319    14.498    SOUND/PWM3200Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM3200Hz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.218ns  (logic 1.464ns (20.281%)  route 5.754ns (79.719%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.754    14.218    SOUND/PWM3200Hz/reset_IBUF
    SLICE_X2Y32          FDCE                                         f  SOUND/PWM3200Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.511    14.852    SOUND/PWM3200Hz/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  SOUND/PWM3200Hz/counter_reg[1]/C
                         clock pessimism              0.000    14.852    
                         clock uncertainty           -0.035    14.817    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.319    14.498    SOUND/PWM3200Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM3200Hz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.218ns  (logic 1.464ns (20.281%)  route 5.754ns (79.719%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=456, routed)         5.754    14.218    SOUND/PWM3200Hz/reset_IBUF
    SLICE_X2Y32          FDCE                                         f  SOUND/PWM3200Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.511    14.852    SOUND/PWM3200Hz/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  SOUND/PWM3200Hz/counter_reg[2]/C
                         clock pessimism              0.000    14.852    
                         clock uncertainty           -0.035    14.817    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.319    14.498    SOUND/PWM3200Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcd_enable_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.393ns (44.664%)  route 1.726ns (55.336%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.726     5.120    AVERAGE/reset_IBUF
    SLICE_X2Y17          FDCE                                         f  AVERAGE/bcd_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  AVERAGE/bcd_enable_reg/C
                         clock pessimism              0.000     5.150    
                         clock uncertainty            0.035     5.186    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.155     5.031    AVERAGE/bcd_enable_reg
  -------------------------------------------------------------------
                         required time                         -5.031    
                         arrival time                           5.120    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.393ns (44.664%)  route 1.726ns (55.336%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.726     5.120    AVERAGE/reset_IBUF
    SLICE_X2Y17          FDCE                                         f  AVERAGE/bcdaverageinput_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  AVERAGE/bcdaverageinput_reg[2]/C
                         clock pessimism              0.000     5.150    
                         clock uncertainty            0.035     5.186    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.155     5.031    AVERAGE/bcdaverageinput_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.031    
                         arrival time                           5.120    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.393ns (44.664%)  route 1.726ns (55.336%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.726     5.120    AVERAGE/reset_IBUF
    SLICE_X2Y17          FDCE                                         f  AVERAGE/bcdaverageinput_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.629     5.150    AVERAGE/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  AVERAGE/bcdaverageinput_reg[4]/C
                         clock pessimism              0.000     5.150    
                         clock uncertainty            0.035     5.186    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.155     5.031    AVERAGE/bcdaverageinput_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.031    
                         arrival time                           5.120    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.393ns (45.304%)  route 1.682ns (54.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.682     5.076    AVERAGE/BCDConversion/reset_IBUF
    SLICE_X1Y16          FDCE                                         f  AVERAGE/BCDConversion/current_binary_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.630     5.151    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[4]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.979    AVERAGE/BCDConversion/current_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.393ns (45.304%)  route 1.682ns (54.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.682     5.076    AVERAGE/BCDConversion/reset_IBUF
    SLICE_X1Y16          FDCE                                         f  AVERAGE/BCDConversion/current_binary_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.630     5.151    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[5]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.979    AVERAGE/BCDConversion/current_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.393ns (45.304%)  route 1.682ns (54.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.682     5.076    AVERAGE/BCDConversion/reset_IBUF
    SLICE_X1Y16          FDCE                                         f  AVERAGE/BCDConversion/current_binary_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.630     5.151    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[6]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.979    AVERAGE/BCDConversion/current_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.393ns (45.304%)  route 1.682ns (54.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.682     5.076    AVERAGE/BCDConversion/reset_IBUF
    SLICE_X1Y16          FDCE                                         f  AVERAGE/BCDConversion/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.630     5.151    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  AVERAGE/BCDConversion/enable_Q_reg/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.979    AVERAGE/BCDConversion/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Vertical/red_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.393ns (46.157%)  route 1.625ns (53.843%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.625     5.019    VGA/Border/Vertical/reset_IBUF
    SLICE_X13Y7          FDPE                                         f  VGA/Border/Vertical/red_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.568     5.089    VGA/Border/Vertical/clk_IBUF_BUFG
    SLICE_X13Y7          FDPE                                         r  VGA/Border/Vertical/red_reg[3]/C
                         clock pessimism              0.000     5.089    
                         clock uncertainty            0.035     5.125    
    SLICE_X13Y7          FDPE (Remov_fdpe_C_PRE)     -0.208     4.917    VGA/Border/Vertical/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.917    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/BCDBINARY/binary_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 1.393ns (44.738%)  route 1.721ns (55.262%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.721     5.115    GAME/BCDBINARY/reset_IBUF
    SLICE_X5Y16          FDCE                                         f  GAME/BCDBINARY/binary_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.627     5.148    GAME/BCDBINARY/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  GAME/BCDBINARY/binary_reg[10]/C
                         clock pessimism              0.000     5.148    
                         clock uncertainty            0.035     5.184    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.976    GAME/BCDBINARY/binary_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.976    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/BCDBINARY/binary_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 1.393ns (44.738%)  route 1.721ns (55.262%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=456, routed)         1.721     5.115    GAME/BCDBINARY/reset_IBUF
    SLICE_X5Y16          FDCE                                         f  GAME/BCDBINARY/binary_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=586, routed)         1.627     5.148    GAME/BCDBINARY/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  GAME/BCDBINARY/binary_reg[7]/C
                         clock pessimism              0.000     5.148    
                         clock uncertainty            0.035     5.184    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.976    GAME/BCDBINARY/binary_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.976    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.139    





