0.6
2018.3
Dec  7 2018
00:33:28
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ALU.v,1747132090,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Val2Generator.v,,ALU,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage.v,1747120331,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Status_reg.v,,EXE_stage,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage_reg.v,1747120414,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/MEM_stage_reg.v,,EXE_stage_reg,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage.v,1747120814,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ALU.v,,ID_stage,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage_reg.v,1745861970,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage_reg.v,,ID_stage_reg,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage.v,1746993547,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage_reg.v,,IF_stage,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage_reg.v,1746529904,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/condition_check.v,,IF_stage_reg,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/MEM_stage_reg.v,1746528018,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/MEM_stage.v,,MEM_stage_reg,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Status_reg.v,1747054720,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage_reg.v,,StatusRgister,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Val2Generator.v,1747133067,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage.v,,Val2Generator,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/WB_stage.v,1747137111,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v,,WB_stage,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/adder.v,1690226697,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/mux.v,,Adder,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/condition_check.v,1745314711,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/control_unit.v,,ConditionCheck,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/control_unit.v,1747098372,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register_file.v,,ControlUnit,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/debouncer.vhd,1741686281,vhdl,,,,debouncer,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/mux.v,1741086820,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register.v,,Mux2To1,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_EXE_stage_0_0/sim/design_1_EXE_stage_0_0.v,1747057760,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_StatusRgister_0_0/sim/design_1_StatusRgister_0_0.v,,design_1_EXE_stage_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_EXE_stage_reg_0_5/sim/design_1_EXE_stage_reg_0_5.v,1746528209,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MEM_stage_reg_0_0/sim/design_1_MEM_stage_reg_0_0.v,,design_1_EXE_stage_reg_0_5,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_Hazard_Unit_0_0/sim/design_1_Hazard_Unit_0_0.v,1747052366,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_1/sim/design_1_dist_mem_gen_0_1.v,,design_1_Hazard_Unit_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ID_stage_0_1/sim/design_1_ID_stage_0_1.v,1747120852,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_ID_stage_0_1,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ID_stage_reg_0_0/sim/design_1_ID_stage_reg_0_0.v,1745862043,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_IF_stage_reg_0_8/sim/design_1_IF_stage_reg_0_8.v,,design_1_ID_stage_reg_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_IF_stage_0_1/sim/design_1_IF_stage_0_1.v,1747029982,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ID_stage_reg_0_0/sim/design_1_ID_stage_reg_0_0.v,,design_1_IF_stage_0_1,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_IF_stage_reg_0_8/sim/design_1_IF_stage_reg_0_8.v,1746529995,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,,design_1_IF_stage_reg_0_8,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MEM_stage_0_0/sim/design_1_MEM_stage_0_0.v,1746528209,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_WB_stage_0_0/sim/design_1_WB_stage_0_0.v,,design_1_MEM_stage_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MEM_stage_reg_0_0/sim/design_1_MEM_stage_reg_0_0.v,1746528209,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MEM_stage_0_0/sim/design_1_MEM_stage_0_0.v,,design_1_MEM_stage_reg_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_StatusRgister_0_0/sim/design_1_StatusRgister_0_0.v,1747055071,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_EXE_stage_reg_0_5/sim/design_1_EXE_stage_reg_0_5.v,,design_1_StatusRgister_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_WB_stage_0_0/sim/design_1_WB_stage_0_0.v,1746528209,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_Hazard_Unit_0_0/sim/design_1_Hazard_Unit_0_0.v,,design_1_WB_stage_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,1746528209,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_EXE_stage_0_0/sim/design_1_EXE_stage_0_0.v,,design_1_dist_mem_gen_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_1/sim/design_1_dist_mem_gen_0_1.v,1746528209,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,,design_1_dist_mem_gen_0_1,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,1745321833,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ID_stage_0_1/sim/design_1_ID_stage_0_1.v,,design_1_xlslice_0_0,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,1746528209,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/tb.v,,design_1_xlslice_0_1,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1747135678,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,,IF_Stage_imp_V4PB19;MEM_stage_imp_6TARPB;design_1,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1744657967,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/tb.v,,design_1_wrapper,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/MEM_stage.v,1746527930,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/WB_stage.v,,MEM_stage,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v,1747051009,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_IF_stage_0_1/sim/design_1_IF_stage_0_1.v,,Hazard_Unit,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register.v,1744110619,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage.v,,Register,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register_file.v,1745921567,verilog,,D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage.v,,RegisterFile,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/tb.v,1747058019,verilog,,,,tb,,,,,,,,
D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/top_level.v,1741692944,verilog,,,,Top_level,,,,,,,,
