\hypertarget{union__hw__cmt__oc}{}\section{\+\_\+hw\+\_\+cmt\+\_\+oc Union Reference}
\label{union__hw__cmt__oc}\index{\+\_\+hw\+\_\+cmt\+\_\+oc@{\+\_\+hw\+\_\+cmt\+\_\+oc}}


H\+W\+\_\+\+C\+M\+T\+\_\+\+OC -\/ C\+MT Output Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmt.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+oc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmt__oc_a3bcce536f1143252e4002ed7a36c0130}{}\label{union__hw__cmt__oc_a3bcce536f1143252e4002ed7a36c0130}

\item 
struct \hyperlink{struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+oc\+::\+\_\+hw\+\_\+cmt\+\_\+oc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmt__oc_a478b7cbca44cdc6370d33c9415b2bb05}{}\label{union__hw__cmt__oc_a478b7cbca44cdc6370d33c9415b2bb05}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+T\+\_\+\+OC -\/ C\+MT Output Control Register (RW) 

Reset value\+: 0x00U

This register is used to control the I\+RO signal of the C\+MT module. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmt.\+h\end{DoxyCompactItemize}
