Lab2_Block_Design.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/sim/Lab2_Block_Design.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_processing_system7_0_1/sim/Lab2_Block_Design_processing_system7_0_1.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_0/sim/Lab2_Block_Design_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_xbar_0.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_xbar_0/sim/Lab2_Block_Design_xbar_0.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_rst_ps7_0_100M_0/sim/Lab2_Block_Design_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_1/sim/Lab2_Block_Design_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_3/sim/Lab2_Block_Design_auto_pc_3.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_0/sim/Lab2_Block_Design_auto_pc_0.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_1/sim/Lab2_Block_Design_auto_pc_1.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_2/sim/Lab2_Block_Design_auto_pc_2.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
led_ip_v1_0_S_AXI.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ipshared/6376/hdl/led_ip_v1_0_S_AXI.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
lab3_user_logic.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ipshared/6376/src/lab3_user_logic.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
led_ip_v1_0.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ipshared/6376/hdl/led_ip_v1_0.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_led_ip_0_0.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_led_ip_0_0/sim/Lab2_Block_Design_led_ip_0_0.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_bram_ctrl_0_0/sim/Lab2_Block_Design_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
Lab2_Block_Design_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_bram_ctrl_0_bram_0/sim/Lab2_Block_Design_axi_bram_ctrl_0_bram_0.v,incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
