Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 100 ns : File "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment3/Assignment3/Assignment3.srcs/sim_1/new/tb_FSM.v" Line 63
