Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_OLED/FSM_sequential_std_1_reg[0]/TChk152_1564 at time 140255 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_OLED/FSM_sequential_std_1_reg[0]/TChk152_1564 at time 140255 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_OLED/FSM_sequential_std_1_reg[0]/TChk152_1564 at time 140255 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_OLED/FSM_sequential_std_1_reg[0]/TChk152_1564 at time 140255 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
Failure: FIN CONTROLADO DE LA SIMULACION
Time: 3005600 ns  Iteration: 0  Process: /top_system_tb/line__78  File: C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/top_system_tb.vhd
$finish called at time : 3005600 ns : File "C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/top_system_tb.vhd" Line 88
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_OLED/FSM_sequential_std_1_reg[0]/TChk152_1564 at time 140255 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_OLED/FSM_sequential_std_1_reg[0]/TChk152_1564 at time 140255 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_OLED/FSM_sequential_std_1_reg[0]/TChk152_1564 at time 140255 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
