/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  reg [28:0] _04_;
  wire [7:0] _05_;
  wire [7:0] _06_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [12:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire [28:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~((celloutsig_0_2z[12] | celloutsig_0_22z[0]) & celloutsig_0_29z[3]);
  assign celloutsig_0_0z = ~((in_data[40] | in_data[78]) & (in_data[84] | in_data[60]));
  assign celloutsig_0_6z = ~((1'h1 | celloutsig_0_4z) & (in_data[43] | 1'h1));
  assign celloutsig_0_7z = ~((in_data[27] | in_data[41]) & (celloutsig_0_0z | celloutsig_0_6z));
  assign celloutsig_0_13z = ~((celloutsig_0_7z | celloutsig_0_11z[0]) & (celloutsig_0_5z[2] | celloutsig_0_6z));
  assign celloutsig_0_1z = ~((in_data[81] | in_data[64]) & (in_data[6] | in_data[87]));
  assign celloutsig_0_4z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_0_14z = celloutsig_0_2z[13] ^ celloutsig_0_10z[8];
  reg [4:0] _15_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 5'h00;
    else _15_ <= { celloutsig_0_11z[0], celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_36z[4:0] = _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_36z[4:0], celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 29'h00000000;
    else _04_ <= { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_35z, celloutsig_0_38z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z };
  reg [7:0] _18_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 8'h00;
    else _18_ <= { in_data[40:34], celloutsig_0_0z };
  assign { _05_[7:6], _00_, _01_, _05_[3:0] } = _18_;
  reg [7:0] _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 8'h00;
    else _19_ <= { _05_[7:6], _00_, _01_, _05_[3:2], celloutsig_0_1z, celloutsig_0_7z };
  assign { _06_[7:6], _02_, _06_[4:0] } = _19_;
  assign celloutsig_0_2z = { in_data[46:34], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[43:27] };
  assign celloutsig_1_5z = in_data[133:128] / { 1'h1, celloutsig_1_1z[7:4], celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[167:154] / { 1'h1, celloutsig_1_1z[14:3], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[133:113], celloutsig_1_3z } / { 1'h1, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[182:176] <= in_data[159:153];
  assign celloutsig_0_20z = { celloutsig_0_11z[4:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_13z } <= { celloutsig_0_2z[13:9], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_10z[13:10] % { 1'h1, in_data[184], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_2z[12:9], celloutsig_0_6z } % { 1'h1, celloutsig_0_10z[3:1], celloutsig_0_4z };
  assign celloutsig_0_38z = celloutsig_0_27z ? { celloutsig_0_29z[3], celloutsig_0_29z } : { in_data[4:0], celloutsig_0_31z };
  assign celloutsig_1_1z = in_data[187] ? in_data[171:151] : in_data[179:159];
  assign celloutsig_1_12z = celloutsig_1_2z ? celloutsig_1_1z[16:2] : { celloutsig_1_11z[2:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_35z = | { _03_[3:2], celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_47z = | _03_[5:1];
  assign celloutsig_1_2z = | in_data[173:165];
  assign celloutsig_1_13z = | celloutsig_1_1z[12:9];
  assign celloutsig_1_14z = | { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_1_18z = | { celloutsig_1_7z[2:0], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_1_19z = | celloutsig_1_9z[4:1];
  assign celloutsig_0_18z = | celloutsig_0_10z;
  assign celloutsig_0_27z = ~^ { _06_[6], _02_, _06_[4:0] };
  assign celloutsig_1_3z = ~^ { in_data[142:140], celloutsig_1_0z };
  assign celloutsig_1_4z = ~^ in_data[125:116];
  assign celloutsig_0_9z = ~^ { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z[28:19], 18'h3ffff, celloutsig_0_3z[0] };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z } >> { celloutsig_1_7z[12:10], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_48z = _04_[27:19] >>> celloutsig_0_10z[8:0];
  assign celloutsig_0_10z = in_data[23:12] >>> { _05_[7:6], _00_, _01_, _05_[3:0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_8z = in_data[110:107] - in_data[190:187];
  assign celloutsig_0_5z = in_data[18:10] - { in_data[56:54], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_29z = { _06_[3:0], celloutsig_0_21z } ~^ celloutsig_0_11z;
  assign celloutsig_0_22z = { in_data[54], celloutsig_0_18z, celloutsig_0_14z } ~^ { celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_21z = ~((celloutsig_0_5z[0] & _06_[6]) | (_06_[4] & celloutsig_0_11z[4]));
  assign { celloutsig_0_3z[28:24], celloutsig_0_3z[22:19], celloutsig_0_3z[0], celloutsig_0_3z[23] } = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } ~^ { in_data[57:53], in_data[51:48], celloutsig_0_1z, in_data[52] };
  assign _05_[5:4] = { _00_, _01_ };
  assign _06_[5] = _02_;
  assign celloutsig_0_3z[18:1] = 18'h3ffff;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
