Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  9 11:29:04 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_place_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.226        0.000                      0                14798       -0.309       -9.702                     84                14798        3.000        0.000                       0                  5896  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0              0.226        0.000                      0                 8435       -0.033       -0.081                      4                 8435        3.750        0.000                       0                  4877  
  clkdv            12.986        0.000                      0                 6252       -0.058       -0.978                     34                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                4.820        0.000                      0                   71       -0.309       -7.644                     36                   71  
clk0          clkdv               4.503        0.000                      0                   94       -0.235       -0.999                     10                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.033ns,  Total Violation       -0.081ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 radio_inst_1/wt0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 6.930ns (78.199%)  route 1.932ns (21.801%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST2/O
                         net (fo=4881, estimated)     1.732    -0.893    radio_inst_1/CLK
    DSP48_X0Y25          DSP48E1                                      r  radio_inst_1/wt0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.313 r  radio_inst_1/wt0__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.313    radio_inst_1/wt0__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.831 r  radio_inst_1/wt0__1/P[0]
                         net (fo=2, estimated)        1.095     5.926    radio_inst_1/wt0__1_n_105
    SLICE_X12Y63         LUT2 (Prop_lut2_I0_O)        0.124     6.050 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_19/O
                         net (fo=1, routed)           0.000     6.050    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_19_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.583 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_12/CO[3]
                         net (fo=1, estimated)        0.000     6.583    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_12_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.700 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.700    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_3_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.817 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_2/CO[3]
                         net (fo=1, estimated)        0.000     6.817    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.132 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_1/O[3]
                         net (fo=2, estimated)        0.837     7.969    radio_inst_1/sel[9]
    RAMB18_X0Y26         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=4881, estimated)     1.549     8.452    radio_inst_1/CLK
    RAMB18_X0Y26         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/CLKARDCLK
                         clock pessimism              0.552     9.004    
                         clock uncertainty           -0.059     8.945    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749     8.196    radio_inst_1/wt_reg_rep_bsel_rep
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_140109721560560/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.733%)  route 0.233ns (62.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=4881, estimated)     0.564    -0.564    USER_DESIGN_INST_1/main_0_140109721560560/CLK
    SLICE_X48Y59         FDRE                                         r  USER_DESIGN_INST_1/main_0_140109721560560/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  USER_DESIGN_INST_1/main_0_140109721560560/result_reg[4]/Q
                         net (fo=7, estimated)        0.233    -0.190    USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_0_5/DIC0
    SLICE_X54Y57         RAMD32                                       r  USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=4881, estimated)     0.832    -0.820    USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_0_5/WCLK
    SLICE_X54Y57         RAMD32                                       r  USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_0_5/RAMC/CLK
                         clock pessimism              0.520    -0.301    
    SLICE_X54Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.157    USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y27     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y58     USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r2_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y57     USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       12.986ns,  Total Violation        0.000ns
Hold  :           34  Failing Endpoints,  Worst Slack       -0.058ns,  Total Violation       -0.978ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 3.241ns (46.876%)  route 3.673ns (53.124%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.688    -0.936    ethernet_inst_1/ETH_CLK_OBUF
    RAMB36_X0Y11         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.518 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[3]
                         net (fo=5, estimated)        1.876     3.394    ethernet_inst_1/p_18_in[1]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ethernet_inst_1/TXD[1]_i_11/O
                         net (fo=1, routed)           0.000     3.518    ethernet_inst_1/TXD[1]_i_11_n_0
    SLICE_X31Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     3.730 r  ethernet_inst_1/TXD_reg[1]_i_6/O
                         net (fo=1, estimated)        0.453     4.183    ethernet_inst_1/TXD_reg[1]_i_6_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.299     4.482 r  ethernet_inst_1/TXD[1]_i_2/O
                         net (fo=1, estimated)        1.344     5.826    ethernet_inst_1/TXD[1]_i_2_n_0
    SLICE_X15Y57         LUT3 (Prop_lut3_I0_O)        0.152     5.978 r  ethernet_inst_1/TXD[1]_i_1/O
                         net (fo=1, routed)           0.000     5.978    ethernet_inst_1/TXD[1]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  ethernet_inst_1/TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.523    18.426    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X15Y57         FDRE                                         r  ethernet_inst_1/TXD_reg[1]/C
                         clock pessimism              0.552    18.978    
                         clock uncertainty           -0.089    18.889    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.075    18.964    ethernet_inst_1/TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 12.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_ADDRESS_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.837%)  route 0.239ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.562    -0.566    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X68Y100        FDRE                                         r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[4]_rep/Q
                         net (fo=644, estimated)      0.239    -0.198    ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/ADDRD4
    SLICE_X70Y99         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.840    -0.812    ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/WCLK
    SLICE_X70Y99         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/RAMA/CLK
                         clock pessimism              0.525    -0.288    
    SLICE_X70Y99         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147    -0.141    ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                 -0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y27     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y109    ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y102    ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.820ns,  Total Violation        0.000ns
Hold  :           36  Failing Endpoints,  Worst Slack       -0.309ns,  Total Violation       -7.644ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 2.076ns (42.751%)  route 2.780ns (57.249%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.633    -0.991    ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11/WCLK
    SLICE_X66Y96         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.326 r  ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11/RAMB/O
                         net (fo=1, estimated)        1.186     1.512    ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11_n_1
    SLICE_X71Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.636 r  ethernet_inst_1/RX[10]_i_8/O
                         net (fo=1, routed)           0.000     1.636    ethernet_inst_1/RX[10]_i_8_n_0
    SLICE_X71Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     1.848 r  ethernet_inst_1/RX_reg[10]_i_4/O
                         net (fo=1, estimated)        1.155     3.003    ethernet_inst_1/RX_reg[10]_i_4_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I0_O)        0.299     3.302 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, estimated)        0.439     3.741    ethernet_inst_1/RX0[10]
    SLICE_X73Y106        LUT6 (Prop_lut6_I0_O)        0.124     3.865 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, routed)           0.000     3.865    ethernet_inst_1/RX[10]_i_1_n_0
    SLICE_X73Y106        FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=4881, estimated)     1.578     8.481    ethernet_inst_1/CLK
    SLICE_X73Y106        FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.382     8.863    
                         clock uncertainty           -0.209     8.654    
    SLICE_X73Y106        FDRE (Setup_fdre_C_D)        0.031     8.685    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.309ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_BUFFER_BUSY_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.113%)  route 0.140ns (49.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.595    -0.533    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X82Y113        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  ethernet_inst_1/RX_BUFFER_BUSY_reg[20]/Q
                         net (fo=1, estimated)        0.140    -0.251    ethernet_inst_1/RX_BUFFER_BUSY[20]
    SLICE_X83Y114        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=4881, estimated)     0.866    -0.786    ethernet_inst_1/CLK
    SLICE_X83Y114        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]/C
                         clock pessimism              0.566    -0.221    
                         clock uncertainty            0.209    -0.012    
    SLICE_X83Y114        FDRE (Hold_fdre_C_D)         0.070     0.058    ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                 -0.309    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        4.503ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.235ns,  Total Violation       -0.999ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/HBLANK_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        5.093ns  (logic 0.897ns (17.612%)  route 4.196ns (82.388%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154     5.561 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719     7.280    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.376 r  BUFG_INST2/O
                         net (fo=4881, estimated)     1.717     9.093    CLK
    SLICE_X88Y101        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.478     9.571 r  INTERNAL_RST_reg/Q
                         net (fo=285, estimated)      3.710    13.281    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X7Y140         LUT6 (Prop_lut6_I0_O)        0.295    13.576 r  CHARSVGA_INST_1/TIMEING1/HBLANK_i_3/O
                         net (fo=1, estimated)        0.486    14.062    CHARSVGA_INST_1/TIMEING1/HBLANK_i_3_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I5_O)        0.124    14.186 r  CHARSVGA_INST_1/TIMEING1/HBLANK_i_1/O
                         net (fo=1, routed)           0.000    14.186    CHARSVGA_INST_1/TIMEING1/HBLANK_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/HBLANK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.584    18.487    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X7Y140         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/HBLANK_reg/C
                         clock pessimism              0.382    18.869    
                         clock uncertainty           -0.209    18.660    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)        0.029    18.689    CHARSVGA_INST_1/TIMEING1/HBLANK_reg
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  4.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.235ns  (arrival time - required time)
  Source:                 ethernet_inst_1/GO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/GO_DEL_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.068%)  route 0.202ns (58.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=4881, estimated)     0.567    -0.561    ethernet_inst_1/CLK
    SLICE_X39Y56         FDRE                                         r  ethernet_inst_1/GO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ethernet_inst_1/GO_reg/Q
                         net (fo=2, estimated)        0.202    -0.217    ethernet_inst_1/GO
    SLICE_X42Y57         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.836    -0.816    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X42Y57         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/C
                         clock pessimism              0.566    -0.251    
                         clock uncertainty            0.209    -0.042    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.059     0.017    ethernet_inst_1/GO_DEL_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                 -0.235    





