// Seed: 1988715590
module module_0 ();
  assign id_1 = id_1;
  uwire id_3;
  reg   id_4;
  initial
    for (id_1 = 1; id_3 - id_1; id_4 = id_1) begin
      id_1 <= 1;
      #1 begin
        id_1 = id_4;
      end
    end
  wire id_5;
  reg  id_6 = id_1;
  wire id_7;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    output wor   id_2
);
  always @(posedge 1 != id_2++) id_1 <= 1;
  module_0();
endmodule
