-- Quartus Prime VHDL Template
-- Signed Adder

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity full_adder is

	generic
	(
		DATA_WIDTH : natural := 1
	);

	port 
	(
		a, b, c_in     : in signed	((DATA_WIDTH-1) downto 0);
		result, c_out : out signed ((DATA_WIDTH-1) downto 0)
	);

end entity;

architecture rtl of full_adder is
begin

	result <= (a xor b) xor c_in;
	c_out <= (a and c_in) or (b and c_in) or (a and b);

end rtl;
