
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b9ada9dafa314da78e1a90a60ad9a6a1.bb.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b9ada9dafa314da78e1a90a60ad9a6a1.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v' to AST representation.
Storing AST representation for module `$abstract\fifo'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v' to AST representation.
Storing AST representation for module `$abstract\alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v' to AST representation.
Storing AST representation for module `$abstract\uart_rx'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v' to AST representation.
Storing AST representation for module `$abstract\alu_uart_interface'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_interface.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_interface.v' to AST representation.
Storing AST representation for module `$abstract\uart_interface'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v' to AST representation.
Storing AST representation for module `$abstract\uart_tx'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v' to AST representation.
Storing AST representation for module `$abstract\baud_rate'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/top.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

11. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

11.1. Analyzing design hierarchy..
Top module:  \top
Parameter \NB_DATA = 8
Parameter \NB_OP = 6

11.2. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Parameter \NB_DATA = 8
Parameter \NB_OP = 6
Generating RTLIL representation for module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Parameter \NB_DATA = 8
Parameter \NB_OPCODE = 6

11.3. Executing AST frontend in derive mode using pre-parsed AST for module `\alu_uart_interface'.
Parameter \NB_DATA = 8
Parameter \NB_OPCODE = 6
Generating RTLIL representation for module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16
Parameter \COUNTER_LIMIT = 326
Parameter \NB_COUNTER = 9
Parameter \PTR_LEN = 2

11.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_interface'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16
Parameter \COUNTER_LIMIT = 326
Parameter \NB_COUNTER = 9
Parameter \PTR_LEN = 2
Generating RTLIL representation for module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.

11.5. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16

11.6. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16
Generating RTLIL representation for module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Parameter \NB_DATA = 8
Parameter \PTR_LEN = 2

11.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \NB_DATA = 8
Parameter \PTR_LEN = 2
Generating RTLIL representation for module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Parameter \NB_DATA = 8
Parameter \PTR_LEN = 2
Found cached RTLIL representation for module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16

11.8. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16
Generating RTLIL representation for module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Parameter \NB_COUNTER = 9
Parameter \COUNTER_LIMIT = 326

11.9. Executing AST frontend in derive mode using pre-parsed AST for module `\baud_rate'.
Parameter \NB_COUNTER = 9
Parameter \COUNTER_LIMIT = 326
Generating RTLIL representation for module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.

11.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Used module:         $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate

11.11. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Used module:         $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate
Removing unused module `$abstract\top'.
Removing unused module `$abstract\baud_rate'.
Removing unused module `$abstract\uart_tx'.
Removing unused module `$abstract\uart_interface'.
Removing unused module `$abstract\alu_uart_interface'.
Removing unused module `$abstract\uart_rx'.
Removing unused module `$abstract\alu'.
Removing unused module `$abstract\fifo'.
Removed 8 unused modules.
Renaming module top to top.

12. Executing PROC pass (convert processes to netlists).

12.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Marked 10 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Marked 5 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40 in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39 in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29 in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Removed 1 dead cases from process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Marked 9 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Marked 7 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12 in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11 in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1 in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58 in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Removed a total of 2 dead cases.

12.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 29 assignments to connections.

12.4. Executing PROC_INIT pass (extract init attributes).

12.5. Executing PROC_ARST pass (detect async resets in processes).

12.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~38 debug messages>

12.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
     1/30: $4\o_rx_done[0:0]
     2/30: $3\o_rx_done[0:0]
     3/30: $9\state_next[1:0]
     4/30: $8\s_next[3:0]
     5/30: $7\s_next[3:0]
     6/30: $2\o_rx_done[0:0]
     7/30: $8\state_next[1:0]
     8/30: $7\state_next[1:0]
     9/30: $6\n_next[2:0]
    10/30: $5\n_next[2:0]
    11/30: $6\state_next[1:0]
    12/30: $3\received_byte_next[7:0]
    13/30: $6\s_next[3:0]
    14/30: $2\received_byte_next[7:0]
    15/30: $4\n_next[2:0]
    16/30: $5\s_next[3:0]
    17/30: $5\state_next[1:0]
    18/30: $3\n_next[2:0]
    19/30: $4\s_next[3:0]
    20/30: $4\state_next[1:0]
    21/30: $2\n_next[2:0]
    22/30: $3\s_next[3:0]
    23/30: $3\state_next[1:0]
    24/30: $2\s_next[3:0]
    25/30: $2\state_next[1:0]
    26/30: $1\s_next[3:0]
    27/30: $1\state_next[1:0]
    28/30: $1\received_byte_next[7:0]
    29/30: $1\n_next[2:0]
    30/30: $1\o_rx_done[0:0]
Creating decoders for process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
     1/4: $0\received_byte[7:0]
     2/4: $0\n[2:0]
     3/4: $0\s[3:0]
     4/4: $0\state[1:0]
Creating decoders for process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
     1/12: $4\full_next[0:0]
     2/12: $3\full_next[0:0]
     3/12: $4\empty_next[0:0]
     4/12: $2\write_ptr_next[1:0]
     5/12: $3\empty_next[0:0]
     6/12: $2\empty_next[0:0]
     7/12: $2\full_next[0:0]
     8/12: $2\read_ptr_next[1:0]
     9/12: $1\empty_next[0:0]
    10/12: $1\full_next[0:0]
    11/12: $1\read_ptr_next[1:0]
    12/12: $1\write_ptr_next[1:0]
Creating decoders for process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
     1/4: $0\empty[0:0]
     2/4: $0\full[0:0]
     3/4: $0\read_ptr[1:0]
     4/4: $0\write_ptr[1:0]
Creating decoders for process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
     1/3: $1$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$35
     2/3: $1$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_DATA[7:0]$34
     3/3: $1$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_ADDR[1:0]$33
Creating decoders for process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
     1/31: $3\o_tx_done[0:0]
     2/31: $9\state_next[1:0]
     3/31: $8\s_next[3:0]
     4/31: $7\s_next[3:0]
     5/31: $2\o_tx_done[0:0]
     6/31: $8\state_next[1:0]
     7/31: $7\state_next[1:0]
     8/31: $6\n_next[2:0]
     9/31: $5\n_next[2:0]
    10/31: $6\state_next[1:0]
    11/31: $4\send_byte_next[7:0]
    12/31: $6\s_next[3:0]
    13/31: $3\send_byte_next[7:0]
    14/31: $4\n_next[2:0]
    15/31: $5\s_next[3:0]
    16/31: $5\state_next[1:0]
    17/31: $3\n_next[2:0]
    18/31: $4\s_next[3:0]
    19/31: $4\state_next[1:0]
    20/31: $2\n_next[2:0]
    21/31: $3\s_next[3:0]
    22/31: $3\state_next[1:0]
    23/31: $2\send_byte_next[7:0]
    24/31: $2\s_next[3:0]
    25/31: $2\state_next[1:0]
    26/31: $1\send_byte_next[7:0]
    27/31: $1\s_next[3:0]
    28/31: $1\state_next[1:0]
    29/31: $1\tx_next[0:0]
    30/31: $1\n_next[2:0]
    31/31: $1\o_tx_done[0:0]
Creating decoders for process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
     1/5: $0\tx[0:0]
     2/5: $0\send_byte[7:0]
     3/5: $0\n[2:0]
     4/5: $0\s[3:0]
     5/5: $0\state[1:0]
Creating decoders for process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
     1/27: $2\fifo_tx_write_next[0:0]
     2/27: $2\result_next[7:0]
     3/27: $7\state_next[3:0]
     4/27: $4\wait_next[3:0]
     5/27: $6\state_next[3:0]
     6/27: $6\fifo_rx_read_next[0:0]
     7/27: $2\operand_b_sel_next[7:0]
     8/27: $3\wait_next[3:0]
     9/27: $5\state_next[3:0]
    10/27: $5\fifo_rx_read_next[0:0]
    11/27: $2\operand_a_sel_next[7:0]
    12/27: $2\wait_next[3:0]
    13/27: $4\state_next[3:0]
    14/27: $4\fifo_rx_read_next[0:0]
    15/27: $2\opcode_sel_next[5:0]
    16/27: $3\fifo_rx_read_next[0:0]
    17/27: $3\state_next[3:0]
    18/27: $2\fifo_rx_read_next[0:0]
    19/27: $2\state_next[3:0]
    20/27: $1\fifo_rx_read_next[0:0]
    21/27: $1\state_next[3:0]
    22/27: $1\fifo_tx_write_next[0:0]
    23/27: $1\wait_next[3:0]
    24/27: $1\result_next[7:0]
    25/27: $1\operand_b_sel_next[7:0]
    26/27: $1\operand_a_sel_next[7:0]
    27/27: $1\opcode_sel_next[5:0]
Creating decoders for process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
     1/8: $0\wait_reg[3:0]
     2/8: $0\result[7:0]
     3/8: $0\operand_b_sel[7:0]
     4/8: $0\operand_a_sel[7:0]
     5/8: $0\opcode_sel[5:0]
     6/8: $0\fifo_tx_write[0:0]
     7/8: $0\fifo_rx_read[0:0]
     8/8: $0\state[3:0]
Creating decoders for process `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1'.
     1/1: $1\o_alu_result[7:0]
Creating decoders for process `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58'.
     1/1: $0\counter[8:0]

12.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\state_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\o_rx_done' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\s_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\n_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\received_byte_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\write_ptr_next' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\write_ptr_ok' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\read_ptr_next' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\read_ptr_ok' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\full_next' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\empty_next' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\state_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\o_tx_done' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\s_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\n_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\send_byte_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\tx_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\state_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\fifo_rx_read_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\fifo_tx_write_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\opcode_sel_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\operand_a_sel_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\operand_b_sel_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\result_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\wait_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.\o_alu_result' from process `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1'.

12.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\state' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\s' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\n' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\received_byte' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\write_ptr' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\read_ptr' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\full' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\empty' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_ADDR' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_DATA' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\state' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\s' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\n' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\send_byte' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\tx' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\state' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\fifo_rx_read' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\fifo_tx_write' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\opcode_sel' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\operand_a_sel' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\operand_b_sel' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\result' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\wait_reg' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.\counter' using process `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58'.
  created $dff cell `$procdff$913' with positive edge clock.

12.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
Removing empty process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
Found and cleaned up 1 empty switch in `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
Removing empty process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
Found and cleaned up 5 empty switches in `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
Removing empty process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
Found and cleaned up 1 empty switch in `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
Removing empty process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
Found and cleaned up 1 empty switch in `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
Removing empty process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
Found and cleaned up 9 empty switches in `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
Removing empty process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
Found and cleaned up 1 empty switch in `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
Removing empty process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
Found and cleaned up 7 empty switches in `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
Removing empty process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
Found and cleaned up 1 empty switch in `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
Removing empty process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
Found and cleaned up 1 empty switch in `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1'.
Removing empty process `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1'.
Found and cleaned up 1 empty switch in `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58'.
Removing empty process `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58'.
Cleaned up 38 empty switches.

12.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
<suppressed ~9 debug messages>
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
<suppressed ~8 debug messages>
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
<suppressed ~10 debug messages>
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
<suppressed ~11 debug messages>
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.

13. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Deleting now unused module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Deleting now unused module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Deleting now unused module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Deleting now unused module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Deleting now unused module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Deleting now unused module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
<suppressed ~8 debug messages>

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 22 unused cells and 452 unused wires.
<suppressed ~93 debug messages>
