#Timing report of worst 12 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff6.Q[0] (dffsre at (62,60) clocked by clock0)
Endpoint  : out:ff6.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff6.C[0] (dffsre at (62,60))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff6.Q[0] (dffsre at (62,60)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.764     3.715
| (intra 'io' routing)                                           0.118     3.832
out:ff6.outpad[0] (.output at (79,66))                           0.000     3.832
data arrival time                                                          3.832

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.832
--------------------------------------------------------------------------------
slack (MET)                                                                1.968


#Path 2
Startpoint: ff5.Q[0] (dffsre at (22,22) clocked by clock0)
Endpoint  : ff6.D[0] (dffsre at (62,60) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff5.C[0] (dffsre at (22,22))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff5.Q[0] (dffsre at (22,22)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          2.444     5.395
| (intra 'clb' routing)                                          0.378     5.773
ff6.D[0] (dffsre at (62,60))                                     0.000     5.773
data arrival time                                                          5.773

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff6.C[0] (dffsre at (62,60))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -5.773
--------------------------------------------------------------------------------
slack (MET)                                                                3.063


#Path 3
Startpoint: rst5.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff6.R[0] (dffsre at (62,60) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst5.inpad[0] (.input at (10,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  3.524     4.623
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     4.831
$abc$460$techmap$techmap454$abc$295$auto$blifparse.cc:362:parse_blif$296.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y.in[0] (.names at (62,60))                        0.000     4.831
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     4.901
$abc$460$techmap$techmap454$abc$295$auto$blifparse.cc:362:parse_blif$296.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y.out[0] (.names at (62,60))                       0.000     4.901
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     5.050
| (inter-block routing)                                                                                                                                                                                                                  0.272     5.321
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     5.342
ff6.R[0] (dffsre at (62,60))                                                                                                                                                                                                             0.000     5.342
data arrival time                                                                                                                                                                                                                                  5.342

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff6.C[0] (dffsre at (62,60))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -5.342
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        3.645


#Path 4
Startpoint: ff4.Q[0] (dffsre at (20,11) clocked by clock0)
Endpoint  : ff5.D[0] (dffsre at (22,22) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff4.C[0] (dffsre at (20,11))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff4.Q[0] (dffsre at (20,11)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.644     3.595
| (intra 'clb' routing)                                          0.378     3.973
ff5.D[0] (dffsre at (22,22))                                     0.000     3.973
data arrival time                                                          3.973

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff5.C[0] (dffsre at (22,22))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.973
--------------------------------------------------------------------------------
slack (MET)                                                                4.863


#Path 5
Startpoint: ff3.Q[0] (dffsre at (20,10) clocked by clock0)
Endpoint  : ff4.D[0] (dffsre at (20,11) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff3.C[0] (dffsre at (20,10))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff3.Q[0] (dffsre at (20,10)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff4.D[0] (dffsre at (20,11))                                     0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff4.C[0] (dffsre at (20,11))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 6
Startpoint: ff2.Q[0] (dffsre at (19,10) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (20,10) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (19,10))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (19,10)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff3.D[0] (dffsre at (20,10))                                     0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff3.C[0] (dffsre at (20,10))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 7
Startpoint: ff1.Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (19,9))                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (19,9)) [clock-to-output]                    0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff2.D[0] (dffsre at (19,10))                                     0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (19,10))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 8
Startpoint: rst4.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff5.R[0] (dffsre at (22,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst4.inpad[0] (.input at (9,0))                                                                                                                                                                                                          0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  1.364     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     2.671
$abc$460$techmap$techmap453$abc$279$auto$blifparse.cc:362:parse_blif$280.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y.in[0] (.names at (22,22))                        0.000     2.671
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     2.741
$abc$460$techmap$techmap453$abc$279$auto$blifparse.cc:362:parse_blif$280.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y.out[0] (.names at (22,22))                       0.000     2.741
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     2.890
| (inter-block routing)                                                                                                                                                                                                                  0.272     3.161
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     3.182
ff5.R[0] (dffsre at (22,22))                                                                                                                                                                                                             0.000     3.182
data arrival time                                                                                                                                                                                                                                  3.182

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff5.C[0] (dffsre at (22,22))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -3.182
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        5.805


#Path 9
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                            0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                     0.000     1.000
| (intra 'io' routing)                                                                              0.099     1.099
| (inter-block routing)                                                                             0.980     2.079
| (intra 'clb' routing)                                                                             0.208     2.287
$abc$460$auto$simplemap.cc:333:simplemap_lut$448[1].in[0] (.names at (19,9))                        0.000     2.287
| (primitive '.names' combinational delay)                                                          0.120     2.407
$abc$460$auto$simplemap.cc:333:simplemap_lut$448[1].out[0] (.names at (19,9))                       0.000     2.407
| (intra 'clb' routing)                                                                             0.149     2.556
| (inter-block routing)                                                                             0.284     2.839
| (intra 'clb' routing)                                                                             0.020     2.860
ff2.R[0] (dffsre at (19,10))                                                                        0.000     2.860
data arrival time                                                                                             2.860

clock clock0 (rise edge)                                                                            6.800     6.800
clock source latency                                                                                0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                   0.000     6.800
| (intra 'io' routing)                                                                              0.099     6.899
| (inter-block routing)                                                                             0.000     6.899
| (intra 'clb' routing)                                                                             2.000     8.899
ff2.C[0] (dffsre at (19,10))                                                                        0.000     8.899
clock uncertainty                                                                                   0.000     8.899
cell setup time                                                                                     0.087     8.986
data required time                                                                                            8.986
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            8.986
data arrival time                                                                                            -2.860
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   6.127


#Path 10
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (20,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst2.inpad[0] (.input at (8,0))                                                                                                                                                                                                          0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  0.980     2.079
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     2.287
$abc$460$techmap$techmap446$abc$287$auto$blifparse.cc:362:parse_blif$288.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y.in[0] (.names at (20,10))                        0.000     2.287
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     2.357
$abc$460$techmap$techmap446$abc$287$auto$blifparse.cc:362:parse_blif$288.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y.out[0] (.names at (20,10))                       0.000     2.357
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     2.506
| (inter-block routing)                                                                                                                                                                                                                  0.272     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     2.798
ff3.R[0] (dffsre at (20,10))                                                                                                                                                                                                             0.000     2.798
data arrival time                                                                                                                                                                                                                                  2.798

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff3.C[0] (dffsre at (20,10))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -2.798
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        6.189


#Path 11
Startpoint: rst3.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff4.R[0] (dffsre at (20,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst3.inpad[0] (.input at (8,0))                                                                                                                                                                                                          0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  0.980     2.079
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     2.287
$abc$460$techmap$techmap447$abc$283$auto$blifparse.cc:362:parse_blif$284.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y.in[0] (.names at (20,11))                        0.000     2.287
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     2.357
$abc$460$techmap$techmap447$abc$283$auto$blifparse.cc:362:parse_blif$284.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$382_Y.out[0] (.names at (20,11))                       0.000     2.357
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     2.506
| (inter-block routing)                                                                                                                                                                                                                  0.272     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     2.798
ff4.R[0] (dffsre at (20,11))                                                                                                                                                                                                             0.000     2.798
data arrival time                                                                                                                                                                                                                                  2.798

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff4.C[0] (dffsre at (20,11))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -2.798
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        6.189


#Path 12
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (19,9) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst1.inpad[0] (.input at (7,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.980     2.079
| (intra 'clb' routing)                                          0.208     2.287
$abc$299$li0_li0.in[1] (.names at (19,9))                        0.000     2.287
| (primitive '.names' combinational delay)                       0.220     2.507
$abc$299$li0_li0.out[0] (.names at (19,9))                       0.000     2.507
| (intra 'clb' routing)                                          0.000     2.507
ff1.D[0] (dffsre at (19,9))                                      0.000     2.507
data arrival time                                                          2.507

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (19,9))                                      0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.507
--------------------------------------------------------------------------------
slack (MET)                                                                6.329


#End of timing report
