// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/23/2018 03:29:42"

// 
// Device: Altera EP3C25F324C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Main (
	clk_externo,
	rst_externo,
	pc_counter,
	data_out,
	stack_in,
	stack_out,
	ula_out,
	a,
	b,
	out_addr,
	igual,
	maior,
	menor,
	jump_out);
input 	clk_externo;
input 	rst_externo;
output 	[7:0] pc_counter;
output 	[7:0] data_out;
output 	[7:0] stack_in;
output 	[7:0] stack_out;
output 	[7:0] ula_out;
output 	[7:0] a;
output 	[7:0] b;
output 	[7:0] out_addr;
output 	igual;
output 	maior;
output 	menor;
output 	jump_out;

// Design Ports Information
// pc_counter[0]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[4]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_counter[7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[5]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[6]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_in[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[1]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[2]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[5]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[6]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stack_out[7]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[0]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[2]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[3]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[4]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_out[7]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[6]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[1]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[2]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_addr[7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// igual	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// maior	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// menor	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_out	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_externo	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_externo	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \variables|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \program_counter|Add1~6_combout ;
wire \program_counter|Add0~15_combout ;
wire \mem|rom~2061_combout ;
wire \mem|rom~2066_combout ;
wire \myUla|Add0~5_combout ;
wire \mem|rom~2068_combout ;
wire \myUla|Add0~17_combout ;
wire \mem|rom~2073_combout ;
wire \mem|rom~2074_combout ;
wire \control|state.leMemoria~q ;
wire \control|state.resetPC~11_combout ;
wire \control|Selector5~0_combout ;
wire \control|state~22_combout ;
wire \control|state~28_combout ;
wire \control|Equal0~0_combout ;
wire \control|state~30_combout ;
wire \control|state~32_combout ;
wire \control|state~35_combout ;
wire \control|opcode[0]~1_combout ;
wire \mem|addr_reg[5]~feeder_combout ;
wire \calc_branch|branch2[3]~feeder_combout ;
wire \pc_counter[0]~output_o ;
wire \pc_counter[1]~output_o ;
wire \pc_counter[2]~output_o ;
wire \pc_counter[3]~output_o ;
wire \pc_counter[4]~output_o ;
wire \pc_counter[5]~output_o ;
wire \pc_counter[6]~output_o ;
wire \pc_counter[7]~output_o ;
wire \data_out[0]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[7]~output_o ;
wire \stack_in[0]~output_o ;
wire \stack_in[1]~output_o ;
wire \stack_in[2]~output_o ;
wire \stack_in[3]~output_o ;
wire \stack_in[4]~output_o ;
wire \stack_in[5]~output_o ;
wire \stack_in[6]~output_o ;
wire \stack_in[7]~output_o ;
wire \stack_out[0]~output_o ;
wire \stack_out[1]~output_o ;
wire \stack_out[2]~output_o ;
wire \stack_out[3]~output_o ;
wire \stack_out[4]~output_o ;
wire \stack_out[5]~output_o ;
wire \stack_out[6]~output_o ;
wire \stack_out[7]~output_o ;
wire \ula_out[0]~output_o ;
wire \ula_out[1]~output_o ;
wire \ula_out[2]~output_o ;
wire \ula_out[3]~output_o ;
wire \ula_out[4]~output_o ;
wire \ula_out[5]~output_o ;
wire \ula_out[6]~output_o ;
wire \ula_out[7]~output_o ;
wire \a[0]~output_o ;
wire \a[1]~output_o ;
wire \a[2]~output_o ;
wire \a[3]~output_o ;
wire \a[4]~output_o ;
wire \a[5]~output_o ;
wire \a[6]~output_o ;
wire \a[7]~output_o ;
wire \b[0]~output_o ;
wire \b[1]~output_o ;
wire \b[2]~output_o ;
wire \b[3]~output_o ;
wire \b[4]~output_o ;
wire \b[5]~output_o ;
wire \b[6]~output_o ;
wire \b[7]~output_o ;
wire \out_addr[0]~output_o ;
wire \out_addr[1]~output_o ;
wire \out_addr[2]~output_o ;
wire \out_addr[3]~output_o ;
wire \out_addr[4]~output_o ;
wire \out_addr[5]~output_o ;
wire \out_addr[6]~output_o ;
wire \out_addr[7]~output_o ;
wire \igual~output_o ;
wire \maior~output_o ;
wire \menor~output_o ;
wire \jump_out~output_o ;
wire \program_counter|Add1~0_combout ;
wire \program_counter|Add0~1 ;
wire \program_counter|Add0~2_combout ;
wire \program_counter|Add0~3 ;
wire \program_counter|Add0~5_combout ;
wire \program_counter|Add1~1 ;
wire \program_counter|Add1~2_combout ;
wire \program_counter|pc[2]~1_combout ;
wire \mem|rom~2048_combout ;
wire \mem|rom~2050_combout ;
wire \calc_branch|branch3[0]~0_combout ;
wire \mem|rom~2062_combout ;
wire \rst_externo~input_o ;
wire \rst_externo~inputclkctrl_outclk ;
wire \control|state~41_combout ;
wire \control|state.leInstrucao~q ;
wire \mem|rom~2057_combout ;
wire \mem|rom~2058_combout ;
wire \control|opcode[5]~0_combout ;
wire \control|Equal9~0_combout ;
wire \control|process_0~2_combout ;
wire \control|state~29_combout ;
wire \control|state~37_combout ;
wire \control|state.lePilha~q ;
wire \control|state~34_combout ;
wire \control|state.escreveMemoria~q ;
wire \control|state.resetPC~q ;
wire \control|state~31_combout ;
wire \control|state.NOP~q ;
wire \control|state.resetPC~3_combout ;
wire \control|state.resetPC~1_combout ;
wire \control|state~38_combout ;
wire \control|state.decodifica~q ;
wire \control|state~18_combout ;
wire \control|Equal10~0_combout ;
wire \control|state~19_combout ;
wire \control|state~20_combout ;
wire \control|state.escrevePilha~q ;
wire \control|state.resetPC~2_combout ;
wire \control|state.resetPC~5_combout ;
wire \control|state.resetPC~0_combout ;
wire \control|state~39_combout ;
wire \control|state~40_combout ;
wire \control|state.incremento_adicional~q ;
wire \control|state~36_combout ;
wire \control|state.leBranch1~q ;
wire \control|state.resetPC~4_combout ;
wire \control|state.resetPC~9_combout ;
wire \control|state.resetPC~6_combout ;
wire \control|state.resetPC~7_combout ;
wire \control|state.resetPC~8_combout ;
wire \control|state.resetPC~12_combout ;
wire \control|Equal7~1_combout ;
wire \control|state~26_combout ;
wire \control|state~27_combout ;
wire \control|state.incremento_adicional2~q ;
wire \control|state~21_combout ;
wire \control|state.leBranch2~q ;
wire \program_counter|Add0~6 ;
wire \program_counter|Add0~7_combout ;
wire \program_counter|Add1~3 ;
wire \program_counter|Add1~4_combout ;
wire \program_counter|pc[3]~2_combout ;
wire \calc_branch|outAddr[3]~2_combout ;
wire \program_counter|Add0~8 ;
wire \program_counter|Add0~9_combout ;
wire \program_counter|pc[4]~3_combout ;
wire \mem|Add0~0_combout ;
wire \mem|Add0~1 ;
wire \mem|Add0~3 ;
wire \mem|Add0~4_combout ;
wire \mem|rom~2063_combout ;
wire \mem|Add0~5 ;
wire \mem|Add0~6_combout ;
wire \mem|Add0~9 ;
wire \mem|Add0~11 ;
wire \mem|Add0~12_combout ;
wire \mem|rom~2064_combout ;
wire \mem|rom~2065_combout ;
wire \calc_branch|branch2[0]~feeder_combout ;
wire \calc_branch|outAddr[4]~3_combout ;
wire \mem|Add0~7 ;
wire \mem|Add0~8_combout ;
wire \mem|Add0~10_combout ;
wire \mem|rom~2069_combout ;
wire \calc_branch|outAddr[2]~1_combout ;
wire \mem|rom~2052_combout ;
wire \mem|rom~2054_combout ;
wire \control|Equal7~0_combout ;
wire \control|Selector6~1_combout ;
wire \control|Selector6~2_combout ;
wire \program_counter|Add0~4_combout ;
wire \mem|rom~2055_combout ;
wire \mem|rom~2056_combout ;
wire \control|Equal12~0_combout ;
wire \control|state~23_combout ;
wire \control|state~24_combout ;
wire \control|state~25_combout ;
wire \control|state.atualizaPC2~q ;
wire \control|op_pc~combout ;
wire \control|Selector6~0_combout ;
wire \program_counter|Add0~10 ;
wire \program_counter|Add0~11_combout ;
wire \program_counter|Add1~5 ;
wire \program_counter|Add1~7 ;
wire \program_counter|Add1~8_combout ;
wire \program_counter|Add0~13_combout ;
wire \program_counter|Add0~14_combout ;
wire \program_counter|Add1~9 ;
wire \program_counter|Add1~10_combout ;
wire \program_counter|pc[6]~4_combout ;
wire \calc_branch|branch1[0]~0_combout ;
wire \mem|rom~2053_combout ;
wire \calc_branch|outAddr[6]~4_combout ;
wire \program_counter|Add1~11 ;
wire \program_counter|Add1~12_combout ;
wire \program_counter|Add0~12 ;
wire \program_counter|Add0~16 ;
wire \program_counter|Add0~17_combout ;
wire \program_counter|pc[7]~5_combout ;
wire \calc_branch|outAddr[7]~5_combout ;
wire \mem|rom~2051_combout ;
wire \mem|rom~2059_combout ;
wire \mem|rom~2060_combout ;
wire \control|Equal13~0_combout ;
wire \control|state~33_combout ;
wire \control|state.atualizaPC~q ;
wire \control|WideOr6~combout ;
wire \control|WideOr6~clkctrl_outclk ;
wire \program_counter|Add0~0_combout ;
wire \program_counter|pc[0]~0_combout ;
wire \calc_branch|branch4[0]~feeder_combout ;
wire \calc_branch|outAddr[0]~0_combout ;
wire \control|data_stack_from[1]~0_combout ;
wire \data_stack[0]~19_combout ;
wire \clk_externo~input_o ;
wire \clk_externo~inputclkctrl_outclk ;
wire \pilha|top_of_stack~1_combout ;
wire \pilha|Add0~0_combout ;
wire \pilha|top_of_stack[0]~2_combout ;
wire \pilha|Add2~0_combout ;
wire \pilha|top_of_stack[1]~0_combout ;
wire \pilha|Add0~1 ;
wire \pilha|Add0~2_combout ;
wire \pilha|top_of_stack[4]~3_combout ;
wire \pilha|top_of_stack~4_combout ;
wire \pilha|Add0~3 ;
wire \pilha|Add0~4_combout ;
wire \pilha|Add2~3_combout ;
wire \control|load_stack[0]~0_combout ;
wire \pilha|top_of_stack~5_combout ;
wire \pilha|Add0~5 ;
wire \pilha|Add0~6_combout ;
wire \pilha|Add1~3_combout ;
wire \pilha|top_of_stack~6_combout ;
wire \pilha|top_of_stack~7_combout ;
wire \pilha|Add0~7 ;
wire \pilha|Add0~8_combout ;
wire \pilha|top_of_stack[0]~_wirecell_combout ;
wire \pilha|Add2~0_wirecell_combout ;
wire \pilha|Add2~1_combout ;
wire \pilha|Add2~2_combout ;
wire \pilha|Add2~4_combout ;
wire \control|data_stack_from[1]~1_combout ;
wire \data_stack[0]~2_combout ;
wire \pilha|top_of_stack[1]~_wirecell_combout ;
wire \pilha|Add1~0_combout ;
wire \pilha|Add1~1_combout ;
wire \pilha|Add1~2_combout ;
wire \data_stack[2]~6_combout ;
wire \control|Selector7~3_combout ;
wire \control|Selector7~2_combout ;
wire \var_address[0]~4_combout ;
wire \~GND~combout ;
wire \var_address[2]~6_combout ;
wire \mem|rom~2067_combout ;
wire \mem|rom~2070_combout ;
wire \var_address[3]~7_combout ;
wire \mem|rom~2071_combout ;
wire \var_address[4]~5_combout ;
wire \mem|rom~2049_combout ;
wire \mem|Add0~2_combout ;
wire \mem|rom~2072_combout ;
wire \control|data_stack_from[0]~2_combout ;
wire \data_stack[4]~10_combout ;
wire \data_stack[5]~13_combout ;
wire \pilha|ram_rtl_1|auto_generated|ram_block1a5 ;
wire \pilha|ram_rtl_1|auto_generated|ram_block1a6 ;
wire \pilha|ram_rtl_1|auto_generated|ram_block1a7 ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \data_stack[7]~17_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \myUla|Add0~23_combout ;
wire \myUla|Add0~20_combout ;
wire \myUla|Add0~14_combout ;
wire \myUla|Add0~8_combout ;
wire \myUla|Add0~0_combout ;
wire \myUla|Add0~2_cout ;
wire \myUla|Add0~4 ;
wire \myUla|Add0~7 ;
wire \myUla|Add0~10 ;
wire \myUla|Add0~13 ;
wire \myUla|Add0~16 ;
wire \myUla|Add0~19 ;
wire \myUla|Add0~22 ;
wire \myUla|Add0~24_combout ;
wire \data_stack[7]~18_combout ;
wire \pilha|ram_rtl_1|auto_generated|ram_block1a4 ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \data_stack[6]~15_combout ;
wire \myUla|Add0~21_combout ;
wire \data_stack[6]~16_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \myUla|Add0~18_combout ;
wire \data_stack[5]~14_combout ;
wire \pilha|ram_rtl_1|auto_generated|ram_block1a2 ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \data_stack[4]~11_combout ;
wire \myUla|Add0~15_combout ;
wire \data_stack[4]~12_combout ;
wire \pilha|ram_rtl_1|auto_generated|ram_block1a3 ;
wire \myUla|Add0~11_combout ;
wire \myUla|Add0~12_combout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \data_stack[3]~8_combout ;
wire \data_stack[3]~9_combout ;
wire \pilha|ram_rtl_1|auto_generated|ram_block1a1 ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \myUla|Add0~9_combout ;
wire \data_stack[2]~7_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \myUla|Add0~6_combout ;
wire \data_stack[1]~5_combout ;
wire \pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \variables|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \data_stack[0]~3_combout ;
wire \myUla|Add0~3_combout ;
wire \data_stack[0]~4_combout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \pilha|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \myUla|Equal0~3_combout ;
wire \myUla|Equal0~0_combout ;
wire \myUla|Equal0~1_combout ;
wire \myUla|Equal0~2_combout ;
wire \myUla|Equal0~4_combout ;
wire \myUla|LessThan0~1_cout ;
wire \myUla|LessThan0~3_cout ;
wire \myUla|LessThan0~5_cout ;
wire \myUla|LessThan0~7_cout ;
wire \myUla|LessThan0~9_cout ;
wire \myUla|LessThan0~11_cout ;
wire \myUla|LessThan0~13_cout ;
wire \myUla|LessThan0~14_combout ;
wire \myUla|LessThan1~1_cout ;
wire \myUla|LessThan1~3_cout ;
wire \myUla|LessThan1~5_cout ;
wire \myUla|LessThan1~7_cout ;
wire \myUla|LessThan1~9_cout ;
wire \myUla|LessThan1~11_cout ;
wire \myUla|LessThan1~13_cout ;
wire \myUla|LessThan1~14_combout ;
wire \control|Selector5~1_combout ;
wire \control|Selector5~2_combout ;
wire \control|Selector5~3_combout ;
wire \control|Selector5~4_combout ;
wire \control|res_salto~q ;
wire [7:0] \control|opcode ;
wire [7:0] \mem|addr_reg ;
wire [7:0] \program_counter|pc ;
wire [4:0] \pilha|top_of_stack ;
wire [7:0] \calc_branch|branch4 ;
wire [7:0] \calc_branch|branch3 ;
wire [7:0] \calc_branch|branch2 ;
wire [7:0] \calc_branch|branch1 ;

wire [17:0] \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \variables|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \variables|ram_rtl_0|auto_generated|ram_block1a1  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \variables|ram_rtl_0|auto_generated|ram_block1a2  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \variables|ram_rtl_0|auto_generated|ram_block1a3  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \variables|ram_rtl_0|auto_generated|ram_block1a4  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \variables|ram_rtl_0|auto_generated|ram_block1a5  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \variables|ram_rtl_0|auto_generated|ram_block1a6  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \variables|ram_rtl_0|auto_generated|ram_block1a7  = \variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout  = \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \pilha|ram_rtl_1|auto_generated|ram_block1a1  = \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \pilha|ram_rtl_1|auto_generated|ram_block1a2  = \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \pilha|ram_rtl_1|auto_generated|ram_block1a3  = \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \pilha|ram_rtl_1|auto_generated|ram_block1a4  = \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \pilha|ram_rtl_1|auto_generated|ram_block1a5  = \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \pilha|ram_rtl_1|auto_generated|ram_block1a6  = \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \pilha|ram_rtl_1|auto_generated|ram_block1a7  = \pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a1  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a2  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a3  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a4  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a5  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a6  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \pilha|ram_rtl_0|auto_generated|ram_block1a7  = \pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: M9K_X33_Y24_N0
cycloneiii_ram_block \variables|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|state.escreveMemoria~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_externo~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pilha|ram_rtl_1|auto_generated|ram_block1a7 ,\pilha|ram_rtl_1|auto_generated|ram_block1a6 ,\pilha|ram_rtl_1|auto_generated|ram_block1a5 ,\pilha|ram_rtl_1|auto_generated|ram_block1a4 ,\pilha|ram_rtl_1|auto_generated|ram_block1a3 ,
\pilha|ram_rtl_1|auto_generated|ram_block1a2 ,\pilha|ram_rtl_1|auto_generated|ram_block1a1 ,\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout }),
	.portaaddr({\var_address[4]~5_combout ,\var_address[3]~7_combout ,\var_address[2]~6_combout ,\~GND~combout ,\var_address[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\variables|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ALTSYNCRAM";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \variables|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneiii_lcell_comb \program_counter|Add1~6 (
// Equation(s):
// \program_counter|Add1~6_combout  = (\program_counter|pc [4] & (!\program_counter|Add1~5 )) # (!\program_counter|pc [4] & ((\program_counter|Add1~5 ) # (GND)))
// \program_counter|Add1~7  = CARRY((!\program_counter|Add1~5 ) # (!\program_counter|pc [4]))

	.dataa(gnd),
	.datab(\program_counter|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add1~5 ),
	.combout(\program_counter|Add1~6_combout ),
	.cout(\program_counter|Add1~7 ));
// synopsys translate_off
defparam \program_counter|Add1~6 .lut_mask = 16'h3C3F;
defparam \program_counter|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneiii_lcell_comb \program_counter|Add0~15 (
// Equation(s):
// \program_counter|Add0~15_combout  = (\program_counter|pc [6] & (\program_counter|Add0~12  $ (GND))) # (!\program_counter|pc [6] & (!\program_counter|Add0~12  & VCC))
// \program_counter|Add0~16  = CARRY((\program_counter|pc [6] & !\program_counter|Add0~12 ))

	.dataa(gnd),
	.datab(\program_counter|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add0~12 ),
	.combout(\program_counter|Add0~15_combout ),
	.cout(\program_counter|Add0~16 ));
// synopsys translate_off
defparam \program_counter|Add0~15 .lut_mask = 16'hC30C;
defparam \program_counter|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \mem|addr_reg[5] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\mem|addr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[5] .is_wysiwyg = "true";
defparam \mem|addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneiii_lcell_comb \mem|rom~2061 (
// Equation(s):
// \mem|rom~2061_combout  = (\mem|addr_reg [2] & ((\mem|addr_reg [3] & (!\mem|addr_reg [0] & !\mem|addr_reg [1])) # (!\mem|addr_reg [3] & (\mem|addr_reg [0] & \mem|addr_reg [1]))))

	.dataa(\mem|addr_reg [3]),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|addr_reg [1]),
	.datad(\mem|addr_reg [2]),
	.cin(gnd),
	.combout(\mem|rom~2061_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2061 .lut_mask = 16'h4200;
defparam \mem|rom~2061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneiii_lcell_comb \mem|rom~2066 (
// Equation(s):
// \mem|rom~2066_combout  = (\mem|addr_reg [5]) # ((\mem|addr_reg [6]) # ((\mem|addr_reg [4]) # (\mem|rom~2048_combout )))

	.dataa(\mem|addr_reg [5]),
	.datab(\mem|addr_reg [6]),
	.datac(\mem|addr_reg [4]),
	.datad(\mem|rom~2048_combout ),
	.cin(gnd),
	.combout(\mem|rom~2066_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2066 .lut_mask = 16'hFFFE;
defparam \mem|rom~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneiii_lcell_comb \myUla|Add0~5 (
// Equation(s):
// \myUla|Add0~5_combout  = \pilha|ram_rtl_1|auto_generated|ram_block1a1  $ (((\mem|rom~2048_combout ) # ((\mem|addr_reg [7]) # (!\mem|rom~2049_combout ))))

	.dataa(\mem|rom~2048_combout ),
	.datab(\mem|addr_reg [7]),
	.datac(\mem|rom~2049_combout ),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\myUla|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~5 .lut_mask = 16'h10EF;
defparam \myUla|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneiii_lcell_comb \mem|rom~2068 (
// Equation(s):
// \mem|rom~2068_combout  = (!\mem|Add0~6_combout  & (\mem|addr_reg [0] & \mem|rom~2067_combout ))

	.dataa(\mem|Add0~6_combout ),
	.datab(\mem|addr_reg [0]),
	.datac(gnd),
	.datad(\mem|rom~2067_combout ),
	.cin(gnd),
	.combout(\mem|rom~2068_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2068 .lut_mask = 16'h4400;
defparam \mem|rom~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneiii_lcell_comb \myUla|Add0~17 (
// Equation(s):
// \myUla|Add0~17_combout  = \pilha|ram_rtl_1|auto_generated|ram_block1a5  $ (((\mem|rom~2048_combout ) # ((\mem|addr_reg [7]) # (!\mem|rom~2049_combout ))))

	.dataa(\mem|rom~2048_combout ),
	.datab(\mem|rom~2049_combout ),
	.datac(\mem|addr_reg [7]),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\myUla|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~17 .lut_mask = 16'h04FB;
defparam \myUla|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneiii_lcell_comb \mem|rom~2073 (
// Equation(s):
// \mem|rom~2073_combout  = (!\mem|Add0~4_combout  & ((\mem|Add0~0_combout  & (!\mem|addr_reg [0])) # (!\mem|Add0~0_combout  & (\mem|addr_reg [0] & \mem|Add0~2_combout ))))

	.dataa(\mem|Add0~0_combout ),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|Add0~4_combout ),
	.datad(\mem|Add0~2_combout ),
	.cin(gnd),
	.combout(\mem|rom~2073_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2073 .lut_mask = 16'h0602;
defparam \mem|rom~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneiii_lcell_comb \mem|rom~2074 (
// Equation(s):
// \mem|rom~2074_combout  = (\mem|Add0~2_combout  & ((\mem|Add0~0_combout  & (!\mem|addr_reg [0] & !\mem|Add0~4_combout )) # (!\mem|Add0~0_combout  & (\mem|addr_reg [0] & \mem|Add0~4_combout ))))

	.dataa(\mem|Add0~0_combout ),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|Add0~4_combout ),
	.datad(\mem|Add0~2_combout ),
	.cin(gnd),
	.combout(\mem|rom~2074_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2074 .lut_mask = 16'h4200;
defparam \mem|rom~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \calc_branch|branch2[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\calc_branch|branch2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.leBranch2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch2[3] .is_wysiwyg = "true";
defparam \calc_branch|branch2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \control|state.leMemoria (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leMemoria~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leMemoria .is_wysiwyg = "true";
defparam \control|state.leMemoria .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneiii_lcell_comb \control|state.resetPC~11 (
// Equation(s):
// \control|state.resetPC~11_combout  = (!\control|state.leInstrucao~q  & (!\control|state.decodifica~q  & !\control|WideOr6~combout ))

	.dataa(\control|state.leInstrucao~q ),
	.datab(gnd),
	.datac(\control|state.decodifica~q ),
	.datad(\control|WideOr6~combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~11_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~11 .lut_mask = 16'h0005;
defparam \control|state.resetPC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneiii_lcell_comb \control|Selector5~0 (
// Equation(s):
// \control|Selector5~0_combout  = (!\control|Equal10~0_combout  & \control|Equal12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|Equal10~0_combout ),
	.datad(\control|Equal12~0_combout ),
	.cin(gnd),
	.combout(\control|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~0 .lut_mask = 16'h0F00;
defparam \control|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \control|opcode[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|opcode[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[0] .is_wysiwyg = "true";
defparam \control|opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneiii_lcell_comb \control|state~22 (
// Equation(s):
// \control|state~22_combout  = (\control|opcode [4] & (\control|state.escrevePilha~q  & \control|Equal9~0_combout ))

	.dataa(\control|opcode [4]),
	.datab(\control|state.escrevePilha~q ),
	.datac(gnd),
	.datad(\control|Equal9~0_combout ),
	.cin(gnd),
	.combout(\control|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~22 .lut_mask = 16'h8800;
defparam \control|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneiii_lcell_comb \control|state~28 (
// Equation(s):
// \control|state~28_combout  = (\control|state.decodifica~q  & (((\control|opcode [3] & \control|opcode [4])) # (!\control|Equal9~0_combout )))

	.dataa(\control|state.decodifica~q ),
	.datab(\control|opcode [3]),
	.datac(\control|opcode [4]),
	.datad(\control|Equal9~0_combout ),
	.cin(gnd),
	.combout(\control|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~28 .lut_mask = 16'h80AA;
defparam \control|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneiii_lcell_comb \control|Equal0~0 (
// Equation(s):
// \control|Equal0~0_combout  = (!\control|opcode [6] & (!\control|opcode [4] & (!\control|opcode [7] & \control|opcode [5])))

	.dataa(\control|opcode [6]),
	.datab(\control|opcode [4]),
	.datac(\control|opcode [7]),
	.datad(\control|opcode [5]),
	.cin(gnd),
	.combout(\control|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal0~0 .lut_mask = 16'h0100;
defparam \control|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneiii_lcell_comb \control|state~30 (
// Equation(s):
// \control|state~30_combout  = (\control|state~28_combout  & (\control|Selector6~1_combout  & (\control|state~29_combout  & !\control|process_0~2_combout )))

	.dataa(\control|state~28_combout ),
	.datab(\control|Selector6~1_combout ),
	.datac(\control|state~29_combout ),
	.datad(\control|process_0~2_combout ),
	.cin(gnd),
	.combout(\control|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~30 .lut_mask = 16'h0080;
defparam \control|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneiii_lcell_comb \control|state~32 (
// Equation(s):
// \control|state~32_combout  = (\control|state.escrevePilha~q  & ((!\control|Equal9~0_combout ) # (!\control|opcode [4])))

	.dataa(\control|state.escrevePilha~q ),
	.datab(gnd),
	.datac(\control|opcode [4]),
	.datad(\control|Equal9~0_combout ),
	.cin(gnd),
	.combout(\control|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~32 .lut_mask = 16'h0AAA;
defparam \control|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneiii_lcell_comb \control|state~35 (
// Equation(s):
// \control|state~35_combout  = (\control|process_0~2_combout  & (\control|state~28_combout  & \control|state.resetPC~12_combout ))

	.dataa(gnd),
	.datab(\control|process_0~2_combout ),
	.datac(\control|state~28_combout ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~35 .lut_mask = 16'hC000;
defparam \control|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneiii_lcell_comb \control|opcode[0]~1 (
// Equation(s):
// \control|opcode[0]~1_combout  = !\mem|rom~2050_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem|rom~2050_combout ),
	.cin(gnd),
	.combout(\control|opcode[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|opcode[0]~1 .lut_mask = 16'h00FF;
defparam \control|opcode[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneiii_lcell_comb \mem|addr_reg[5]~feeder (
// Equation(s):
// \mem|addr_reg[5]~feeder_combout  = \program_counter|pc [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program_counter|pc [5]),
	.cin(gnd),
	.combout(\mem|addr_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem|addr_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \mem|addr_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneiii_lcell_comb \calc_branch|branch2[3]~feeder (
// Equation(s):
// \calc_branch|branch2[3]~feeder_combout  = \mem|rom~2070_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem|rom~2070_combout ),
	.cin(gnd),
	.combout(\calc_branch|branch2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|branch2[3]~feeder .lut_mask = 16'hFF00;
defparam \calc_branch|branch2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneiii_io_obuf \pc_counter[0]~output (
	.i(\program_counter|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[0]~output .bus_hold = "false";
defparam \pc_counter[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneiii_io_obuf \pc_counter[1]~output (
	.i(\program_counter|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[1]~output .bus_hold = "false";
defparam \pc_counter[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneiii_io_obuf \pc_counter[2]~output (
	.i(\program_counter|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[2]~output .bus_hold = "false";
defparam \pc_counter[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N23
cycloneiii_io_obuf \pc_counter[3]~output (
	.i(\program_counter|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[3]~output .bus_hold = "false";
defparam \pc_counter[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y23_N23
cycloneiii_io_obuf \pc_counter[4]~output (
	.i(\program_counter|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[4]~output .bus_hold = "false";
defparam \pc_counter[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y23_N16
cycloneiii_io_obuf \pc_counter[5]~output (
	.i(\program_counter|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[5]~output .bus_hold = "false";
defparam \pc_counter[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N16
cycloneiii_io_obuf \pc_counter[6]~output (
	.i(\program_counter|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[6]~output .bus_hold = "false";
defparam \pc_counter[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneiii_io_obuf \pc_counter[7]~output (
	.i(\program_counter|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_counter[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_counter[7]~output .bus_hold = "false";
defparam \pc_counter[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y34_N9
cycloneiii_io_obuf \data_out[0]~output (
	.i(!\mem|rom~2050_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N9
cycloneiii_io_obuf \data_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N23
cycloneiii_io_obuf \data_out[2]~output (
	.i(\mem|rom~2053_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y34_N2
cycloneiii_io_obuf \data_out[3]~output (
	.i(\mem|rom~2054_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N9
cycloneiii_io_obuf \data_out[4]~output (
	.i(\mem|rom~2056_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneiii_io_obuf \data_out[5]~output (
	.i(!\mem|rom~2058_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneiii_io_obuf \data_out[6]~output (
	.i(\mem|rom~2060_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneiii_io_obuf \data_out[7]~output (
	.i(\mem|rom~2062_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N9
cycloneiii_io_obuf \stack_in[0]~output (
	.i(\data_stack[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[0]~output .bus_hold = "false";
defparam \stack_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N2
cycloneiii_io_obuf \stack_in[1]~output (
	.i(\data_stack[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[1]~output .bus_hold = "false";
defparam \stack_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneiii_io_obuf \stack_in[2]~output (
	.i(\data_stack[2]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[2]~output .bus_hold = "false";
defparam \stack_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N9
cycloneiii_io_obuf \stack_in[3]~output (
	.i(\data_stack[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[3]~output .bus_hold = "false";
defparam \stack_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneiii_io_obuf \stack_in[4]~output (
	.i(\data_stack[4]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[4]~output .bus_hold = "false";
defparam \stack_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneiii_io_obuf \stack_in[5]~output (
	.i(\data_stack[5]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[5]~output .bus_hold = "false";
defparam \stack_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneiii_io_obuf \stack_in[6]~output (
	.i(\data_stack[6]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[6]~output .bus_hold = "false";
defparam \stack_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneiii_io_obuf \stack_in[7]~output (
	.i(\data_stack[7]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_in[7]~output .bus_hold = "false";
defparam \stack_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneiii_io_obuf \stack_out[0]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[0]~output .bus_hold = "false";
defparam \stack_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiii_io_obuf \stack_out[1]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[1]~output .bus_hold = "false";
defparam \stack_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneiii_io_obuf \stack_out[2]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[2]~output .bus_hold = "false";
defparam \stack_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneiii_io_obuf \stack_out[3]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[3]~output .bus_hold = "false";
defparam \stack_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneiii_io_obuf \stack_out[4]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[4]~output .bus_hold = "false";
defparam \stack_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneiii_io_obuf \stack_out[5]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[5]~output .bus_hold = "false";
defparam \stack_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiii_io_obuf \stack_out[6]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[6]~output .bus_hold = "false";
defparam \stack_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \stack_out[7]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stack_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stack_out[7]~output .bus_hold = "false";
defparam \stack_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneiii_io_obuf \ula_out[0]~output (
	.i(\myUla|Add0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[0]~output .bus_hold = "false";
defparam \ula_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N23
cycloneiii_io_obuf \ula_out[1]~output (
	.i(\myUla|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[1]~output .bus_hold = "false";
defparam \ula_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N2
cycloneiii_io_obuf \ula_out[2]~output (
	.i(\myUla|Add0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[2]~output .bus_hold = "false";
defparam \ula_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y19_N9
cycloneiii_io_obuf \ula_out[3]~output (
	.i(\myUla|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[3]~output .bus_hold = "false";
defparam \ula_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneiii_io_obuf \ula_out[4]~output (
	.i(\myUla|Add0~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[4]~output .bus_hold = "false";
defparam \ula_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N9
cycloneiii_io_obuf \ula_out[5]~output (
	.i(\myUla|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[5]~output .bus_hold = "false";
defparam \ula_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneiii_io_obuf \ula_out[6]~output (
	.i(\myUla|Add0~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[6]~output .bus_hold = "false";
defparam \ula_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y19_N2
cycloneiii_io_obuf \ula_out[7]~output (
	.i(\myUla|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_out[7]~output .bus_hold = "false";
defparam \ula_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N16
cycloneiii_io_obuf \a[0]~output (
	.i(\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[0]~output .bus_hold = "false";
defparam \a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneiii_io_obuf \a[1]~output (
	.i(\pilha|ram_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[1]~output .bus_hold = "false";
defparam \a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneiii_io_obuf \a[2]~output (
	.i(\pilha|ram_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[2]~output .bus_hold = "false";
defparam \a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneiii_io_obuf \a[3]~output (
	.i(\pilha|ram_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[3]~output .bus_hold = "false";
defparam \a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneiii_io_obuf \a[4]~output (
	.i(\pilha|ram_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[4]~output .bus_hold = "false";
defparam \a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneiii_io_obuf \a[5]~output (
	.i(\pilha|ram_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[5]~output .bus_hold = "false";
defparam \a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiii_io_obuf \a[6]~output (
	.i(\pilha|ram_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[6]~output .bus_hold = "false";
defparam \a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneiii_io_obuf \a[7]~output (
	.i(\pilha|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[7]~output .bus_hold = "false";
defparam \a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneiii_io_obuf \b[0]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneiii_io_obuf \b[1]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneiii_io_obuf \b[2]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N9
cycloneiii_io_obuf \b[3]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneiii_io_obuf \b[4]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneiii_io_obuf \b[5]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneiii_io_obuf \b[6]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \b[7]~output (
	.i(\pilha|ram_rtl_1|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneiii_io_obuf \out_addr[0]~output (
	.i(\calc_branch|outAddr[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[0]~output .bus_hold = "false";
defparam \out_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneiii_io_obuf \out_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[1]~output .bus_hold = "false";
defparam \out_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiii_io_obuf \out_addr[2]~output (
	.i(\calc_branch|outAddr[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[2]~output .bus_hold = "false";
defparam \out_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N2
cycloneiii_io_obuf \out_addr[3]~output (
	.i(\calc_branch|outAddr[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[3]~output .bus_hold = "false";
defparam \out_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N2
cycloneiii_io_obuf \out_addr[4]~output (
	.i(\calc_branch|outAddr[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[4]~output .bus_hold = "false";
defparam \out_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneiii_io_obuf \out_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[5]~output .bus_hold = "false";
defparam \out_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N16
cycloneiii_io_obuf \out_addr[6]~output (
	.i(\calc_branch|outAddr[6]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[6]~output .bus_hold = "false";
defparam \out_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneiii_io_obuf \out_addr[7]~output (
	.i(\calc_branch|outAddr[7]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_addr[7]~output .bus_hold = "false";
defparam \out_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N23
cycloneiii_io_obuf \igual~output (
	.i(\myUla|Equal0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\igual~output_o ),
	.obar());
// synopsys translate_off
defparam \igual~output .bus_hold = "false";
defparam \igual~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneiii_io_obuf \maior~output (
	.i(\myUla|LessThan0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\maior~output_o ),
	.obar());
// synopsys translate_off
defparam \maior~output .bus_hold = "false";
defparam \maior~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneiii_io_obuf \menor~output (
	.i(\myUla|LessThan1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\menor~output_o ),
	.obar());
// synopsys translate_off
defparam \menor~output .bus_hold = "false";
defparam \menor~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneiii_io_obuf \jump_out~output (
	.i(\control|res_salto~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jump_out~output_o ),
	.obar());
// synopsys translate_off
defparam \jump_out~output .bus_hold = "false";
defparam \jump_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \mem|addr_reg[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[0] .is_wysiwyg = "true";
defparam \mem|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneiii_lcell_comb \program_counter|Add1~0 (
// Equation(s):
// \program_counter|Add1~0_combout  = \program_counter|pc [1] $ (VCC)
// \program_counter|Add1~1  = CARRY(\program_counter|pc [1])

	.dataa(\program_counter|pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\program_counter|Add1~0_combout ),
	.cout(\program_counter|Add1~1 ));
// synopsys translate_off
defparam \program_counter|Add1~0 .lut_mask = 16'h55AA;
defparam \program_counter|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneiii_lcell_comb \program_counter|Add0~0 (
// Equation(s):
// \program_counter|Add0~0_combout  = \program_counter|pc [0] $ (VCC)
// \program_counter|Add0~1  = CARRY(\program_counter|pc [0])

	.dataa(gnd),
	.datab(\program_counter|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\program_counter|Add0~0_combout ),
	.cout(\program_counter|Add0~1 ));
// synopsys translate_off
defparam \program_counter|Add0~0 .lut_mask = 16'h33CC;
defparam \program_counter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneiii_lcell_comb \program_counter|Add0~2 (
// Equation(s):
// \program_counter|Add0~2_combout  = (\program_counter|pc [1] & (!\program_counter|Add0~1 )) # (!\program_counter|pc [1] & ((\program_counter|Add0~1 ) # (GND)))
// \program_counter|Add0~3  = CARRY((!\program_counter|Add0~1 ) # (!\program_counter|pc [1]))

	.dataa(gnd),
	.datab(\program_counter|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add0~1 ),
	.combout(\program_counter|Add0~2_combout ),
	.cout(\program_counter|Add0~3 ));
// synopsys translate_off
defparam \program_counter|Add0~2 .lut_mask = 16'h3C3F;
defparam \program_counter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneiii_lcell_comb \program_counter|Add0~5 (
// Equation(s):
// \program_counter|Add0~5_combout  = (\program_counter|pc [2] & (\program_counter|Add0~3  $ (GND))) # (!\program_counter|pc [2] & (!\program_counter|Add0~3  & VCC))
// \program_counter|Add0~6  = CARRY((\program_counter|pc [2] & !\program_counter|Add0~3 ))

	.dataa(\program_counter|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add0~3 ),
	.combout(\program_counter|Add0~5_combout ),
	.cout(\program_counter|Add0~6 ));
// synopsys translate_off
defparam \program_counter|Add0~5 .lut_mask = 16'hA50A;
defparam \program_counter|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneiii_lcell_comb \program_counter|Add1~2 (
// Equation(s):
// \program_counter|Add1~2_combout  = (\program_counter|pc [2] & (!\program_counter|Add1~1 )) # (!\program_counter|pc [2] & ((\program_counter|Add1~1 ) # (GND)))
// \program_counter|Add1~3  = CARRY((!\program_counter|Add1~1 ) # (!\program_counter|pc [2]))

	.dataa(gnd),
	.datab(\program_counter|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add1~1 ),
	.combout(\program_counter|Add1~2_combout ),
	.cout(\program_counter|Add1~3 ));
// synopsys translate_off
defparam \program_counter|Add1~2 .lut_mask = 16'h3C3F;
defparam \program_counter|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneiii_lcell_comb \program_counter|pc[2]~1 (
// Equation(s):
// \program_counter|pc[2]~1_combout  = (\control|op_pc~combout  & ((\program_counter|Add1~2_combout ))) # (!\control|op_pc~combout  & (\program_counter|Add0~5_combout ))

	.dataa(\control|op_pc~combout ),
	.datab(\program_counter|Add0~5_combout ),
	.datac(gnd),
	.datad(\program_counter|Add1~2_combout ),
	.cin(gnd),
	.combout(\program_counter|pc[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|pc[2]~1 .lut_mask = 16'hEE44;
defparam \program_counter|pc[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneiii_lcell_comb \mem|rom~2048 (
// Equation(s):
// \mem|rom~2048_combout  = (\mem|addr_reg [3]) # ((\mem|addr_reg [0] & ((\mem|addr_reg [1]) # (!\mem|addr_reg [2]))))

	.dataa(\mem|addr_reg [3]),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|addr_reg [1]),
	.datad(\mem|addr_reg [2]),
	.cin(gnd),
	.combout(\mem|rom~2048_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2048 .lut_mask = 16'hEAEE;
defparam \mem|rom~2048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneiii_lcell_comb \mem|rom~2050 (
// Equation(s):
// \mem|rom~2050_combout  = ((\mem|addr_reg [7]) # (\mem|rom~2048_combout )) # (!\mem|rom~2049_combout )

	.dataa(\mem|rom~2049_combout ),
	.datab(\mem|addr_reg [7]),
	.datac(gnd),
	.datad(\mem|rom~2048_combout ),
	.cin(gnd),
	.combout(\mem|rom~2050_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2050 .lut_mask = 16'hFFDD;
defparam \mem|rom~2050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneiii_lcell_comb \calc_branch|branch3[0]~0 (
// Equation(s):
// \calc_branch|branch3[0]~0_combout  = !\mem|rom~2050_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2050_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\calc_branch|branch3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|branch3[0]~0 .lut_mask = 16'h0F0F;
defparam \calc_branch|branch3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneiii_lcell_comb \mem|rom~2062 (
// Equation(s):
// \mem|rom~2062_combout  = (\mem|rom~2061_combout  & \mem|rom~2051_combout )

	.dataa(\mem|rom~2061_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem|rom~2051_combout ),
	.cin(gnd),
	.combout(\mem|rom~2062_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2062 .lut_mask = 16'hAA00;
defparam \mem|rom~2062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneiii_io_ibuf \rst_externo~input (
	.i(rst_externo),
	.ibar(gnd),
	.o(\rst_externo~input_o ));
// synopsys translate_off
defparam \rst_externo~input .bus_hold = "false";
defparam \rst_externo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \rst_externo~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_externo~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_externo~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_externo~inputclkctrl .clock_type = "global clock";
defparam \rst_externo~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneiii_lcell_comb \control|state~41 (
// Equation(s):
// \control|state~41_combout  = (\control|state.resetPC~12_combout  & (((\control|state.atualizaPC2~q ) # (\control|state.atualizaPC~q )) # (!\control|state.resetPC~q )))

	.dataa(\control|state.resetPC~q ),
	.datab(\control|state.atualizaPC2~q ),
	.datac(\control|state.atualizaPC~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~41_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~41 .lut_mask = 16'hFD00;
defparam \control|state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \control|state.leInstrucao (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leInstrucao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leInstrucao .is_wysiwyg = "true";
defparam \control|state.leInstrucao .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \control|opcode[7] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|rom~2062_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[7] .is_wysiwyg = "true";
defparam \control|opcode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneiii_lcell_comb \mem|rom~2057 (
// Equation(s):
// \mem|rom~2057_combout  = (\mem|addr_reg [3]) # (\mem|addr_reg [0] $ (((\mem|addr_reg [1]) # (\mem|addr_reg [2]))))

	.dataa(\mem|addr_reg [3]),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|addr_reg [1]),
	.datad(\mem|addr_reg [2]),
	.cin(gnd),
	.combout(\mem|rom~2057_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2057 .lut_mask = 16'hBBBE;
defparam \mem|rom~2057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneiii_lcell_comb \mem|rom~2058 (
// Equation(s):
// \mem|rom~2058_combout  = (\mem|rom~2057_combout ) # (!\mem|rom~2051_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2051_combout ),
	.datad(\mem|rom~2057_combout ),
	.cin(gnd),
	.combout(\mem|rom~2058_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2058 .lut_mask = 16'hFF0F;
defparam \mem|rom~2058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneiii_lcell_comb \control|opcode[5]~0 (
// Equation(s):
// \control|opcode[5]~0_combout  = !\mem|rom~2058_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem|rom~2058_combout ),
	.cin(gnd),
	.combout(\control|opcode[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|opcode[5]~0 .lut_mask = 16'h00FF;
defparam \control|opcode[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \control|opcode[5] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|opcode[5]~0_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[5] .is_wysiwyg = "true";
defparam \control|opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneiii_lcell_comb \control|Equal9~0 (
// Equation(s):
// \control|Equal9~0_combout  = (!\control|opcode [7] & (!\control|opcode [5] & !\control|opcode [6]))

	.dataa(gnd),
	.datab(\control|opcode [7]),
	.datac(\control|opcode [5]),
	.datad(\control|opcode [6]),
	.cin(gnd),
	.combout(\control|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal9~0 .lut_mask = 16'h0003;
defparam \control|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneiii_lcell_comb \control|process_0~2 (
// Equation(s):
// \control|process_0~2_combout  = (\control|Equal0~0_combout ) # ((\control|opcode [3] & (\control|opcode [4] & \control|Equal9~0_combout )))

	.dataa(\control|Equal0~0_combout ),
	.datab(\control|opcode [3]),
	.datac(\control|opcode [4]),
	.datad(\control|Equal9~0_combout ),
	.cin(gnd),
	.combout(\control|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|process_0~2 .lut_mask = 16'hEAAA;
defparam \control|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneiii_lcell_comb \control|state~29 (
// Equation(s):
// \control|state~29_combout  = (\control|opcode [4] & ((\control|opcode [7]) # (\control|opcode [5] $ (!\control|opcode [6])))) # (!\control|opcode [4] & ((\control|opcode [7] $ (!\control|opcode [6])) # (!\control|opcode [5])))

	.dataa(\control|opcode [5]),
	.datab(\control|opcode [7]),
	.datac(\control|opcode [4]),
	.datad(\control|opcode [6]),
	.cin(gnd),
	.combout(\control|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~29 .lut_mask = 16'hEDD7;
defparam \control|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneiii_lcell_comb \control|state~37 (
// Equation(s):
// \control|state~37_combout  = (\control|state~28_combout  & (!\control|process_0~2_combout  & (!\control|state~29_combout  & \control|state.resetPC~12_combout )))

	.dataa(\control|state~28_combout ),
	.datab(\control|process_0~2_combout ),
	.datac(\control|state~29_combout ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~37 .lut_mask = 16'h0200;
defparam \control|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \control|state.lePilha (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.lePilha~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.lePilha .is_wysiwyg = "true";
defparam \control|state.lePilha .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneiii_lcell_comb \control|state~34 (
// Equation(s):
// \control|state~34_combout  = (\control|state.lePilha~q  & (\control|state.resetPC~12_combout  & (\control|Equal10~0_combout  $ (!\control|Equal12~0_combout ))))

	.dataa(\control|Equal10~0_combout ),
	.datab(\control|Equal12~0_combout ),
	.datac(\control|state.lePilha~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~34 .lut_mask = 16'h9000;
defparam \control|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \control|state.escreveMemoria (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.escreveMemoria~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.escreveMemoria .is_wysiwyg = "true";
defparam \control|state.escreveMemoria .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \control|state.resetPC (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|state.resetPC~12_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.resetPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.resetPC .is_wysiwyg = "true";
defparam \control|state.resetPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneiii_lcell_comb \control|state~31 (
// Equation(s):
// \control|state~31_combout  = (\control|state.resetPC~12_combout  & ((\control|state~30_combout ) # (\control|state.NOP~q )))

	.dataa(\control|state~30_combout ),
	.datab(gnd),
	.datac(\control|state.NOP~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~31 .lut_mask = 16'hFA00;
defparam \control|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \control|state.NOP (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.NOP .is_wysiwyg = "true";
defparam \control|state.NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneiii_lcell_comb \control|state.resetPC~3 (
// Equation(s):
// \control|state.resetPC~3_combout  = (!\control|state.leMemoria~q  & (!\control|state.escreveMemoria~q  & (\control|state.resetPC~q  & !\control|state.NOP~q )))

	.dataa(\control|state.leMemoria~q ),
	.datab(\control|state.escreveMemoria~q ),
	.datac(\control|state.resetPC~q ),
	.datad(\control|state.NOP~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~3 .lut_mask = 16'h0010;
defparam \control|state.resetPC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneiii_lcell_comb \control|state.resetPC~1 (
// Equation(s):
// \control|state.resetPC~1_combout  = (\control|state.leMemoria~q  & (!\control|state.escreveMemoria~q  & (\control|state.resetPC~q  & !\control|state.NOP~q ))) # (!\control|state.leMemoria~q  & ((\control|state.escreveMemoria~q  & (\control|state.resetPC~q 
//  & !\control|state.NOP~q )) # (!\control|state.escreveMemoria~q  & (\control|state.resetPC~q  $ (!\control|state.NOP~q )))))

	.dataa(\control|state.leMemoria~q ),
	.datab(\control|state.escreveMemoria~q ),
	.datac(\control|state.resetPC~q ),
	.datad(\control|state.NOP~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~1 .lut_mask = 16'h1061;
defparam \control|state.resetPC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneiii_lcell_comb \control|state~38 (
// Equation(s):
// \control|state~38_combout  = (\control|state.leInstrucao~q  & \control|state.resetPC~12_combout )

	.dataa(\control|state.leInstrucao~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~38 .lut_mask = 16'hAA00;
defparam \control|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \control|state.decodifica (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.decodifica~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.decodifica .is_wysiwyg = "true";
defparam \control|state.decodifica .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneiii_lcell_comb \control|state~18 (
// Equation(s):
// \control|state~18_combout  = (\control|Equal9~0_combout  & (\control|state.decodifica~q  & ((!\control|opcode [3]) # (!\control|opcode [4]))))

	.dataa(\control|opcode [4]),
	.datab(\control|Equal9~0_combout ),
	.datac(\control|state.decodifica~q ),
	.datad(\control|opcode [3]),
	.cin(gnd),
	.combout(\control|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~18 .lut_mask = 16'h40C0;
defparam \control|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneiii_lcell_comb \control|Equal10~0 (
// Equation(s):
// \control|Equal10~0_combout  = (\control|opcode [5] & (!\control|opcode [4] & (!\control|opcode [7] & \control|opcode [6])))

	.dataa(\control|opcode [5]),
	.datab(\control|opcode [4]),
	.datac(\control|opcode [7]),
	.datad(\control|opcode [6]),
	.cin(gnd),
	.combout(\control|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal10~0 .lut_mask = 16'h0200;
defparam \control|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneiii_lcell_comb \control|state~19 (
// Equation(s):
// \control|state~19_combout  = (\control|state.leMemoria~q ) # ((\control|state.lePilha~q  & \control|Equal10~0_combout ))

	.dataa(\control|state.leMemoria~q ),
	.datab(\control|state.lePilha~q ),
	.datac(\control|Equal10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~19 .lut_mask = 16'hEAEA;
defparam \control|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneiii_lcell_comb \control|state~20 (
// Equation(s):
// \control|state~20_combout  = (\control|state.resetPC~12_combout  & ((\control|state~18_combout ) # (\control|state~19_combout )))

	.dataa(gnd),
	.datab(\control|state~18_combout ),
	.datac(\control|state~19_combout ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~20 .lut_mask = 16'hFC00;
defparam \control|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \control|state.escrevePilha (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.escrevePilha~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.escrevePilha .is_wysiwyg = "true";
defparam \control|state.escrevePilha .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneiii_lcell_comb \control|state.resetPC~2 (
// Equation(s):
// \control|state.resetPC~2_combout  = (\control|state.leBranch1~q  & (!\control|state.escrevePilha~q  & (!\control|state.lePilha~q  & !\control|state.leBranch2~q ))) # (!\control|state.leBranch1~q  & ((\control|state.escrevePilha~q  & 
// (!\control|state.lePilha~q  & !\control|state.leBranch2~q )) # (!\control|state.escrevePilha~q  & (\control|state.lePilha~q  $ (\control|state.leBranch2~q )))))

	.dataa(\control|state.leBranch1~q ),
	.datab(\control|state.escrevePilha~q ),
	.datac(\control|state.lePilha~q ),
	.datad(\control|state.leBranch2~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~2 .lut_mask = 16'h0116;
defparam \control|state.resetPC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneiii_lcell_comb \control|state.resetPC~5 (
// Equation(s):
// \control|state.resetPC~5_combout  = (\control|state.resetPC~4_combout  & ((\control|state.resetPC~1_combout ) # ((\control|state.resetPC~3_combout  & \control|state.resetPC~2_combout )))) # (!\control|state.resetPC~4_combout  & 
// (\control|state.resetPC~3_combout  & ((\control|state.resetPC~2_combout ))))

	.dataa(\control|state.resetPC~4_combout ),
	.datab(\control|state.resetPC~3_combout ),
	.datac(\control|state.resetPC~1_combout ),
	.datad(\control|state.resetPC~2_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~5 .lut_mask = 16'hECA0;
defparam \control|state.resetPC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneiii_lcell_comb \control|state.resetPC~0 (
// Equation(s):
// \control|state.resetPC~0_combout  = (\control|state.NOP~q ) # (!\control|state.resetPC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|state.NOP~q ),
	.datad(\control|state.resetPC~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~0 .lut_mask = 16'hF0FF;
defparam \control|state.resetPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneiii_lcell_comb \control|state~39 (
// Equation(s):
// \control|state~39_combout  = (\control|state~28_combout  & (\control|state~29_combout  & (!\control|Selector6~1_combout  & !\control|process_0~2_combout )))

	.dataa(\control|state~28_combout ),
	.datab(\control|state~29_combout ),
	.datac(\control|Selector6~1_combout ),
	.datad(\control|process_0~2_combout ),
	.cin(gnd),
	.combout(\control|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~39 .lut_mask = 16'h0008;
defparam \control|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneiii_lcell_comb \control|state~40 (
// Equation(s):
// \control|state~40_combout  = (\control|state.resetPC~12_combout  & ((\control|state~39_combout ) # ((\control|Equal12~0_combout  & \control|state.lePilha~q ))))

	.dataa(\control|Equal12~0_combout ),
	.datab(\control|state.lePilha~q ),
	.datac(\control|state.resetPC~12_combout ),
	.datad(\control|state~39_combout ),
	.cin(gnd),
	.combout(\control|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~40 .lut_mask = 16'hF080;
defparam \control|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \control|state.incremento_adicional (
	.clk(\clk_externo~input_o ),
	.d(\control|state~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.incremento_adicional~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.incremento_adicional .is_wysiwyg = "true";
defparam \control|state.incremento_adicional .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneiii_lcell_comb \control|state~36 (
// Equation(s):
// \control|state~36_combout  = (\control|state.incremento_adicional~q  & \control|state.resetPC~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|state.incremento_adicional~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~36 .lut_mask = 16'hF000;
defparam \control|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \control|state.leBranch1 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leBranch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leBranch1 .is_wysiwyg = "true";
defparam \control|state.leBranch1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneiii_lcell_comb \control|state.resetPC~4 (
// Equation(s):
// \control|state.resetPC~4_combout  = (!\control|state.lePilha~q  & (!\control|state.leBranch1~q  & (!\control|state.escrevePilha~q  & !\control|state.leBranch2~q )))

	.dataa(\control|state.lePilha~q ),
	.datab(\control|state.leBranch1~q ),
	.datac(\control|state.escrevePilha~q ),
	.datad(\control|state.leBranch2~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~4 .lut_mask = 16'h0001;
defparam \control|state.resetPC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneiii_lcell_comb \control|state.resetPC~9 (
// Equation(s):
// \control|state.resetPC~9_combout  = (!\control|state.leMemoria~q  & (!\control|state.escreveMemoria~q  & (!\control|state.resetPC~0_combout  & \control|state.resetPC~4_combout )))

	.dataa(\control|state.leMemoria~q ),
	.datab(\control|state.escreveMemoria~q ),
	.datac(\control|state.resetPC~0_combout ),
	.datad(\control|state.resetPC~4_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~9_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~9 .lut_mask = 16'h0100;
defparam \control|state.resetPC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneiii_lcell_comb \control|state.resetPC~6 (
// Equation(s):
// \control|state.resetPC~6_combout  = (\control|state.leInstrucao~q  & (!\control|state.incremento_adicional2~q  & (!\control|state.incremento_adicional~q  & !\control|state.atualizaPC2~q ))) # (!\control|state.leInstrucao~q  & 
// ((\control|state.incremento_adicional2~q  & (!\control|state.incremento_adicional~q  & !\control|state.atualizaPC2~q )) # (!\control|state.incremento_adicional2~q  & (\control|state.incremento_adicional~q  $ (\control|state.atualizaPC2~q )))))

	.dataa(\control|state.leInstrucao~q ),
	.datab(\control|state.incremento_adicional2~q ),
	.datac(\control|state.incremento_adicional~q ),
	.datad(\control|state.atualizaPC2~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~6 .lut_mask = 16'h0116;
defparam \control|state.resetPC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneiii_lcell_comb \control|state.resetPC~7 (
// Equation(s):
// \control|state.resetPC~7_combout  = (!\control|state.incremento_adicional~q  & (!\control|state.leInstrucao~q  & !\control|state.incremento_adicional2~q ))

	.dataa(\control|state.incremento_adicional~q ),
	.datab(\control|state.leInstrucao~q ),
	.datac(gnd),
	.datad(\control|state.incremento_adicional2~q ),
	.cin(gnd),
	.combout(\control|state.resetPC~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~7 .lut_mask = 16'h0011;
defparam \control|state.resetPC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneiii_lcell_comb \control|state.resetPC~8 (
// Equation(s):
// \control|state.resetPC~8_combout  = (\control|state.resetPC~6_combout  & (!\control|state.decodifica~q  & (!\control|state.atualizaPC~q ))) # (!\control|state.resetPC~6_combout  & (\control|state.resetPC~7_combout  & (\control|state.decodifica~q  $ 
// (\control|state.atualizaPC~q ))))

	.dataa(\control|state.decodifica~q ),
	.datab(\control|state.atualizaPC~q ),
	.datac(\control|state.resetPC~6_combout ),
	.datad(\control|state.resetPC~7_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~8 .lut_mask = 16'h1610;
defparam \control|state.resetPC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneiii_lcell_comb \control|state.resetPC~12 (
// Equation(s):
// \control|state.resetPC~12_combout  = (\control|state.resetPC~11_combout  & ((\control|state.resetPC~5_combout ) # ((\control|state.resetPC~9_combout  & \control|state.resetPC~8_combout )))) # (!\control|state.resetPC~11_combout  & 
// (((\control|state.resetPC~9_combout  & \control|state.resetPC~8_combout ))))

	.dataa(\control|state.resetPC~11_combout ),
	.datab(\control|state.resetPC~5_combout ),
	.datac(\control|state.resetPC~9_combout ),
	.datad(\control|state.resetPC~8_combout ),
	.cin(gnd),
	.combout(\control|state.resetPC~12_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.resetPC~12 .lut_mask = 16'hF888;
defparam \control|state.resetPC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneiii_lcell_comb \control|Equal7~1 (
// Equation(s):
// \control|Equal7~1_combout  = (!\control|opcode [6] & (\control|opcode [5] & \control|opcode [7]))

	.dataa(\control|opcode [6]),
	.datab(\control|opcode [5]),
	.datac(gnd),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal7~1 .lut_mask = 16'h4400;
defparam \control|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneiii_lcell_comb \control|state~26 (
// Equation(s):
// \control|state~26_combout  = ((\control|Equal12~0_combout ) # ((\control|Equal7~1_combout  & \control|Equal7~0_combout ))) # (!\control|state.leBranch1~q )

	.dataa(\control|state.leBranch1~q ),
	.datab(\control|Equal12~0_combout ),
	.datac(\control|Equal7~1_combout ),
	.datad(\control|Equal7~0_combout ),
	.cin(gnd),
	.combout(\control|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~26 .lut_mask = 16'hFDDD;
defparam \control|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneiii_lcell_comb \control|state~27 (
// Equation(s):
// \control|state~27_combout  = (\control|state.resetPC~12_combout  & !\control|state~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|state.resetPC~12_combout ),
	.datad(\control|state~26_combout ),
	.cin(gnd),
	.combout(\control|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~27 .lut_mask = 16'h00F0;
defparam \control|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \control|state.incremento_adicional2 (
	.clk(\clk_externo~input_o ),
	.d(\control|state~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.incremento_adicional2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.incremento_adicional2 .is_wysiwyg = "true";
defparam \control|state.incremento_adicional2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneiii_lcell_comb \control|state~21 (
// Equation(s):
// \control|state~21_combout  = (\control|state.incremento_adicional2~q  & \control|state.resetPC~12_combout )

	.dataa(gnd),
	.datab(\control|state.incremento_adicional2~q ),
	.datac(gnd),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~21 .lut_mask = 16'hCC00;
defparam \control|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \control|state.leBranch2 (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.leBranch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.leBranch2 .is_wysiwyg = "true";
defparam \control|state.leBranch2 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \calc_branch|branch3[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\calc_branch|branch3[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|state.leBranch2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch3[0] .is_wysiwyg = "true";
defparam \calc_branch|branch3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneiii_lcell_comb \program_counter|Add0~7 (
// Equation(s):
// \program_counter|Add0~7_combout  = (\program_counter|pc [3] & (!\program_counter|Add0~6 )) # (!\program_counter|pc [3] & ((\program_counter|Add0~6 ) # (GND)))
// \program_counter|Add0~8  = CARRY((!\program_counter|Add0~6 ) # (!\program_counter|pc [3]))

	.dataa(gnd),
	.datab(\program_counter|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add0~6 ),
	.combout(\program_counter|Add0~7_combout ),
	.cout(\program_counter|Add0~8 ));
// synopsys translate_off
defparam \program_counter|Add0~7 .lut_mask = 16'h3C3F;
defparam \program_counter|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneiii_lcell_comb \program_counter|Add1~4 (
// Equation(s):
// \program_counter|Add1~4_combout  = (\program_counter|pc [3] & (\program_counter|Add1~3  $ (GND))) # (!\program_counter|pc [3] & (!\program_counter|Add1~3  & VCC))
// \program_counter|Add1~5  = CARRY((\program_counter|pc [3] & !\program_counter|Add1~3 ))

	.dataa(gnd),
	.datab(\program_counter|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add1~3 ),
	.combout(\program_counter|Add1~4_combout ),
	.cout(\program_counter|Add1~5 ));
// synopsys translate_off
defparam \program_counter|Add1~4 .lut_mask = 16'hC30C;
defparam \program_counter|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneiii_lcell_comb \program_counter|pc[3]~2 (
// Equation(s):
// \program_counter|pc[3]~2_combout  = (\control|op_pc~combout  & ((\program_counter|Add1~4_combout ))) # (!\control|op_pc~combout  & (\program_counter|Add0~7_combout ))

	.dataa(\control|op_pc~combout ),
	.datab(\program_counter|Add0~7_combout ),
	.datac(gnd),
	.datad(\program_counter|Add1~4_combout ),
	.cin(gnd),
	.combout(\program_counter|pc[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|pc[3]~2 .lut_mask = 16'hEE44;
defparam \program_counter|pc[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneiii_lcell_comb \calc_branch|outAddr[3]~2 (
// Equation(s):
// \calc_branch|outAddr[3]~2_combout  = (\calc_branch|branch2 [3] & !\control|state.leBranch2~q )

	.dataa(\calc_branch|branch2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|state.leBranch2~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[3]~2 .lut_mask = 16'h00AA;
defparam \calc_branch|outAddr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \program_counter|pc[3] (
	.clk(\control|WideOr6~clkctrl_outclk ),
	.d(\program_counter|pc[3]~2_combout ),
	.asdata(\calc_branch|outAddr[3]~2_combout ),
	.clrn(!\control|state.resetPC~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|Selector6~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[3] .is_wysiwyg = "true";
defparam \program_counter|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneiii_lcell_comb \program_counter|Add0~9 (
// Equation(s):
// \program_counter|Add0~9_combout  = (\program_counter|pc [4] & (\program_counter|Add0~8  $ (GND))) # (!\program_counter|pc [4] & (!\program_counter|Add0~8  & VCC))
// \program_counter|Add0~10  = CARRY((\program_counter|pc [4] & !\program_counter|Add0~8 ))

	.dataa(\program_counter|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add0~8 ),
	.combout(\program_counter|Add0~9_combout ),
	.cout(\program_counter|Add0~10 ));
// synopsys translate_off
defparam \program_counter|Add0~9 .lut_mask = 16'hA50A;
defparam \program_counter|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneiii_lcell_comb \program_counter|pc[4]~3 (
// Equation(s):
// \program_counter|pc[4]~3_combout  = (\control|op_pc~combout  & (\program_counter|Add1~6_combout )) # (!\control|op_pc~combout  & ((\program_counter|Add0~9_combout )))

	.dataa(\program_counter|Add1~6_combout ),
	.datab(\control|op_pc~combout ),
	.datac(gnd),
	.datad(\program_counter|Add0~9_combout ),
	.cin(gnd),
	.combout(\program_counter|pc[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|pc[4]~3 .lut_mask = 16'hBB88;
defparam \program_counter|pc[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneiii_lcell_comb \mem|Add0~0 (
// Equation(s):
// \mem|Add0~0_combout  = (\mem|addr_reg [1] & (\mem|addr_reg [0] $ (VCC))) # (!\mem|addr_reg [1] & (\mem|addr_reg [0] & VCC))
// \mem|Add0~1  = CARRY((\mem|addr_reg [1] & \mem|addr_reg [0]))

	.dataa(\mem|addr_reg [1]),
	.datab(\mem|addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem|Add0~0_combout ),
	.cout(\mem|Add0~1 ));
// synopsys translate_off
defparam \mem|Add0~0 .lut_mask = 16'h6688;
defparam \mem|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \mem|addr_reg[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[3] .is_wysiwyg = "true";
defparam \mem|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneiii_lcell_comb \mem|Add0~2 (
// Equation(s):
// \mem|Add0~2_combout  = (\mem|addr_reg [2] & (!\mem|Add0~1 )) # (!\mem|addr_reg [2] & ((\mem|Add0~1 ) # (GND)))
// \mem|Add0~3  = CARRY((!\mem|Add0~1 ) # (!\mem|addr_reg [2]))

	.dataa(gnd),
	.datab(\mem|addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem|Add0~1 ),
	.combout(\mem|Add0~2_combout ),
	.cout(\mem|Add0~3 ));
// synopsys translate_off
defparam \mem|Add0~2 .lut_mask = 16'h3C3F;
defparam \mem|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneiii_lcell_comb \mem|Add0~4 (
// Equation(s):
// \mem|Add0~4_combout  = (\mem|addr_reg [3] & (\mem|Add0~3  $ (GND))) # (!\mem|addr_reg [3] & (!\mem|Add0~3  & VCC))
// \mem|Add0~5  = CARRY((\mem|addr_reg [3] & !\mem|Add0~3 ))

	.dataa(gnd),
	.datab(\mem|addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem|Add0~3 ),
	.combout(\mem|Add0~4_combout ),
	.cout(\mem|Add0~5 ));
// synopsys translate_off
defparam \mem|Add0~4 .lut_mask = 16'hC30C;
defparam \mem|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneiii_lcell_comb \mem|rom~2063 (
// Equation(s):
// \mem|rom~2063_combout  = (!\mem|Add0~4_combout  & ((\mem|addr_reg [0]) # ((\mem|Add0~2_combout  & !\mem|Add0~0_combout ))))

	.dataa(\mem|Add0~2_combout ),
	.datab(\mem|Add0~0_combout ),
	.datac(\mem|addr_reg [0]),
	.datad(\mem|Add0~4_combout ),
	.cin(gnd),
	.combout(\mem|rom~2063_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2063 .lut_mask = 16'h00F2;
defparam \mem|rom~2063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneiii_lcell_comb \mem|Add0~6 (
// Equation(s):
// \mem|Add0~6_combout  = (\mem|addr_reg [4] & (!\mem|Add0~5 )) # (!\mem|addr_reg [4] & ((\mem|Add0~5 ) # (GND)))
// \mem|Add0~7  = CARRY((!\mem|Add0~5 ) # (!\mem|addr_reg [4]))

	.dataa(gnd),
	.datab(\mem|addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem|Add0~5 ),
	.combout(\mem|Add0~6_combout ),
	.cout(\mem|Add0~7 ));
// synopsys translate_off
defparam \mem|Add0~6 .lut_mask = 16'h3C3F;
defparam \mem|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \mem|addr_reg[6] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[6] .is_wysiwyg = "true";
defparam \mem|addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneiii_lcell_comb \mem|Add0~8 (
// Equation(s):
// \mem|Add0~8_combout  = (\mem|addr_reg [5] & (\mem|Add0~7  $ (GND))) # (!\mem|addr_reg [5] & (!\mem|Add0~7  & VCC))
// \mem|Add0~9  = CARRY((\mem|addr_reg [5] & !\mem|Add0~7 ))

	.dataa(\mem|addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem|Add0~7 ),
	.combout(\mem|Add0~8_combout ),
	.cout(\mem|Add0~9 ));
// synopsys translate_off
defparam \mem|Add0~8 .lut_mask = 16'hA50A;
defparam \mem|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneiii_lcell_comb \mem|Add0~10 (
// Equation(s):
// \mem|Add0~10_combout  = (\mem|addr_reg [6] & (!\mem|Add0~9 )) # (!\mem|addr_reg [6] & ((\mem|Add0~9 ) # (GND)))
// \mem|Add0~11  = CARRY((!\mem|Add0~9 ) # (!\mem|addr_reg [6]))

	.dataa(gnd),
	.datab(\mem|addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem|Add0~9 ),
	.combout(\mem|Add0~10_combout ),
	.cout(\mem|Add0~11 ));
// synopsys translate_off
defparam \mem|Add0~10 .lut_mask = 16'h3C3F;
defparam \mem|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneiii_lcell_comb \mem|Add0~12 (
// Equation(s):
// \mem|Add0~12_combout  = \mem|Add0~11  $ (!\mem|addr_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem|addr_reg [7]),
	.cin(\mem|Add0~11 ),
	.combout(\mem|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Add0~12 .lut_mask = 16'hF00F;
defparam \mem|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneiii_lcell_comb \mem|rom~2064 (
// Equation(s):
// \mem|rom~2064_combout  = (!\mem|Add0~10_combout  & (!\mem|Add0~8_combout  & (!\mem|Add0~6_combout  & !\mem|Add0~12_combout )))

	.dataa(\mem|Add0~10_combout ),
	.datab(\mem|Add0~8_combout ),
	.datac(\mem|Add0~6_combout ),
	.datad(\mem|Add0~12_combout ),
	.cin(gnd),
	.combout(\mem|rom~2064_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2064 .lut_mask = 16'h0001;
defparam \mem|rom~2064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneiii_lcell_comb \mem|rom~2065 (
// Equation(s):
// \mem|rom~2065_combout  = (\mem|rom~2063_combout  & \mem|rom~2064_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2063_combout ),
	.datad(\mem|rom~2064_combout ),
	.cin(gnd),
	.combout(\mem|rom~2065_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2065 .lut_mask = 16'hF000;
defparam \mem|rom~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneiii_lcell_comb \calc_branch|branch2[0]~feeder (
// Equation(s):
// \calc_branch|branch2[0]~feeder_combout  = \mem|rom~2065_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2065_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\calc_branch|branch2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|branch2[0]~feeder .lut_mask = 16'hF0F0;
defparam \calc_branch|branch2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \calc_branch|branch2[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\calc_branch|branch2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.leBranch2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch2[0] .is_wysiwyg = "true";
defparam \calc_branch|branch2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneiii_lcell_comb \calc_branch|outAddr[4]~3 (
// Equation(s):
// \calc_branch|outAddr[4]~3_combout  = (\control|state.leBranch2~q  & ((\calc_branch|branch2 [0]))) # (!\control|state.leBranch2~q  & (\calc_branch|branch1 [0]))

	.dataa(\calc_branch|branch1 [0]),
	.datab(gnd),
	.datac(\calc_branch|branch2 [0]),
	.datad(\control|state.leBranch2~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[4]~3 .lut_mask = 16'hF0AA;
defparam \calc_branch|outAddr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \program_counter|pc[4] (
	.clk(\control|WideOr6~clkctrl_outclk ),
	.d(\program_counter|pc[4]~3_combout ),
	.asdata(\calc_branch|outAddr[4]~3_combout ),
	.clrn(!\control|state.resetPC~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|Selector6~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[4] .is_wysiwyg = "true";
defparam \program_counter|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \mem|addr_reg[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[4] .is_wysiwyg = "true";
defparam \mem|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneiii_lcell_comb \mem|rom~2069 (
// Equation(s):
// \mem|rom~2069_combout  = (\mem|rom~2068_combout  & (!\mem|Add0~8_combout  & (!\mem|Add0~10_combout  & !\mem|Add0~12_combout )))

	.dataa(\mem|rom~2068_combout ),
	.datab(\mem|Add0~8_combout ),
	.datac(\mem|Add0~10_combout ),
	.datad(\mem|Add0~12_combout ),
	.cin(gnd),
	.combout(\mem|rom~2069_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2069 .lut_mask = 16'h0002;
defparam \mem|rom~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \calc_branch|branch2[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|rom~2069_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\control|state.leBranch2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch2[2] .is_wysiwyg = "true";
defparam \calc_branch|branch2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneiii_lcell_comb \calc_branch|outAddr[2]~1 (
// Equation(s):
// \calc_branch|outAddr[2]~1_combout  = (\control|state.leBranch2~q  & (\calc_branch|branch3 [0])) # (!\control|state.leBranch2~q  & ((\calc_branch|branch2 [2])))

	.dataa(gnd),
	.datab(\calc_branch|branch3 [0]),
	.datac(\calc_branch|branch2 [2]),
	.datad(\control|state.leBranch2~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[2]~1 .lut_mask = 16'hCCF0;
defparam \calc_branch|outAddr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \program_counter|pc[2] (
	.clk(\control|WideOr6~clkctrl_outclk ),
	.d(\program_counter|pc[2]~1_combout ),
	.asdata(\calc_branch|outAddr[2]~1_combout ),
	.clrn(!\control|state.resetPC~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|Selector6~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[2] .is_wysiwyg = "true";
defparam \program_counter|pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \mem|addr_reg[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[2] .is_wysiwyg = "true";
defparam \mem|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneiii_lcell_comb \mem|rom~2052 (
// Equation(s):
// \mem|rom~2052_combout  = (!\mem|addr_reg [3] & (\mem|rom~2051_combout  & (\mem|addr_reg [1] & \mem|addr_reg [2])))

	.dataa(\mem|addr_reg [3]),
	.datab(\mem|rom~2051_combout ),
	.datac(\mem|addr_reg [1]),
	.datad(\mem|addr_reg [2]),
	.cin(gnd),
	.combout(\mem|rom~2052_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2052 .lut_mask = 16'h4000;
defparam \mem|rom~2052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneiii_lcell_comb \mem|rom~2054 (
// Equation(s):
// \mem|rom~2054_combout  = (\mem|addr_reg [0] & \mem|rom~2052_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|addr_reg [0]),
	.datad(\mem|rom~2052_combout ),
	.cin(gnd),
	.combout(\mem|rom~2054_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2054 .lut_mask = 16'hF000;
defparam \mem|rom~2054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \control|opcode[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|rom~2054_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[3] .is_wysiwyg = "true";
defparam \control|opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneiii_lcell_comb \control|Equal7~0 (
// Equation(s):
// \control|Equal7~0_combout  = (\control|opcode [3] & \control|opcode [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|opcode [3]),
	.datad(\control|opcode [4]),
	.cin(gnd),
	.combout(\control|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal7~0 .lut_mask = 16'hF000;
defparam \control|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneiii_lcell_comb \control|Selector6~1 (
// Equation(s):
// \control|Selector6~1_combout  = ((!\control|opcode [6] & ((!\control|Equal7~0_combout ) # (!\control|opcode [5])))) # (!\control|opcode [7])

	.dataa(\control|opcode [5]),
	.datab(\control|opcode [6]),
	.datac(\control|Equal7~0_combout ),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector6~1 .lut_mask = 16'h13FF;
defparam \control|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneiii_lcell_comb \control|Selector6~2 (
// Equation(s):
// \control|Selector6~2_combout  = (\control|Selector6~0_combout  & ((\control|Equal12~0_combout ) # (!\control|Selector6~1_combout )))

	.dataa(\control|Selector6~0_combout ),
	.datab(gnd),
	.datac(\control|Equal12~0_combout ),
	.datad(\control|Selector6~1_combout ),
	.cin(gnd),
	.combout(\control|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector6~2 .lut_mask = 16'hA0AA;
defparam \control|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneiii_lcell_comb \program_counter|Add0~4 (
// Equation(s):
// \program_counter|Add0~4_combout  = (!\control|Selector6~2_combout  & ((\control|op_pc~combout  & (\program_counter|Add1~0_combout )) # (!\control|op_pc~combout  & ((\program_counter|Add0~2_combout )))))

	.dataa(\control|op_pc~combout ),
	.datab(\program_counter|Add1~0_combout ),
	.datac(\program_counter|Add0~2_combout ),
	.datad(\control|Selector6~2_combout ),
	.cin(gnd),
	.combout(\program_counter|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|Add0~4 .lut_mask = 16'h00D8;
defparam \program_counter|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \program_counter|pc[1] (
	.clk(\control|WideOr6~clkctrl_outclk ),
	.d(\program_counter|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\control|state.resetPC~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[1] .is_wysiwyg = "true";
defparam \program_counter|pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \mem|addr_reg[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[1] .is_wysiwyg = "true";
defparam \mem|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneiii_lcell_comb \mem|rom~2055 (
// Equation(s):
// \mem|rom~2055_combout  = (!\mem|addr_reg [3] & ((\mem|addr_reg [0] & (\mem|addr_reg [1] $ (!\mem|addr_reg [2]))) # (!\mem|addr_reg [0] & (!\mem|addr_reg [1] & \mem|addr_reg [2]))))

	.dataa(\mem|addr_reg [3]),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|addr_reg [1]),
	.datad(\mem|addr_reg [2]),
	.cin(gnd),
	.combout(\mem|rom~2055_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2055 .lut_mask = 16'h4104;
defparam \mem|rom~2055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneiii_lcell_comb \mem|rom~2056 (
// Equation(s):
// \mem|rom~2056_combout  = (\mem|rom~2051_combout  & \mem|rom~2055_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2051_combout ),
	.datad(\mem|rom~2055_combout ),
	.cin(gnd),
	.combout(\mem|rom~2056_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2056 .lut_mask = 16'hF000;
defparam \mem|rom~2056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \control|opcode[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|rom~2056_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[4] .is_wysiwyg = "true";
defparam \control|opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneiii_lcell_comb \control|Equal12~0 (
// Equation(s):
// \control|Equal12~0_combout  = (!\control|opcode [6] & (!\control|opcode [4] & (\control|opcode [5] & \control|opcode [7])))

	.dataa(\control|opcode [6]),
	.datab(\control|opcode [4]),
	.datac(\control|opcode [5]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal12~0 .lut_mask = 16'h1000;
defparam \control|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneiii_lcell_comb \control|state~23 (
// Equation(s):
// \control|state~23_combout  = (\control|state.leBranch1~q  & ((\control|Equal12~0_combout ) # ((\control|Equal7~1_combout  & \control|Equal7~0_combout ))))

	.dataa(\control|state.leBranch1~q ),
	.datab(\control|Equal12~0_combout ),
	.datac(\control|Equal7~1_combout ),
	.datad(\control|Equal7~0_combout ),
	.cin(gnd),
	.combout(\control|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~23 .lut_mask = 16'hA888;
defparam \control|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneiii_lcell_comb \control|state~24 (
// Equation(s):
// \control|state~24_combout  = (\control|state.leBranch2~q ) # ((\control|state.escreveMemoria~q  & \control|Equal13~0_combout ))

	.dataa(\control|state.leBranch2~q ),
	.datab(\control|state.escreveMemoria~q ),
	.datac(gnd),
	.datad(\control|Equal13~0_combout ),
	.cin(gnd),
	.combout(\control|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~24 .lut_mask = 16'hEEAA;
defparam \control|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneiii_lcell_comb \control|state~25 (
// Equation(s):
// \control|state~25_combout  = (\control|state.resetPC~12_combout  & ((\control|state~22_combout ) # ((\control|state~23_combout ) # (\control|state~24_combout ))))

	.dataa(\control|state~22_combout ),
	.datab(\control|state~23_combout ),
	.datac(\control|state.resetPC~12_combout ),
	.datad(\control|state~24_combout ),
	.cin(gnd),
	.combout(\control|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~25 .lut_mask = 16'hF0E0;
defparam \control|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \control|state.atualizaPC2 (
	.clk(\clk_externo~input_o ),
	.d(\control|state~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.atualizaPC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.atualizaPC2 .is_wysiwyg = "true";
defparam \control|state.atualizaPC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneiii_lcell_comb \control|op_pc (
// Equation(s):
// \control|op_pc~combout  = (\control|state.atualizaPC2~q ) # (\control|state.incremento_adicional2~q )

	.dataa(gnd),
	.datab(\control|state.atualizaPC2~q ),
	.datac(\control|state.incremento_adicional2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|op_pc~combout ),
	.cout());
// synopsys translate_off
defparam \control|op_pc .lut_mask = 16'hFCFC;
defparam \control|op_pc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneiii_lcell_comb \control|Selector6~0 (
// Equation(s):
// \control|Selector6~0_combout  = (!\control|res_salto~q  & ((\control|state.atualizaPC~q ) # (\control|state.atualizaPC2~q )))

	.dataa(\control|res_salto~q ),
	.datab(gnd),
	.datac(\control|state.atualizaPC~q ),
	.datad(\control|state.atualizaPC2~q ),
	.cin(gnd),
	.combout(\control|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector6~0 .lut_mask = 16'h5550;
defparam \control|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneiii_lcell_comb \program_counter|Add0~11 (
// Equation(s):
// \program_counter|Add0~11_combout  = (\program_counter|pc [5] & (!\program_counter|Add0~10 )) # (!\program_counter|pc [5] & ((\program_counter|Add0~10 ) # (GND)))
// \program_counter|Add0~12  = CARRY((!\program_counter|Add0~10 ) # (!\program_counter|pc [5]))

	.dataa(gnd),
	.datab(\program_counter|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add0~10 ),
	.combout(\program_counter|Add0~11_combout ),
	.cout(\program_counter|Add0~12 ));
// synopsys translate_off
defparam \program_counter|Add0~11 .lut_mask = 16'h3C3F;
defparam \program_counter|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneiii_lcell_comb \program_counter|Add1~8 (
// Equation(s):
// \program_counter|Add1~8_combout  = (\program_counter|pc [5] & (\program_counter|Add1~7  $ (GND))) # (!\program_counter|pc [5] & (!\program_counter|Add1~7  & VCC))
// \program_counter|Add1~9  = CARRY((\program_counter|pc [5] & !\program_counter|Add1~7 ))

	.dataa(gnd),
	.datab(\program_counter|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add1~7 ),
	.combout(\program_counter|Add1~8_combout ),
	.cout(\program_counter|Add1~9 ));
// synopsys translate_off
defparam \program_counter|Add1~8 .lut_mask = 16'hC30C;
defparam \program_counter|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneiii_lcell_comb \program_counter|Add0~13 (
// Equation(s):
// \program_counter|Add0~13_combout  = (\control|state.atualizaPC2~q  & (((\program_counter|Add1~8_combout )))) # (!\control|state.atualizaPC2~q  & ((\control|state.incremento_adicional2~q  & ((\program_counter|Add1~8_combout ))) # 
// (!\control|state.incremento_adicional2~q  & (\program_counter|Add0~11_combout ))))

	.dataa(\control|state.atualizaPC2~q ),
	.datab(\control|state.incremento_adicional2~q ),
	.datac(\program_counter|Add0~11_combout ),
	.datad(\program_counter|Add1~8_combout ),
	.cin(gnd),
	.combout(\program_counter|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|Add0~13 .lut_mask = 16'hFE10;
defparam \program_counter|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneiii_lcell_comb \program_counter|Add0~14 (
// Equation(s):
// \program_counter|Add0~14_combout  = (\program_counter|Add0~13_combout  & (((\control|Selector6~1_combout  & !\control|Equal12~0_combout )) # (!\control|Selector6~0_combout )))

	.dataa(\control|Selector6~1_combout ),
	.datab(\control|Selector6~0_combout ),
	.datac(\control|Equal12~0_combout ),
	.datad(\program_counter|Add0~13_combout ),
	.cin(gnd),
	.combout(\program_counter|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|Add0~14 .lut_mask = 16'h3B00;
defparam \program_counter|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \program_counter|pc[5] (
	.clk(\control|WideOr6~clkctrl_outclk ),
	.d(\program_counter|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\control|state.resetPC~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[5] .is_wysiwyg = "true";
defparam \program_counter|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneiii_lcell_comb \program_counter|Add1~10 (
// Equation(s):
// \program_counter|Add1~10_combout  = (\program_counter|pc [6] & (!\program_counter|Add1~9 )) # (!\program_counter|pc [6] & ((\program_counter|Add1~9 ) # (GND)))
// \program_counter|Add1~11  = CARRY((!\program_counter|Add1~9 ) # (!\program_counter|pc [6]))

	.dataa(gnd),
	.datab(\program_counter|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\program_counter|Add1~9 ),
	.combout(\program_counter|Add1~10_combout ),
	.cout(\program_counter|Add1~11 ));
// synopsys translate_off
defparam \program_counter|Add1~10 .lut_mask = 16'h3C3F;
defparam \program_counter|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneiii_lcell_comb \program_counter|pc[6]~4 (
// Equation(s):
// \program_counter|pc[6]~4_combout  = (\control|op_pc~combout  & ((\program_counter|Add1~10_combout ))) # (!\control|op_pc~combout  & (\program_counter|Add0~15_combout ))

	.dataa(\program_counter|Add0~15_combout ),
	.datab(\control|op_pc~combout ),
	.datac(gnd),
	.datad(\program_counter|Add1~10_combout ),
	.cin(gnd),
	.combout(\program_counter|pc[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|pc[6]~4 .lut_mask = 16'hEE22;
defparam \program_counter|pc[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneiii_lcell_comb \calc_branch|branch1[0]~0 (
// Equation(s):
// \calc_branch|branch1[0]~0_combout  = !\mem|rom~2050_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2050_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\calc_branch|branch1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|branch1[0]~0 .lut_mask = 16'h0F0F;
defparam \calc_branch|branch1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \calc_branch|branch1[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\calc_branch|branch1[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.leBranch2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[0] .is_wysiwyg = "true";
defparam \calc_branch|branch1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneiii_lcell_comb \mem|rom~2053 (
// Equation(s):
// \mem|rom~2053_combout  = (\mem|rom~2052_combout  & !\mem|addr_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2052_combout ),
	.datad(\mem|addr_reg [0]),
	.cin(gnd),
	.combout(\mem|rom~2053_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2053 .lut_mask = 16'h00F0;
defparam \mem|rom~2053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \calc_branch|branch1[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|rom~2053_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\control|state.leBranch2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[2] .is_wysiwyg = "true";
defparam \calc_branch|branch1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneiii_lcell_comb \calc_branch|outAddr[6]~4 (
// Equation(s):
// \calc_branch|outAddr[6]~4_combout  = (\control|state.leBranch2~q  & (\calc_branch|branch1 [0])) # (!\control|state.leBranch2~q  & ((\calc_branch|branch1 [2])))

	.dataa(gnd),
	.datab(\calc_branch|branch1 [0]),
	.datac(\calc_branch|branch1 [2]),
	.datad(\control|state.leBranch2~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[6]~4 .lut_mask = 16'hCCF0;
defparam \calc_branch|outAddr[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \program_counter|pc[6] (
	.clk(\control|WideOr6~clkctrl_outclk ),
	.d(\program_counter|pc[6]~4_combout ),
	.asdata(\calc_branch|outAddr[6]~4_combout ),
	.clrn(!\control|state.resetPC~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|Selector6~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[6] .is_wysiwyg = "true";
defparam \program_counter|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneiii_lcell_comb \program_counter|Add1~12 (
// Equation(s):
// \program_counter|Add1~12_combout  = \program_counter|Add1~11  $ (!\program_counter|pc [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program_counter|pc [7]),
	.cin(\program_counter|Add1~11 ),
	.combout(\program_counter|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|Add1~12 .lut_mask = 16'hF00F;
defparam \program_counter|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneiii_lcell_comb \program_counter|Add0~17 (
// Equation(s):
// \program_counter|Add0~17_combout  = \program_counter|Add0~16  $ (\program_counter|pc [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program_counter|pc [7]),
	.cin(\program_counter|Add0~16 ),
	.combout(\program_counter|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|Add0~17 .lut_mask = 16'h0FF0;
defparam \program_counter|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneiii_lcell_comb \program_counter|pc[7]~5 (
// Equation(s):
// \program_counter|pc[7]~5_combout  = (\control|op_pc~combout  & (\program_counter|Add1~12_combout )) # (!\control|op_pc~combout  & ((\program_counter|Add0~17_combout )))

	.dataa(\control|op_pc~combout ),
	.datab(\program_counter|Add1~12_combout ),
	.datac(gnd),
	.datad(\program_counter|Add0~17_combout ),
	.cin(gnd),
	.combout(\program_counter|pc[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|pc[7]~5 .lut_mask = 16'hDD88;
defparam \program_counter|pc[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \calc_branch|branch1[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|rom~2054_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\control|state.leBranch2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch1[3] .is_wysiwyg = "true";
defparam \calc_branch|branch1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneiii_lcell_comb \calc_branch|outAddr[7]~5 (
// Equation(s):
// \calc_branch|outAddr[7]~5_combout  = (\calc_branch|branch1 [3] & !\control|state.leBranch2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\calc_branch|branch1 [3]),
	.datad(\control|state.leBranch2~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[7]~5 .lut_mask = 16'h00F0;
defparam \calc_branch|outAddr[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \program_counter|pc[7] (
	.clk(\control|WideOr6~clkctrl_outclk ),
	.d(\program_counter|pc[7]~5_combout ),
	.asdata(\calc_branch|outAddr[7]~5_combout ),
	.clrn(!\control|state.resetPC~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|Selector6~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[7] .is_wysiwyg = "true";
defparam \program_counter|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \mem|addr_reg[7] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program_counter|pc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|addr_reg[7] .is_wysiwyg = "true";
defparam \mem|addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneiii_lcell_comb \mem|rom~2051 (
// Equation(s):
// \mem|rom~2051_combout  = (!\mem|addr_reg [5] & (!\mem|addr_reg [7] & (!\mem|addr_reg [4] & !\mem|addr_reg [6])))

	.dataa(\mem|addr_reg [5]),
	.datab(\mem|addr_reg [7]),
	.datac(\mem|addr_reg [4]),
	.datad(\mem|addr_reg [6]),
	.cin(gnd),
	.combout(\mem|rom~2051_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2051 .lut_mask = 16'h0001;
defparam \mem|rom~2051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneiii_lcell_comb \mem|rom~2059 (
// Equation(s):
// \mem|rom~2059_combout  = (!\mem|addr_reg [3] & ((\mem|addr_reg [0] & (\mem|addr_reg [1])) # (!\mem|addr_reg [0] & (!\mem|addr_reg [1] & \mem|addr_reg [2]))))

	.dataa(\mem|addr_reg [3]),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|addr_reg [1]),
	.datad(\mem|addr_reg [2]),
	.cin(gnd),
	.combout(\mem|rom~2059_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2059 .lut_mask = 16'h4140;
defparam \mem|rom~2059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneiii_lcell_comb \mem|rom~2060 (
// Equation(s):
// \mem|rom~2060_combout  = (\mem|rom~2051_combout  & \mem|rom~2059_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2051_combout ),
	.datad(\mem|rom~2059_combout ),
	.cin(gnd),
	.combout(\mem|rom~2060_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2060 .lut_mask = 16'hF000;
defparam \mem|rom~2060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \control|opcode[6] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|rom~2060_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[6] .is_wysiwyg = "true";
defparam \control|opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneiii_lcell_comb \control|Equal13~0 (
// Equation(s):
// \control|Equal13~0_combout  = (\control|opcode [4] & (!\control|opcode [6] & (\control|opcode [5] & !\control|opcode [7])))

	.dataa(\control|opcode [4]),
	.datab(\control|opcode [6]),
	.datac(\control|opcode [5]),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal13~0 .lut_mask = 16'h0020;
defparam \control|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneiii_lcell_comb \control|state~33 (
// Equation(s):
// \control|state~33_combout  = (\control|state.resetPC~12_combout  & ((\control|state~32_combout ) # ((!\control|Equal13~0_combout  & \control|state.escreveMemoria~q ))))

	.dataa(\control|state~32_combout ),
	.datab(\control|Equal13~0_combout ),
	.datac(\control|state.escreveMemoria~q ),
	.datad(\control|state.resetPC~12_combout ),
	.cin(gnd),
	.combout(\control|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~33 .lut_mask = 16'hBA00;
defparam \control|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \control|state.atualizaPC (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|state~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.atualizaPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.atualizaPC .is_wysiwyg = "true";
defparam \control|state.atualizaPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneiii_lcell_comb \control|WideOr6 (
// Equation(s):
// \control|WideOr6~combout  = LCELL((\control|state.incremento_adicional2~q ) # ((\control|state.atualizaPC~q ) # ((\control|state.incremento_adicional~q ) # (\control|state.atualizaPC2~q ))))

	.dataa(\control|state.incremento_adicional2~q ),
	.datab(\control|state.atualizaPC~q ),
	.datac(\control|state.incremento_adicional~q ),
	.datad(\control|state.atualizaPC2~q ),
	.cin(gnd),
	.combout(\control|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr6 .lut_mask = 16'hFFFE;
defparam \control|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneiii_clkctrl \control|WideOr6~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\control|WideOr6~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control|WideOr6~clkctrl_outclk ));
// synopsys translate_off
defparam \control|WideOr6~clkctrl .clock_type = "global clock";
defparam \control|WideOr6~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneiii_lcell_comb \program_counter|pc[0]~0 (
// Equation(s):
// \program_counter|pc[0]~0_combout  = (\control|op_pc~combout  & (\program_counter|pc [0])) # (!\control|op_pc~combout  & ((\program_counter|Add0~0_combout )))

	.dataa(\control|op_pc~combout ),
	.datab(gnd),
	.datac(\program_counter|pc [0]),
	.datad(\program_counter|Add0~0_combout ),
	.cin(gnd),
	.combout(\program_counter|pc[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|pc[0]~0 .lut_mask = 16'hF5A0;
defparam \program_counter|pc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneiii_lcell_comb \calc_branch|branch4[0]~feeder (
// Equation(s):
// \calc_branch|branch4[0]~feeder_combout  = \mem|rom~2065_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem|rom~2065_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\calc_branch|branch4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|branch4[0]~feeder .lut_mask = 16'hF0F0;
defparam \calc_branch|branch4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \calc_branch|branch4[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\calc_branch|branch4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|state.leBranch2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\calc_branch|branch4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \calc_branch|branch4[0] .is_wysiwyg = "true";
defparam \calc_branch|branch4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneiii_lcell_comb \calc_branch|outAddr[0]~0 (
// Equation(s):
// \calc_branch|outAddr[0]~0_combout  = (\control|state.leBranch2~q  & (\calc_branch|branch4 [0])) # (!\control|state.leBranch2~q  & ((\calc_branch|branch2 [0])))

	.dataa(gnd),
	.datab(\calc_branch|branch4 [0]),
	.datac(\calc_branch|branch2 [0]),
	.datad(\control|state.leBranch2~q ),
	.cin(gnd),
	.combout(\calc_branch|outAddr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \calc_branch|outAddr[0]~0 .lut_mask = 16'hCCF0;
defparam \calc_branch|outAddr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \program_counter|pc[0] (
	.clk(\control|WideOr6~clkctrl_outclk ),
	.d(\program_counter|pc[0]~0_combout ),
	.asdata(\calc_branch|outAddr[0]~0_combout ),
	.clrn(!\control|state.resetPC~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|Selector6~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc[0] .is_wysiwyg = "true";
defparam \program_counter|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneiii_lcell_comb \control|data_stack_from[1]~0 (
// Equation(s):
// \control|data_stack_from[1]~0_combout  = (\control|opcode [4] & ((\control|opcode [5]) # ((\control|opcode [6]) # (\control|opcode [3])))) # (!\control|opcode [4] & (\control|opcode [5] $ ((\control|opcode [6]))))

	.dataa(\control|opcode [4]),
	.datab(\control|opcode [5]),
	.datac(\control|opcode [6]),
	.datad(\control|opcode [3]),
	.cin(gnd),
	.combout(\control|data_stack_from[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|data_stack_from[1]~0 .lut_mask = 16'hBEBC;
defparam \control|data_stack_from[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneiii_lcell_comb \data_stack[0]~19 (
// Equation(s):
// \data_stack[0]~19_combout  = (\control|state.escrevePilha~q  & (\control|Equal10~0_combout  $ (((\control|opcode [7]) # (\control|data_stack_from[1]~0_combout )))))

	.dataa(\control|opcode [7]),
	.datab(\control|Equal10~0_combout ),
	.datac(\control|data_stack_from[1]~0_combout ),
	.datad(\control|state.escrevePilha~q ),
	.cin(gnd),
	.combout(\data_stack[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[0]~19 .lut_mask = 16'h3600;
defparam \data_stack[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneiii_io_ibuf \clk_externo~input (
	.i(clk_externo),
	.ibar(gnd),
	.o(\clk_externo~input_o ));
// synopsys translate_off
defparam \clk_externo~input .bus_hold = "false";
defparam \clk_externo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clk_externo~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_externo~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_externo~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_externo~inputclkctrl .clock_type = "global clock";
defparam \clk_externo~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneiii_lcell_comb \pilha|top_of_stack~1 (
// Equation(s):
// \pilha|top_of_stack~1_combout  = (\control|state.lePilha~q  & (!\control|Equal12~0_combout  & (!\control|Equal10~0_combout ))) # (!\control|state.lePilha~q  & (((\control|state.escrevePilha~q ))))

	.dataa(\control|Equal12~0_combout ),
	.datab(\control|Equal10~0_combout ),
	.datac(\control|state.lePilha~q ),
	.datad(\control|state.escrevePilha~q ),
	.cin(gnd),
	.combout(\pilha|top_of_stack~1_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack~1 .lut_mask = 16'h1F10;
defparam \pilha|top_of_stack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneiii_lcell_comb \pilha|Add0~0 (
// Equation(s):
// \pilha|Add0~0_combout  = \pilha|top_of_stack [0] $ (VCC)
// \pilha|Add0~1  = CARRY(\pilha|top_of_stack [0])

	.dataa(gnd),
	.datab(\pilha|top_of_stack [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pilha|Add0~0_combout ),
	.cout(\pilha|Add0~1 ));
// synopsys translate_off
defparam \pilha|Add0~0 .lut_mask = 16'h33CC;
defparam \pilha|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneiii_lcell_comb \pilha|top_of_stack[0]~2 (
// Equation(s):
// \pilha|top_of_stack[0]~2_combout  = (\pilha|top_of_stack~1_combout  & ((\control|state.lePilha~q  & (!\pilha|top_of_stack [0])) # (!\control|state.lePilha~q  & ((\pilha|Add0~0_combout ))))) # (!\pilha|top_of_stack~1_combout  & (((\pilha|top_of_stack 
// [0]))))

	.dataa(\control|state.lePilha~q ),
	.datab(\pilha|top_of_stack~1_combout ),
	.datac(\pilha|top_of_stack [0]),
	.datad(\pilha|Add0~0_combout ),
	.cin(gnd),
	.combout(\pilha|top_of_stack[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack[0]~2 .lut_mask = 16'h7C38;
defparam \pilha|top_of_stack[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \pilha|top_of_stack[0] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|top_of_stack[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[0] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneiii_lcell_comb \pilha|Add2~0 (
// Equation(s):
// \pilha|Add2~0_combout  = \pilha|top_of_stack [1] $ (\pilha|top_of_stack [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pilha|top_of_stack [1]),
	.datad(\pilha|top_of_stack [0]),
	.cin(gnd),
	.combout(\pilha|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add2~0 .lut_mask = 16'h0FF0;
defparam \pilha|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneiii_lcell_comb \pilha|top_of_stack[1]~0 (
// Equation(s):
// \pilha|top_of_stack[1]~0_combout  = (\control|load_stack[0]~0_combout  & (!\pilha|top_of_stack [1])) # (!\control|load_stack[0]~0_combout  & ((!\pilha|Add2~0_combout )))

	.dataa(\control|load_stack[0]~0_combout ),
	.datab(gnd),
	.datac(\pilha|top_of_stack [1]),
	.datad(\pilha|Add2~0_combout ),
	.cin(gnd),
	.combout(\pilha|top_of_stack[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack[1]~0 .lut_mask = 16'h0A5F;
defparam \pilha|top_of_stack[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneiii_lcell_comb \pilha|Add0~2 (
// Equation(s):
// \pilha|Add0~2_combout  = (\pilha|top_of_stack [1] & (!\pilha|Add0~1 )) # (!\pilha|top_of_stack [1] & ((\pilha|Add0~1 ) # (GND)))
// \pilha|Add0~3  = CARRY((!\pilha|Add0~1 ) # (!\pilha|top_of_stack [1]))

	.dataa(gnd),
	.datab(\pilha|top_of_stack [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pilha|Add0~1 ),
	.combout(\pilha|Add0~2_combout ),
	.cout(\pilha|Add0~3 ));
// synopsys translate_off
defparam \pilha|Add0~2 .lut_mask = 16'h3C3F;
defparam \pilha|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneiii_lcell_comb \pilha|top_of_stack[4]~3 (
// Equation(s):
// \pilha|top_of_stack[4]~3_combout  = \control|state.lePilha~q  $ (\control|state.escrevePilha~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|state.lePilha~q ),
	.datad(\control|state.escrevePilha~q ),
	.cin(gnd),
	.combout(\pilha|top_of_stack[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack[4]~3 .lut_mask = 16'h0FF0;
defparam \pilha|top_of_stack[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \pilha|top_of_stack[1] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|top_of_stack[1]~0_combout ),
	.asdata(\pilha|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\control|state.lePilha~q ),
	.ena(\pilha|top_of_stack[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[1] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneiii_lcell_comb \pilha|top_of_stack~4 (
// Equation(s):
// \pilha|top_of_stack~4_combout  = \pilha|top_of_stack [2] $ (((!\pilha|top_of_stack [1] & ((\control|load_stack[0]~0_combout ) # (!\pilha|top_of_stack [0])))))

	.dataa(\control|load_stack[0]~0_combout ),
	.datab(\pilha|top_of_stack [1]),
	.datac(\pilha|top_of_stack [2]),
	.datad(\pilha|top_of_stack [0]),
	.cin(gnd),
	.combout(\pilha|top_of_stack~4_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack~4 .lut_mask = 16'hD2C3;
defparam \pilha|top_of_stack~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneiii_lcell_comb \pilha|Add0~4 (
// Equation(s):
// \pilha|Add0~4_combout  = (\pilha|top_of_stack [2] & (\pilha|Add0~3  $ (GND))) # (!\pilha|top_of_stack [2] & (!\pilha|Add0~3  & VCC))
// \pilha|Add0~5  = CARRY((\pilha|top_of_stack [2] & !\pilha|Add0~3 ))

	.dataa(\pilha|top_of_stack [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pilha|Add0~3 ),
	.combout(\pilha|Add0~4_combout ),
	.cout(\pilha|Add0~5 ));
// synopsys translate_off
defparam \pilha|Add0~4 .lut_mask = 16'hA50A;
defparam \pilha|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \pilha|top_of_stack[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|top_of_stack~4_combout ),
	.asdata(\pilha|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\control|state.lePilha~q ),
	.ena(\pilha|top_of_stack[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[2] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneiii_lcell_comb \pilha|Add2~3 (
// Equation(s):
// \pilha|Add2~3_combout  = (\pilha|top_of_stack [0]) # ((\pilha|top_of_stack [1]) # (\pilha|top_of_stack [2]))

	.dataa(gnd),
	.datab(\pilha|top_of_stack [0]),
	.datac(\pilha|top_of_stack [1]),
	.datad(\pilha|top_of_stack [2]),
	.cin(gnd),
	.combout(\pilha|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add2~3 .lut_mask = 16'hFFFC;
defparam \pilha|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneiii_lcell_comb \control|load_stack[0]~0 (
// Equation(s):
// \control|load_stack[0]~0_combout  = (\control|state.lePilha~q  & ((\control|Equal10~0_combout ) # (\control|Equal12~0_combout )))

	.dataa(\control|state.lePilha~q ),
	.datab(\control|Equal10~0_combout ),
	.datac(gnd),
	.datad(\control|Equal12~0_combout ),
	.cin(gnd),
	.combout(\control|load_stack[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|load_stack[0]~0 .lut_mask = 16'hAA88;
defparam \control|load_stack[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneiii_lcell_comb \pilha|top_of_stack~5 (
// Equation(s):
// \pilha|top_of_stack~5_combout  = \pilha|top_of_stack [3] $ (((\control|load_stack[0]~0_combout  & (!\pilha|Add1~3_combout )) # (!\control|load_stack[0]~0_combout  & ((!\pilha|Add2~3_combout )))))

	.dataa(\pilha|Add1~3_combout ),
	.datab(\pilha|Add2~3_combout ),
	.datac(\pilha|top_of_stack [3]),
	.datad(\control|load_stack[0]~0_combout ),
	.cin(gnd),
	.combout(\pilha|top_of_stack~5_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack~5 .lut_mask = 16'hA5C3;
defparam \pilha|top_of_stack~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneiii_lcell_comb \pilha|Add0~6 (
// Equation(s):
// \pilha|Add0~6_combout  = (\pilha|top_of_stack [3] & (!\pilha|Add0~5 )) # (!\pilha|top_of_stack [3] & ((\pilha|Add0~5 ) # (GND)))
// \pilha|Add0~7  = CARRY((!\pilha|Add0~5 ) # (!\pilha|top_of_stack [3]))

	.dataa(\pilha|top_of_stack [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pilha|Add0~5 ),
	.combout(\pilha|Add0~6_combout ),
	.cout(\pilha|Add0~7 ));
// synopsys translate_off
defparam \pilha|Add0~6 .lut_mask = 16'h5A5F;
defparam \pilha|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \pilha|top_of_stack[3] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|top_of_stack~5_combout ),
	.asdata(\pilha|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\control|state.lePilha~q ),
	.ena(\pilha|top_of_stack[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[3] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneiii_lcell_comb \pilha|Add1~3 (
// Equation(s):
// \pilha|Add1~3_combout  = (\pilha|top_of_stack [1]) # (\pilha|top_of_stack [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pilha|top_of_stack [1]),
	.datad(\pilha|top_of_stack [2]),
	.cin(gnd),
	.combout(\pilha|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add1~3 .lut_mask = 16'hFFF0;
defparam \pilha|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneiii_lcell_comb \pilha|top_of_stack~6 (
// Equation(s):
// \pilha|top_of_stack~6_combout  = (\pilha|top_of_stack [3]) # ((\control|load_stack[0]~0_combout  & ((\pilha|Add1~3_combout ))) # (!\control|load_stack[0]~0_combout  & (\pilha|Add2~3_combout )))

	.dataa(\control|load_stack[0]~0_combout ),
	.datab(\pilha|Add2~3_combout ),
	.datac(\pilha|Add1~3_combout ),
	.datad(\pilha|top_of_stack [3]),
	.cin(gnd),
	.combout(\pilha|top_of_stack~6_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack~6 .lut_mask = 16'hFFE4;
defparam \pilha|top_of_stack~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneiii_lcell_comb \pilha|top_of_stack~7 (
// Equation(s):
// \pilha|top_of_stack~7_combout  = \pilha|top_of_stack [4] $ (!\pilha|top_of_stack~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pilha|top_of_stack [4]),
	.datad(\pilha|top_of_stack~6_combout ),
	.cin(gnd),
	.combout(\pilha|top_of_stack~7_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack~7 .lut_mask = 16'hF00F;
defparam \pilha|top_of_stack~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneiii_lcell_comb \pilha|Add0~8 (
// Equation(s):
// \pilha|Add0~8_combout  = \pilha|Add0~7  $ (!\pilha|top_of_stack [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pilha|top_of_stack [4]),
	.cin(\pilha|Add0~7 ),
	.combout(\pilha|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add0~8 .lut_mask = 16'hF00F;
defparam \pilha|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N3
dffeas \pilha|top_of_stack[4] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\pilha|top_of_stack~7_combout ),
	.asdata(\pilha|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\control|state.lePilha~q ),
	.ena(\pilha|top_of_stack[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pilha|top_of_stack [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pilha|top_of_stack[4] .is_wysiwyg = "true";
defparam \pilha|top_of_stack[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneiii_lcell_comb \pilha|top_of_stack[0]~_wirecell (
// Equation(s):
// \pilha|top_of_stack[0]~_wirecell_combout  = !\pilha|top_of_stack [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pilha|top_of_stack [0]),
	.cin(gnd),
	.combout(\pilha|top_of_stack[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack[0]~_wirecell .lut_mask = 16'h00FF;
defparam \pilha|top_of_stack[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneiii_lcell_comb \pilha|Add2~0_wirecell (
// Equation(s):
// \pilha|Add2~0_wirecell_combout  = !\pilha|Add2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pilha|Add2~0_combout ),
	.cin(gnd),
	.combout(\pilha|Add2~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add2~0_wirecell .lut_mask = 16'h00FF;
defparam \pilha|Add2~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneiii_lcell_comb \pilha|Add2~1 (
// Equation(s):
// \pilha|Add2~1_combout  = \pilha|top_of_stack [2] $ (((!\pilha|top_of_stack [0] & !\pilha|top_of_stack [1])))

	.dataa(\pilha|top_of_stack [0]),
	.datab(gnd),
	.datac(\pilha|top_of_stack [1]),
	.datad(\pilha|top_of_stack [2]),
	.cin(gnd),
	.combout(\pilha|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add2~1 .lut_mask = 16'hFA05;
defparam \pilha|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneiii_lcell_comb \pilha|Add2~2 (
// Equation(s):
// \pilha|Add2~2_combout  = \pilha|top_of_stack [3] $ (((!\pilha|top_of_stack [0] & (!\pilha|top_of_stack [2] & !\pilha|top_of_stack [1]))))

	.dataa(\pilha|top_of_stack [0]),
	.datab(\pilha|top_of_stack [2]),
	.datac(\pilha|top_of_stack [1]),
	.datad(\pilha|top_of_stack [3]),
	.cin(gnd),
	.combout(\pilha|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add2~2 .lut_mask = 16'hFE01;
defparam \pilha|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneiii_lcell_comb \pilha|Add2~4 (
// Equation(s):
// \pilha|Add2~4_combout  = \pilha|top_of_stack [4] $ (((!\pilha|top_of_stack [3] & !\pilha|Add2~3_combout )))

	.dataa(\pilha|top_of_stack [3]),
	.datab(gnd),
	.datac(\pilha|top_of_stack [4]),
	.datad(\pilha|Add2~3_combout ),
	.cin(gnd),
	.combout(\pilha|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add2~4 .lut_mask = 16'hF0A5;
defparam \pilha|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneiii_lcell_comb \control|data_stack_from[1]~1 (
// Equation(s):
// \control|data_stack_from[1]~1_combout  = ((!\control|data_stack_from[1]~0_combout  & !\control|opcode [7])) # (!\control|state.escrevePilha~q )

	.dataa(gnd),
	.datab(\control|data_stack_from[1]~0_combout ),
	.datac(\control|state.escrevePilha~q ),
	.datad(\control|opcode [7]),
	.cin(gnd),
	.combout(\control|data_stack_from[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|data_stack_from[1]~1 .lut_mask = 16'h0F3F;
defparam \control|data_stack_from[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneiii_lcell_comb \data_stack[0]~2 (
// Equation(s):
// \data_stack[0]~2_combout  = (\control|data_stack_from[0]~2_combout  & ((\control|data_stack_from[1]~1_combout ) # ((\control|state.escrevePilha~q  & \control|Equal10~0_combout )))) # (!\control|data_stack_from[0]~2_combout  & 
// (((\control|state.escrevePilha~q  & \control|Equal10~0_combout ))))

	.dataa(\control|data_stack_from[0]~2_combout ),
	.datab(\control|data_stack_from[1]~1_combout ),
	.datac(\control|state.escrevePilha~q ),
	.datad(\control|Equal10~0_combout ),
	.cin(gnd),
	.combout(\data_stack[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[0]~2 .lut_mask = 16'hF888;
defparam \data_stack[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneiii_lcell_comb \pilha|top_of_stack[1]~_wirecell (
// Equation(s):
// \pilha|top_of_stack[1]~_wirecell_combout  = !\pilha|top_of_stack [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pilha|top_of_stack [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pilha|top_of_stack[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|top_of_stack[1]~_wirecell .lut_mask = 16'h0F0F;
defparam \pilha|top_of_stack[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneiii_lcell_comb \pilha|Add1~0 (
// Equation(s):
// \pilha|Add1~0_combout  = \pilha|top_of_stack [1] $ (!\pilha|top_of_stack [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pilha|top_of_stack [1]),
	.datad(\pilha|top_of_stack [2]),
	.cin(gnd),
	.combout(\pilha|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add1~0 .lut_mask = 16'hF00F;
defparam \pilha|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneiii_lcell_comb \pilha|Add1~1 (
// Equation(s):
// \pilha|Add1~1_combout  = \pilha|top_of_stack [3] $ (((!\pilha|top_of_stack [1] & !\pilha|top_of_stack [2])))

	.dataa(\pilha|top_of_stack [3]),
	.datab(\pilha|top_of_stack [1]),
	.datac(\pilha|top_of_stack [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pilha|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add1~1 .lut_mask = 16'hA9A9;
defparam \pilha|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneiii_lcell_comb \pilha|Add1~2 (
// Equation(s):
// \pilha|Add1~2_combout  = \pilha|top_of_stack [4] $ (((!\pilha|top_of_stack [3] & (!\pilha|top_of_stack [1] & !\pilha|top_of_stack [2]))))

	.dataa(\pilha|top_of_stack [3]),
	.datab(\pilha|top_of_stack [1]),
	.datac(\pilha|top_of_stack [2]),
	.datad(\pilha|top_of_stack [4]),
	.cin(gnd),
	.combout(\pilha|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \pilha|Add1~2 .lut_mask = 16'hFE01;
defparam \pilha|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneiii_lcell_comb \data_stack[2]~6 (
// Equation(s):
// \data_stack[2]~6_combout  = (\data_stack[0]~19_combout  & (((\data_stack[0]~2_combout )))) # (!\data_stack[0]~19_combout  & ((\data_stack[0]~2_combout  & (\mem|rom~2053_combout )) # (!\data_stack[0]~2_combout  & ((\mem|rom~2069_combout )))))

	.dataa(\mem|rom~2053_combout ),
	.datab(\data_stack[0]~19_combout ),
	.datac(\mem|rom~2069_combout ),
	.datad(\data_stack[0]~2_combout ),
	.cin(gnd),
	.combout(\data_stack[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[2]~6 .lut_mask = 16'hEE30;
defparam \data_stack[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneiii_lcell_comb \control|Selector7~3 (
// Equation(s):
// \control|Selector7~3_combout  = (\control|state.leMemoria~q  & (((!\control|Equal9~0_combout ) # (!\control|opcode [4])) # (!\control|opcode [3])))

	.dataa(\control|state.leMemoria~q ),
	.datab(\control|opcode [3]),
	.datac(\control|opcode [4]),
	.datad(\control|Equal9~0_combout ),
	.cin(gnd),
	.combout(\control|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector7~3 .lut_mask = 16'h2AAA;
defparam \control|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneiii_lcell_comb \control|Selector7~2 (
// Equation(s):
// \control|Selector7~2_combout  = (\control|Selector7~3_combout ) # ((\control|state.escreveMemoria~q  & !\control|Equal13~0_combout ))

	.dataa(\control|state.escreveMemoria~q ),
	.datab(\control|Selector7~3_combout ),
	.datac(gnd),
	.datad(\control|Equal13~0_combout ),
	.cin(gnd),
	.combout(\control|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector7~2 .lut_mask = 16'hCCEE;
defparam \control|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneiii_lcell_comb \var_address[0]~4 (
// Equation(s):
// \var_address[0]~4_combout  = (\control|Selector7~2_combout  & (!\mem|rom~2050_combout )) # (!\control|Selector7~2_combout  & (((\mem|rom~2063_combout  & \mem|rom~2064_combout ))))

	.dataa(\mem|rom~2050_combout ),
	.datab(\control|Selector7~2_combout ),
	.datac(\mem|rom~2063_combout ),
	.datad(\mem|rom~2064_combout ),
	.cin(gnd),
	.combout(\var_address[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \var_address[0]~4 .lut_mask = 16'h7444;
defparam \var_address[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneiii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneiii_lcell_comb \var_address[2]~6 (
// Equation(s):
// \var_address[2]~6_combout  = (\control|Selector7~2_combout  & (!\mem|addr_reg [0] & (\mem|rom~2052_combout ))) # (!\control|Selector7~2_combout  & (((\mem|rom~2069_combout ))))

	.dataa(\control|Selector7~2_combout ),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|rom~2052_combout ),
	.datad(\mem|rom~2069_combout ),
	.cin(gnd),
	.combout(\var_address[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \var_address[2]~6 .lut_mask = 16'h7520;
defparam \var_address[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneiii_lcell_comb \mem|rom~2067 (
// Equation(s):
// \mem|rom~2067_combout  = (\mem|Add0~2_combout  & (\mem|Add0~0_combout  & !\mem|Add0~4_combout ))

	.dataa(\mem|Add0~2_combout ),
	.datab(\mem|Add0~0_combout ),
	.datac(gnd),
	.datad(\mem|Add0~4_combout ),
	.cin(gnd),
	.combout(\mem|rom~2067_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2067 .lut_mask = 16'h0088;
defparam \mem|rom~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneiii_lcell_comb \mem|rom~2070 (
// Equation(s):
// \mem|rom~2070_combout  = (!\mem|addr_reg [0] & (\mem|rom~2067_combout  & \mem|rom~2064_combout ))

	.dataa(gnd),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|rom~2067_combout ),
	.datad(\mem|rom~2064_combout ),
	.cin(gnd),
	.combout(\mem|rom~2070_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2070 .lut_mask = 16'h3000;
defparam \mem|rom~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneiii_lcell_comb \var_address[3]~7 (
// Equation(s):
// \var_address[3]~7_combout  = (\control|Selector7~2_combout  & (\mem|addr_reg [0] & (\mem|rom~2052_combout ))) # (!\control|Selector7~2_combout  & (((\mem|rom~2070_combout ))))

	.dataa(\control|Selector7~2_combout ),
	.datab(\mem|addr_reg [0]),
	.datac(\mem|rom~2052_combout ),
	.datad(\mem|rom~2070_combout ),
	.cin(gnd),
	.combout(\var_address[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \var_address[3]~7 .lut_mask = 16'hD580;
defparam \var_address[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneiii_lcell_comb \mem|rom~2071 (
// Equation(s):
// \mem|rom~2071_combout  = (\mem|Add0~4_combout ) # ((\mem|Add0~2_combout  & (\mem|Add0~0_combout  $ (!\mem|addr_reg [0]))) # (!\mem|Add0~2_combout  & ((\mem|Add0~0_combout ) # (\mem|addr_reg [0]))))

	.dataa(\mem|Add0~2_combout ),
	.datab(\mem|Add0~0_combout ),
	.datac(\mem|addr_reg [0]),
	.datad(\mem|Add0~4_combout ),
	.cin(gnd),
	.combout(\mem|rom~2071_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2071 .lut_mask = 16'hFFD6;
defparam \mem|rom~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneiii_lcell_comb \var_address[4]~5 (
// Equation(s):
// \var_address[4]~5_combout  = (!\control|Selector7~2_combout  & (!\mem|rom~2071_combout  & \mem|rom~2064_combout ))

	.dataa(\control|Selector7~2_combout ),
	.datab(gnd),
	.datac(\mem|rom~2071_combout ),
	.datad(\mem|rom~2064_combout ),
	.cin(gnd),
	.combout(\var_address[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \var_address[4]~5 .lut_mask = 16'h0500;
defparam \var_address[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiii_lcell_comb \mem|rom~2049 (
// Equation(s):
// \mem|rom~2049_combout  = (!\mem|addr_reg [5] & (!\mem|addr_reg [4] & !\mem|addr_reg [6]))

	.dataa(\mem|addr_reg [5]),
	.datab(gnd),
	.datac(\mem|addr_reg [4]),
	.datad(\mem|addr_reg [6]),
	.cin(gnd),
	.combout(\mem|rom~2049_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2049 .lut_mask = 16'h0005;
defparam \mem|rom~2049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneiii_lcell_comb \mem|rom~2072 (
// Equation(s):
// \mem|rom~2072_combout  = (!\mem|Add0~4_combout  & (\mem|addr_reg [0] $ (((\mem|Add0~2_combout ) # (\mem|Add0~0_combout )))))

	.dataa(\mem|addr_reg [0]),
	.datab(\mem|Add0~2_combout ),
	.datac(\mem|Add0~4_combout ),
	.datad(\mem|Add0~0_combout ),
	.cin(gnd),
	.combout(\mem|rom~2072_combout ),
	.cout());
// synopsys translate_off
defparam \mem|rom~2072 .lut_mask = 16'h0506;
defparam \mem|rom~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneiii_lcell_comb \control|data_stack_from[0]~2 (
// Equation(s):
// \control|data_stack_from[0]~2_combout  = (\control|Equal9~0_combout  & (!\control|opcode [4] & (\control|state.escrevePilha~q  & !\control|Equal10~0_combout )))

	.dataa(\control|Equal9~0_combout ),
	.datab(\control|opcode [4]),
	.datac(\control|state.escrevePilha~q ),
	.datad(\control|Equal10~0_combout ),
	.cin(gnd),
	.combout(\control|data_stack_from[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|data_stack_from[0]~2 .lut_mask = 16'h0020;
defparam \control|data_stack_from[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneiii_lcell_comb \data_stack[4]~10 (
// Equation(s):
// \data_stack[4]~10_combout  = (\control|data_stack_from[1]~1_combout  & (\mem|rom~2064_combout  & !\control|data_stack_from[0]~2_combout ))

	.dataa(gnd),
	.datab(\control|data_stack_from[1]~1_combout ),
	.datac(\mem|rom~2064_combout ),
	.datad(\control|data_stack_from[0]~2_combout ),
	.cin(gnd),
	.combout(\data_stack[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[4]~10 .lut_mask = 16'h00C0;
defparam \data_stack[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneiii_lcell_comb \data_stack[5]~13 (
// Equation(s):
// \data_stack[5]~13_combout  = (\variables|ram_rtl_0|auto_generated|ram_block1a5  & (((\mem|rom~2072_combout  & \data_stack[4]~10_combout )) # (!\control|data_stack_from[1]~1_combout ))) # (!\variables|ram_rtl_0|auto_generated|ram_block1a5  & 
// (((\mem|rom~2072_combout  & \data_stack[4]~10_combout ))))

	.dataa(\variables|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\control|data_stack_from[1]~1_combout ),
	.datac(\mem|rom~2072_combout ),
	.datad(\data_stack[4]~10_combout ),
	.cin(gnd),
	.combout(\data_stack[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[5]~13 .lut_mask = 16'hF222;
defparam \data_stack[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneiii_ram_block \pilha|ram_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\control|state.escrevePilha~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_externo~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data_stack[7]~18_combout ,\data_stack[6]~16_combout ,\data_stack[5]~14_combout ,\data_stack[4]~12_combout ,\data_stack[3]~9_combout ,\data_stack[2]~7_combout ,
\data_stack[1]~5_combout ,\data_stack[0]~4_combout }),
	.portaaddr({\pilha|top_of_stack [4],\pilha|top_of_stack [3],\pilha|top_of_stack [2],\pilha|top_of_stack [1],\pilha|top_of_stack [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\pilha|Add2~4_combout ,\pilha|Add2~2_combout ,\pilha|Add2~1_combout ,\pilha|Add2~0_wirecell_combout ,\pilha|top_of_stack[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pilha|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "STACK:pilha|altsyncram:ram_rtl_1|altsyncram_bog1:auto_generated|ALTSYNCRAM";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pilha|ram_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneiii_lcell_comb \data_stack[7]~17 (
// Equation(s):
// \data_stack[7]~17_combout  = (\mem|rom~2074_combout  & ((\data_stack[4]~10_combout ) # ((!\control|data_stack_from[1]~1_combout  & \variables|ram_rtl_0|auto_generated|ram_block1a7 )))) # (!\mem|rom~2074_combout  & (!\control|data_stack_from[1]~1_combout  
// & (\variables|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\mem|rom~2074_combout ),
	.datab(\control|data_stack_from[1]~1_combout ),
	.datac(\variables|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\data_stack[4]~10_combout ),
	.cin(gnd),
	.combout(\data_stack[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[7]~17 .lut_mask = 16'hBA30;
defparam \data_stack[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneiii_ram_block \pilha|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|state.escrevePilha~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_externo~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data_stack[7]~18_combout ,\data_stack[6]~16_combout ,\data_stack[5]~14_combout ,\data_stack[4]~12_combout ,\data_stack[3]~9_combout ,\data_stack[2]~7_combout ,
\data_stack[1]~5_combout ,\data_stack[0]~4_combout }),
	.portaaddr({\pilha|top_of_stack [4],\pilha|top_of_stack [3],\pilha|top_of_stack [2],\pilha|top_of_stack [1],\pilha|top_of_stack [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\pilha|Add1~2_combout ,\pilha|Add1~1_combout ,\pilha|Add1~0_combout ,\pilha|top_of_stack[1]~_wirecell_combout ,\pilha|top_of_stack [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pilha|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "STACK:pilha|altsyncram:ram_rtl_0|altsyncram_bog1:auto_generated|ALTSYNCRAM";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pilha|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneiii_lcell_comb \myUla|Add0~23 (
// Equation(s):
// \myUla|Add0~23_combout  = \pilha|ram_rtl_1|auto_generated|ram_block1a7  $ (((\mem|rom~2048_combout ) # ((\mem|addr_reg [7]) # (!\mem|rom~2049_combout ))))

	.dataa(\mem|rom~2048_combout ),
	.datab(\mem|rom~2049_combout ),
	.datac(\mem|addr_reg [7]),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\myUla|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~23 .lut_mask = 16'h04FB;
defparam \myUla|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneiii_lcell_comb \myUla|Add0~20 (
// Equation(s):
// \myUla|Add0~20_combout  = \pilha|ram_rtl_1|auto_generated|ram_block1a6  $ (((\mem|addr_reg [7]) # ((\mem|rom~2048_combout ) # (!\mem|rom~2049_combout ))))

	.dataa(\mem|addr_reg [7]),
	.datab(\mem|rom~2049_combout ),
	.datac(\mem|rom~2048_combout ),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\myUla|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~20 .lut_mask = 16'h04FB;
defparam \myUla|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneiii_lcell_comb \myUla|Add0~14 (
// Equation(s):
// \myUla|Add0~14_combout  = \pilha|ram_rtl_1|auto_generated|ram_block1a4  $ (((\mem|rom~2048_combout ) # ((\mem|addr_reg [7]) # (!\mem|rom~2049_combout ))))

	.dataa(\mem|rom~2048_combout ),
	.datab(\mem|addr_reg [7]),
	.datac(\mem|rom~2049_combout ),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\myUla|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~14 .lut_mask = 16'h10EF;
defparam \myUla|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneiii_lcell_comb \myUla|Add0~8 (
// Equation(s):
// \myUla|Add0~8_combout  = \pilha|ram_rtl_1|auto_generated|ram_block1a2  $ (((\mem|rom~2048_combout ) # ((\mem|addr_reg [7]) # (!\mem|rom~2049_combout ))))

	.dataa(\mem|rom~2048_combout ),
	.datab(\mem|addr_reg [7]),
	.datac(\mem|rom~2049_combout ),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\myUla|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~8 .lut_mask = 16'h10EF;
defparam \myUla|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneiii_lcell_comb \myUla|Add0~0 (
// Equation(s):
// \myUla|Add0~0_combout  = \pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout  $ (((\mem|rom~2048_combout ) # ((\mem|addr_reg [7]) # (!\mem|rom~2049_combout ))))

	.dataa(\mem|rom~2048_combout ),
	.datab(\mem|addr_reg [7]),
	.datac(\mem|rom~2049_combout ),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\myUla|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~0 .lut_mask = 16'h10EF;
defparam \myUla|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneiii_lcell_comb \myUla|Add0~2 (
// Equation(s):
// \myUla|Add0~2_cout  = CARRY((!\mem|rom~2066_combout  & !\mem|addr_reg [7]))

	.dataa(\mem|rom~2066_combout ),
	.datab(\mem|addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myUla|Add0~2_cout ));
// synopsys translate_off
defparam \myUla|Add0~2 .lut_mask = 16'h0011;
defparam \myUla|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneiii_lcell_comb \myUla|Add0~3 (
// Equation(s):
// \myUla|Add0~3_combout  = (\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\myUla|Add0~0_combout  & (!\myUla|Add0~2_cout )) # (!\myUla|Add0~0_combout  & (\myUla|Add0~2_cout  & VCC)))) # 
// (!\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\myUla|Add0~0_combout  & ((\myUla|Add0~2_cout ) # (GND))) # (!\myUla|Add0~0_combout  & (!\myUla|Add0~2_cout ))))
// \myUla|Add0~4  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\myUla|Add0~0_combout  & !\myUla|Add0~2_cout )) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\myUla|Add0~0_combout ) # (!\myUla|Add0~2_cout ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\myUla|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~2_cout ),
	.combout(\myUla|Add0~3_combout ),
	.cout(\myUla|Add0~4 ));
// synopsys translate_off
defparam \myUla|Add0~3 .lut_mask = 16'h694D;
defparam \myUla|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneiii_lcell_comb \myUla|Add0~6 (
// Equation(s):
// \myUla|Add0~6_combout  = ((\myUla|Add0~5_combout  $ (\pilha|ram_rtl_0|auto_generated|ram_block1a1  $ (\myUla|Add0~4 )))) # (GND)
// \myUla|Add0~7  = CARRY((\myUla|Add0~5_combout  & (\pilha|ram_rtl_0|auto_generated|ram_block1a1  & !\myUla|Add0~4 )) # (!\myUla|Add0~5_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a1 ) # (!\myUla|Add0~4 ))))

	.dataa(\myUla|Add0~5_combout ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~4 ),
	.combout(\myUla|Add0~6_combout ),
	.cout(\myUla|Add0~7 ));
// synopsys translate_off
defparam \myUla|Add0~6 .lut_mask = 16'h964D;
defparam \myUla|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneiii_lcell_comb \myUla|Add0~9 (
// Equation(s):
// \myUla|Add0~9_combout  = (\pilha|ram_rtl_0|auto_generated|ram_block1a2  & ((\myUla|Add0~8_combout  & (!\myUla|Add0~7 )) # (!\myUla|Add0~8_combout  & (\myUla|Add0~7  & VCC)))) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a2  & ((\myUla|Add0~8_combout  & 
// ((\myUla|Add0~7 ) # (GND))) # (!\myUla|Add0~8_combout  & (!\myUla|Add0~7 ))))
// \myUla|Add0~10  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a2  & (\myUla|Add0~8_combout  & !\myUla|Add0~7 )) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a2  & ((\myUla|Add0~8_combout ) # (!\myUla|Add0~7 ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\myUla|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~7 ),
	.combout(\myUla|Add0~9_combout ),
	.cout(\myUla|Add0~10 ));
// synopsys translate_off
defparam \myUla|Add0~9 .lut_mask = 16'h694D;
defparam \myUla|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneiii_lcell_comb \myUla|Add0~12 (
// Equation(s):
// \myUla|Add0~12_combout  = ((\pilha|ram_rtl_0|auto_generated|ram_block1a3  $ (\myUla|Add0~11_combout  $ (\myUla|Add0~10 )))) # (GND)
// \myUla|Add0~13  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a3  & ((!\myUla|Add0~10 ) # (!\myUla|Add0~11_combout ))) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a3  & (!\myUla|Add0~11_combout  & !\myUla|Add0~10 )))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\myUla|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~10 ),
	.combout(\myUla|Add0~12_combout ),
	.cout(\myUla|Add0~13 ));
// synopsys translate_off
defparam \myUla|Add0~12 .lut_mask = 16'h962B;
defparam \myUla|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneiii_lcell_comb \myUla|Add0~15 (
// Equation(s):
// \myUla|Add0~15_combout  = (\pilha|ram_rtl_0|auto_generated|ram_block1a4  & ((\myUla|Add0~14_combout  & (!\myUla|Add0~13 )) # (!\myUla|Add0~14_combout  & (\myUla|Add0~13  & VCC)))) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a4  & 
// ((\myUla|Add0~14_combout  & ((\myUla|Add0~13 ) # (GND))) # (!\myUla|Add0~14_combout  & (!\myUla|Add0~13 ))))
// \myUla|Add0~16  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a4  & (\myUla|Add0~14_combout  & !\myUla|Add0~13 )) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a4  & ((\myUla|Add0~14_combout ) # (!\myUla|Add0~13 ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\myUla|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~13 ),
	.combout(\myUla|Add0~15_combout ),
	.cout(\myUla|Add0~16 ));
// synopsys translate_off
defparam \myUla|Add0~15 .lut_mask = 16'h694D;
defparam \myUla|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneiii_lcell_comb \myUla|Add0~18 (
// Equation(s):
// \myUla|Add0~18_combout  = ((\myUla|Add0~17_combout  $ (\pilha|ram_rtl_0|auto_generated|ram_block1a5  $ (\myUla|Add0~16 )))) # (GND)
// \myUla|Add0~19  = CARRY((\myUla|Add0~17_combout  & (\pilha|ram_rtl_0|auto_generated|ram_block1a5  & !\myUla|Add0~16 )) # (!\myUla|Add0~17_combout  & ((\pilha|ram_rtl_0|auto_generated|ram_block1a5 ) # (!\myUla|Add0~16 ))))

	.dataa(\myUla|Add0~17_combout ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~16 ),
	.combout(\myUla|Add0~18_combout ),
	.cout(\myUla|Add0~19 ));
// synopsys translate_off
defparam \myUla|Add0~18 .lut_mask = 16'h964D;
defparam \myUla|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneiii_lcell_comb \myUla|Add0~21 (
// Equation(s):
// \myUla|Add0~21_combout  = (\pilha|ram_rtl_0|auto_generated|ram_block1a6  & ((\myUla|Add0~20_combout  & (!\myUla|Add0~19 )) # (!\myUla|Add0~20_combout  & (\myUla|Add0~19  & VCC)))) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a6  & 
// ((\myUla|Add0~20_combout  & ((\myUla|Add0~19 ) # (GND))) # (!\myUla|Add0~20_combout  & (!\myUla|Add0~19 ))))
// \myUla|Add0~22  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a6  & (\myUla|Add0~20_combout  & !\myUla|Add0~19 )) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a6  & ((\myUla|Add0~20_combout ) # (!\myUla|Add0~19 ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\myUla|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|Add0~19 ),
	.combout(\myUla|Add0~21_combout ),
	.cout(\myUla|Add0~22 ));
// synopsys translate_off
defparam \myUla|Add0~21 .lut_mask = 16'h694D;
defparam \myUla|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneiii_lcell_comb \myUla|Add0~24 (
// Equation(s):
// \myUla|Add0~24_combout  = \pilha|ram_rtl_0|auto_generated|ram_block1a7  $ (\myUla|Add0~22  $ (\myUla|Add0~23_combout ))

	.dataa(gnd),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(\myUla|Add0~23_combout ),
	.cin(\myUla|Add0~22 ),
	.combout(\myUla|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~24 .lut_mask = 16'hC33C;
defparam \myUla|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneiii_lcell_comb \data_stack[7]~18 (
// Equation(s):
// \data_stack[7]~18_combout  = (\control|Equal10~0_combout  & ((\control|state.escrevePilha~q  & ((\myUla|Add0~24_combout ))) # (!\control|state.escrevePilha~q  & (\data_stack[7]~17_combout )))) # (!\control|Equal10~0_combout  & (\data_stack[7]~17_combout 
// ))

	.dataa(\control|Equal10~0_combout ),
	.datab(\data_stack[7]~17_combout ),
	.datac(\control|state.escrevePilha~q ),
	.datad(\myUla|Add0~24_combout ),
	.cin(gnd),
	.combout(\data_stack[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[7]~18 .lut_mask = 16'hEC4C;
defparam \data_stack[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneiii_lcell_comb \data_stack[6]~15 (
// Equation(s):
// \data_stack[6]~15_combout  = (\mem|rom~2073_combout  & ((\data_stack[4]~10_combout ) # ((!\control|data_stack_from[1]~1_combout  & \variables|ram_rtl_0|auto_generated|ram_block1a6 )))) # (!\mem|rom~2073_combout  & (!\control|data_stack_from[1]~1_combout  
// & (\variables|ram_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\mem|rom~2073_combout ),
	.datab(\control|data_stack_from[1]~1_combout ),
	.datac(\variables|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\data_stack[4]~10_combout ),
	.cin(gnd),
	.combout(\data_stack[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[6]~15 .lut_mask = 16'hBA30;
defparam \data_stack[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneiii_lcell_comb \data_stack[6]~16 (
// Equation(s):
// \data_stack[6]~16_combout  = (\control|Equal10~0_combout  & ((\control|state.escrevePilha~q  & ((\myUla|Add0~21_combout ))) # (!\control|state.escrevePilha~q  & (\data_stack[6]~15_combout )))) # (!\control|Equal10~0_combout  & (((\data_stack[6]~15_combout 
// ))))

	.dataa(\control|Equal10~0_combout ),
	.datab(\control|state.escrevePilha~q ),
	.datac(\data_stack[6]~15_combout ),
	.datad(\myUla|Add0~21_combout ),
	.cin(gnd),
	.combout(\data_stack[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[6]~16 .lut_mask = 16'hF870;
defparam \data_stack[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneiii_lcell_comb \data_stack[5]~14 (
// Equation(s):
// \data_stack[5]~14_combout  = (\control|state.escrevePilha~q  & ((\control|Equal10~0_combout  & ((\myUla|Add0~18_combout ))) # (!\control|Equal10~0_combout  & (\data_stack[5]~13_combout )))) # (!\control|state.escrevePilha~q  & (((\data_stack[5]~13_combout 
// ))))

	.dataa(\control|state.escrevePilha~q ),
	.datab(\control|Equal10~0_combout ),
	.datac(\data_stack[5]~13_combout ),
	.datad(\myUla|Add0~18_combout ),
	.cin(gnd),
	.combout(\data_stack[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[5]~14 .lut_mask = 16'hF870;
defparam \data_stack[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneiii_lcell_comb \data_stack[4]~11 (
// Equation(s):
// \data_stack[4]~11_combout  = (\mem|rom~2071_combout  & (!\control|data_stack_from[1]~1_combout  & (\variables|ram_rtl_0|auto_generated|ram_block1a4 ))) # (!\mem|rom~2071_combout  & ((\data_stack[4]~10_combout ) # ((!\control|data_stack_from[1]~1_combout  
// & \variables|ram_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\mem|rom~2071_combout ),
	.datab(\control|data_stack_from[1]~1_combout ),
	.datac(\variables|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\data_stack[4]~10_combout ),
	.cin(gnd),
	.combout(\data_stack[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[4]~11 .lut_mask = 16'h7530;
defparam \data_stack[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneiii_lcell_comb \data_stack[4]~12 (
// Equation(s):
// \data_stack[4]~12_combout  = (\control|Equal10~0_combout  & ((\control|state.escrevePilha~q  & ((\myUla|Add0~15_combout ))) # (!\control|state.escrevePilha~q  & (\data_stack[4]~11_combout )))) # (!\control|Equal10~0_combout  & (((\data_stack[4]~11_combout 
// ))))

	.dataa(\control|Equal10~0_combout ),
	.datab(\control|state.escrevePilha~q ),
	.datac(\data_stack[4]~11_combout ),
	.datad(\myUla|Add0~15_combout ),
	.cin(gnd),
	.combout(\data_stack[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[4]~12 .lut_mask = 16'hF870;
defparam \data_stack[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneiii_lcell_comb \myUla|Add0~11 (
// Equation(s):
// \myUla|Add0~11_combout  = \pilha|ram_rtl_1|auto_generated|ram_block1a3  $ (((\mem|rom~2048_combout ) # ((\mem|addr_reg [7]) # (!\mem|rom~2049_combout ))))

	.dataa(\mem|rom~2048_combout ),
	.datab(\mem|addr_reg [7]),
	.datac(\mem|rom~2049_combout ),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\myUla|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Add0~11 .lut_mask = 16'h10EF;
defparam \myUla|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneiii_lcell_comb \data_stack[3]~8 (
// Equation(s):
// \data_stack[3]~8_combout  = (\data_stack[0]~19_combout  & ((\variables|ram_rtl_0|auto_generated|ram_block1a3 ) # ((\data_stack[0]~2_combout )))) # (!\data_stack[0]~19_combout  & (((!\data_stack[0]~2_combout  & \mem|rom~2070_combout ))))

	.dataa(\data_stack[0]~19_combout ),
	.datab(\variables|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\data_stack[0]~2_combout ),
	.datad(\mem|rom~2070_combout ),
	.cin(gnd),
	.combout(\data_stack[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[3]~8 .lut_mask = 16'hADA8;
defparam \data_stack[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneiii_lcell_comb \data_stack[3]~9 (
// Equation(s):
// \data_stack[3]~9_combout  = (\data_stack[0]~2_combout  & ((\data_stack[3]~8_combout  & ((\myUla|Add0~12_combout ))) # (!\data_stack[3]~8_combout  & (\mem|rom~2054_combout )))) # (!\data_stack[0]~2_combout  & (((\data_stack[3]~8_combout ))))

	.dataa(\data_stack[0]~2_combout ),
	.datab(\mem|rom~2054_combout ),
	.datac(\myUla|Add0~12_combout ),
	.datad(\data_stack[3]~8_combout ),
	.cin(gnd),
	.combout(\data_stack[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[3]~9 .lut_mask = 16'hF588;
defparam \data_stack[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneiii_lcell_comb \data_stack[2]~7 (
// Equation(s):
// \data_stack[2]~7_combout  = (\data_stack[0]~19_combout  & ((\data_stack[2]~6_combout  & ((\myUla|Add0~9_combout ))) # (!\data_stack[2]~6_combout  & (\variables|ram_rtl_0|auto_generated|ram_block1a2 )))) # (!\data_stack[0]~19_combout  & 
// (\data_stack[2]~6_combout ))

	.dataa(\data_stack[0]~19_combout ),
	.datab(\data_stack[2]~6_combout ),
	.datac(\variables|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\myUla|Add0~9_combout ),
	.cin(gnd),
	.combout(\data_stack[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[2]~7 .lut_mask = 16'hEC64;
defparam \data_stack[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneiii_lcell_comb \data_stack[1]~5 (
// Equation(s):
// \data_stack[1]~5_combout  = (\data_stack[0]~19_combout  & ((\data_stack[0]~2_combout  & ((\myUla|Add0~6_combout ))) # (!\data_stack[0]~2_combout  & (\variables|ram_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\variables|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\data_stack[0]~19_combout ),
	.datac(\data_stack[0]~2_combout ),
	.datad(\myUla|Add0~6_combout ),
	.cin(gnd),
	.combout(\data_stack[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[1]~5 .lut_mask = 16'hC808;
defparam \data_stack[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneiii_lcell_comb \data_stack[0]~3 (
// Equation(s):
// \data_stack[0]~3_combout  = (\data_stack[0]~2_combout  & (\data_stack[0]~19_combout )) # (!\data_stack[0]~2_combout  & ((\data_stack[0]~19_combout  & ((\variables|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\data_stack[0]~19_combout  & 
// (\mem|rom~2065_combout ))))

	.dataa(\data_stack[0]~2_combout ),
	.datab(\data_stack[0]~19_combout ),
	.datac(\mem|rom~2065_combout ),
	.datad(\variables|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\data_stack[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[0]~3 .lut_mask = 16'hDC98;
defparam \data_stack[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneiii_lcell_comb \data_stack[0]~4 (
// Equation(s):
// \data_stack[0]~4_combout  = (\data_stack[0]~3_combout  & (((\myUla|Add0~3_combout ) # (!\data_stack[0]~2_combout )))) # (!\data_stack[0]~3_combout  & (!\mem|rom~2050_combout  & (\data_stack[0]~2_combout )))

	.dataa(\mem|rom~2050_combout ),
	.datab(\data_stack[0]~3_combout ),
	.datac(\data_stack[0]~2_combout ),
	.datad(\myUla|Add0~3_combout ),
	.cin(gnd),
	.combout(\data_stack[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_stack[0]~4 .lut_mask = 16'hDC1C;
defparam \data_stack[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneiii_lcell_comb \myUla|Equal0~3 (
// Equation(s):
// \myUla|Equal0~3_combout  = (\pilha|ram_rtl_0|auto_generated|ram_block1a6  & (\pilha|ram_rtl_1|auto_generated|ram_block1a6  & (\pilha|ram_rtl_1|auto_generated|ram_block1a7  $ (!\pilha|ram_rtl_0|auto_generated|ram_block1a7 )))) # 
// (!\pilha|ram_rtl_0|auto_generated|ram_block1a6  & (!\pilha|ram_rtl_1|auto_generated|ram_block1a6  & (\pilha|ram_rtl_1|auto_generated|ram_block1a7  $ (!\pilha|ram_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a7 ),
	.datac(\pilha|ram_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\myUla|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal0~3 .lut_mask = 16'h8421;
defparam \myUla|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneiii_lcell_comb \myUla|Equal0~0 (
// Equation(s):
// \myUla|Equal0~0_combout  = (\pilha|ram_rtl_1|auto_generated|ram_block1a1  & (\pilha|ram_rtl_0|auto_generated|ram_block1a1  & (\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout  $ (!\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # 
// (!\pilha|ram_rtl_1|auto_generated|ram_block1a1  & (!\pilha|ram_rtl_0|auto_generated|ram_block1a1  & (\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout  $ (!\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\pilha|ram_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\myUla|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal0~0 .lut_mask = 16'h9009;
defparam \myUla|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneiii_lcell_comb \myUla|Equal0~1 (
// Equation(s):
// \myUla|Equal0~1_combout  = (\pilha|ram_rtl_0|auto_generated|ram_block1a3  & (\pilha|ram_rtl_1|auto_generated|ram_block1a3  & (\pilha|ram_rtl_0|auto_generated|ram_block1a2  $ (!\pilha|ram_rtl_1|auto_generated|ram_block1a2 )))) # 
// (!\pilha|ram_rtl_0|auto_generated|ram_block1a3  & (!\pilha|ram_rtl_1|auto_generated|ram_block1a3  & (\pilha|ram_rtl_0|auto_generated|ram_block1a2  $ (!\pilha|ram_rtl_1|auto_generated|ram_block1a2 ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a3 ),
	.datac(\pilha|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\myUla|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal0~1 .lut_mask = 16'h9009;
defparam \myUla|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneiii_lcell_comb \myUla|Equal0~2 (
// Equation(s):
// \myUla|Equal0~2_combout  = (\pilha|ram_rtl_0|auto_generated|ram_block1a5  & (\pilha|ram_rtl_1|auto_generated|ram_block1a5  & (\pilha|ram_rtl_0|auto_generated|ram_block1a4  $ (!\pilha|ram_rtl_1|auto_generated|ram_block1a4 )))) # 
// (!\pilha|ram_rtl_0|auto_generated|ram_block1a5  & (!\pilha|ram_rtl_1|auto_generated|ram_block1a5  & (\pilha|ram_rtl_0|auto_generated|ram_block1a4  $ (!\pilha|ram_rtl_1|auto_generated|ram_block1a4 ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\pilha|ram_rtl_1|auto_generated|ram_block1a4 ),
	.datad(\pilha|ram_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\myUla|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal0~2 .lut_mask = 16'h8241;
defparam \myUla|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneiii_lcell_comb \myUla|Equal0~4 (
// Equation(s):
// \myUla|Equal0~4_combout  = (\myUla|Equal0~3_combout  & (\myUla|Equal0~0_combout  & (\myUla|Equal0~1_combout  & \myUla|Equal0~2_combout )))

	.dataa(\myUla|Equal0~3_combout ),
	.datab(\myUla|Equal0~0_combout ),
	.datac(\myUla|Equal0~1_combout ),
	.datad(\myUla|Equal0~2_combout ),
	.cin(gnd),
	.combout(\myUla|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|Equal0~4 .lut_mask = 16'h8000;
defparam \myUla|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneiii_lcell_comb \myUla|LessThan0~1 (
// Equation(s):
// \myUla|LessThan0~1_cout  = CARRY((!\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout  & \pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myUla|LessThan0~1_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~1 .lut_mask = 16'h0044;
defparam \myUla|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneiii_lcell_comb \myUla|LessThan0~3 (
// Equation(s):
// \myUla|LessThan0~3_cout  = CARRY((\pilha|ram_rtl_1|auto_generated|ram_block1a1  & ((!\myUla|LessThan0~1_cout ) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a1 ))) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a1  & 
// (!\pilha|ram_rtl_0|auto_generated|ram_block1a1  & !\myUla|LessThan0~1_cout )))

	.dataa(\pilha|ram_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~1_cout ),
	.combout(),
	.cout(\myUla|LessThan0~3_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~3 .lut_mask = 16'h002B;
defparam \myUla|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneiii_lcell_comb \myUla|LessThan0~5 (
// Equation(s):
// \myUla|LessThan0~5_cout  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a2  & ((!\myUla|LessThan0~3_cout ) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a2 ))) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a2  & 
// (!\pilha|ram_rtl_1|auto_generated|ram_block1a2  & !\myUla|LessThan0~3_cout )))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~3_cout ),
	.combout(),
	.cout(\myUla|LessThan0~5_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~5 .lut_mask = 16'h002B;
defparam \myUla|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneiii_lcell_comb \myUla|LessThan0~7 (
// Equation(s):
// \myUla|LessThan0~7_cout  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a3  & (\pilha|ram_rtl_1|auto_generated|ram_block1a3  & !\myUla|LessThan0~5_cout )) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a3  & 
// ((\pilha|ram_rtl_1|auto_generated|ram_block1a3 ) # (!\myUla|LessThan0~5_cout ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~5_cout ),
	.combout(),
	.cout(\myUla|LessThan0~7_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~7 .lut_mask = 16'h004D;
defparam \myUla|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneiii_lcell_comb \myUla|LessThan0~9 (
// Equation(s):
// \myUla|LessThan0~9_cout  = CARRY((\pilha|ram_rtl_1|auto_generated|ram_block1a4  & (\pilha|ram_rtl_0|auto_generated|ram_block1a4  & !\myUla|LessThan0~7_cout )) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a4  & 
// ((\pilha|ram_rtl_0|auto_generated|ram_block1a4 ) # (!\myUla|LessThan0~7_cout ))))

	.dataa(\pilha|ram_rtl_1|auto_generated|ram_block1a4 ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~7_cout ),
	.combout(),
	.cout(\myUla|LessThan0~9_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~9 .lut_mask = 16'h004D;
defparam \myUla|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneiii_lcell_comb \myUla|LessThan0~11 (
// Equation(s):
// \myUla|LessThan0~11_cout  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a5  & (\pilha|ram_rtl_1|auto_generated|ram_block1a5  & !\myUla|LessThan0~9_cout )) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a5  & 
// ((\pilha|ram_rtl_1|auto_generated|ram_block1a5 ) # (!\myUla|LessThan0~9_cout ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~9_cout ),
	.combout(),
	.cout(\myUla|LessThan0~11_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~11 .lut_mask = 16'h004D;
defparam \myUla|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneiii_lcell_comb \myUla|LessThan0~13 (
// Equation(s):
// \myUla|LessThan0~13_cout  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a6  & ((!\myUla|LessThan0~11_cout ) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a6 ))) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a6  & 
// (!\pilha|ram_rtl_1|auto_generated|ram_block1a6  & !\myUla|LessThan0~11_cout )))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan0~11_cout ),
	.combout(),
	.cout(\myUla|LessThan0~13_cout ));
// synopsys translate_off
defparam \myUla|LessThan0~13 .lut_mask = 16'h002B;
defparam \myUla|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneiii_lcell_comb \myUla|LessThan0~14 (
// Equation(s):
// \myUla|LessThan0~14_combout  = (\pilha|ram_rtl_1|auto_generated|ram_block1a7  & (\myUla|LessThan0~13_cout  & \pilha|ram_rtl_0|auto_generated|ram_block1a7 )) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a7  & ((\myUla|LessThan0~13_cout ) # 
// (\pilha|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(\myUla|LessThan0~13_cout ),
	.combout(\myUla|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|LessThan0~14 .lut_mask = 16'hF330;
defparam \myUla|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneiii_lcell_comb \myUla|LessThan1~1 (
// Equation(s):
// \myUla|LessThan1~1_cout  = CARRY((\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout  & !\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\pilha|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myUla|LessThan1~1_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~1 .lut_mask = 16'h0022;
defparam \myUla|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneiii_lcell_comb \myUla|LessThan1~3 (
// Equation(s):
// \myUla|LessThan1~3_cout  = CARRY((\pilha|ram_rtl_1|auto_generated|ram_block1a1  & (\pilha|ram_rtl_0|auto_generated|ram_block1a1  & !\myUla|LessThan1~1_cout )) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a1  & 
// ((\pilha|ram_rtl_0|auto_generated|ram_block1a1 ) # (!\myUla|LessThan1~1_cout ))))

	.dataa(\pilha|ram_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~1_cout ),
	.combout(),
	.cout(\myUla|LessThan1~3_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~3 .lut_mask = 16'h004D;
defparam \myUla|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneiii_lcell_comb \myUla|LessThan1~5 (
// Equation(s):
// \myUla|LessThan1~5_cout  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a2  & (\pilha|ram_rtl_1|auto_generated|ram_block1a2  & !\myUla|LessThan1~3_cout )) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a2  & 
// ((\pilha|ram_rtl_1|auto_generated|ram_block1a2 ) # (!\myUla|LessThan1~3_cout ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~3_cout ),
	.combout(),
	.cout(\myUla|LessThan1~5_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~5 .lut_mask = 16'h004D;
defparam \myUla|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneiii_lcell_comb \myUla|LessThan1~7 (
// Equation(s):
// \myUla|LessThan1~7_cout  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a3  & ((!\myUla|LessThan1~5_cout ) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a3 ))) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a3  & 
// (!\pilha|ram_rtl_1|auto_generated|ram_block1a3  & !\myUla|LessThan1~5_cout )))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~5_cout ),
	.combout(),
	.cout(\myUla|LessThan1~7_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~7 .lut_mask = 16'h002B;
defparam \myUla|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneiii_lcell_comb \myUla|LessThan1~9 (
// Equation(s):
// \myUla|LessThan1~9_cout  = CARRY((\pilha|ram_rtl_1|auto_generated|ram_block1a4  & ((!\myUla|LessThan1~7_cout ) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a4 ))) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a4  & 
// (!\pilha|ram_rtl_0|auto_generated|ram_block1a4  & !\myUla|LessThan1~7_cout )))

	.dataa(\pilha|ram_rtl_1|auto_generated|ram_block1a4 ),
	.datab(\pilha|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~7_cout ),
	.combout(),
	.cout(\myUla|LessThan1~9_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~9 .lut_mask = 16'h002B;
defparam \myUla|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneiii_lcell_comb \myUla|LessThan1~11 (
// Equation(s):
// \myUla|LessThan1~11_cout  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a5  & ((!\myUla|LessThan1~9_cout ) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a5 ))) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a5  & 
// (!\pilha|ram_rtl_1|auto_generated|ram_block1a5  & !\myUla|LessThan1~9_cout )))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~9_cout ),
	.combout(),
	.cout(\myUla|LessThan1~11_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~11 .lut_mask = 16'h002B;
defparam \myUla|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneiii_lcell_comb \myUla|LessThan1~13 (
// Equation(s):
// \myUla|LessThan1~13_cout  = CARRY((\pilha|ram_rtl_0|auto_generated|ram_block1a6  & (\pilha|ram_rtl_1|auto_generated|ram_block1a6  & !\myUla|LessThan1~11_cout )) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a6  & 
// ((\pilha|ram_rtl_1|auto_generated|ram_block1a6 ) # (!\myUla|LessThan1~11_cout ))))

	.dataa(\pilha|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myUla|LessThan1~11_cout ),
	.combout(),
	.cout(\myUla|LessThan1~13_cout ));
// synopsys translate_off
defparam \myUla|LessThan1~13 .lut_mask = 16'h004D;
defparam \myUla|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneiii_lcell_comb \myUla|LessThan1~14 (
// Equation(s):
// \myUla|LessThan1~14_combout  = (\pilha|ram_rtl_1|auto_generated|ram_block1a7  & ((\myUla|LessThan1~13_cout ) # (!\pilha|ram_rtl_0|auto_generated|ram_block1a7 ))) # (!\pilha|ram_rtl_1|auto_generated|ram_block1a7  & (\myUla|LessThan1~13_cout  & 
// !\pilha|ram_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(gnd),
	.datab(\pilha|ram_rtl_1|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(\pilha|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(\myUla|LessThan1~13_cout ),
	.combout(\myUla|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \myUla|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \myUla|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \control|opcode[2] (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|rom~2053_combout ),
	.clrn(!\rst_externo~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|state.leInstrucao~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|opcode[2] .is_wysiwyg = "true";
defparam \control|opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneiii_lcell_comb \control|Selector5~1 (
// Equation(s):
// \control|Selector5~1_combout  = (\control|state.lePilha~q  & (((\control|opcode [2]) # (\control|opcode [3])))) # (!\control|state.lePilha~q  & (\control|state.decodifica~q ))

	.dataa(\control|state.decodifica~q ),
	.datab(\control|state.lePilha~q ),
	.datac(\control|opcode [2]),
	.datad(\control|opcode [3]),
	.cin(gnd),
	.combout(\control|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~1 .lut_mask = 16'hEEE2;
defparam \control|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneiii_lcell_comb \control|Selector5~2 (
// Equation(s):
// \control|Selector5~2_combout  = (\control|Selector5~1_combout  & (((\myUla|Equal0~4_combout ) # (\myUla|LessThan1~14_combout )))) # (!\control|Selector5~1_combout  & ((\control|opcode [0] & ((!\myUla|LessThan1~14_combout ))) # (!\control|opcode [0] & 
// (\myUla|Equal0~4_combout ))))

	.dataa(\control|opcode [0]),
	.datab(\control|Selector5~1_combout ),
	.datac(\myUla|Equal0~4_combout ),
	.datad(\myUla|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\control|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~2 .lut_mask = 16'hDCF2;
defparam \control|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneiii_lcell_comb \control|Selector5~3 (
// Equation(s):
// \control|Selector5~3_combout  = \control|Selector5~1_combout  $ (((\control|state.lePilha~q  & \control|Selector5~2_combout )))

	.dataa(gnd),
	.datab(\control|Selector5~1_combout ),
	.datac(\control|state.lePilha~q ),
	.datad(\control|Selector5~2_combout ),
	.cin(gnd),
	.combout(\control|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~3 .lut_mask = 16'h3CCC;
defparam \control|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneiii_lcell_comb \control|Selector5~4 (
// Equation(s):
// \control|Selector5~4_combout  = (\control|state.lePilha~q  & ((\control|Selector5~0_combout  & ((!\control|Selector5~3_combout ))) # (!\control|Selector5~0_combout  & (\control|res_salto~q )))) # (!\control|state.lePilha~q  & (((\control|res_salto~q  & 
// !\control|Selector5~3_combout ))))

	.dataa(\control|Selector5~0_combout ),
	.datab(\control|state.lePilha~q ),
	.datac(\control|res_salto~q ),
	.datad(\control|Selector5~3_combout ),
	.cin(gnd),
	.combout(\control|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~4 .lut_mask = 16'h40F8;
defparam \control|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \control|res_salto (
	.clk(\clk_externo~inputclkctrl_outclk ),
	.d(\control|Selector5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_externo~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|res_salto~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|res_salto .is_wysiwyg = "true";
defparam \control|res_salto .power_up = "low";
// synopsys translate_on

assign pc_counter[0] = \pc_counter[0]~output_o ;

assign pc_counter[1] = \pc_counter[1]~output_o ;

assign pc_counter[2] = \pc_counter[2]~output_o ;

assign pc_counter[3] = \pc_counter[3]~output_o ;

assign pc_counter[4] = \pc_counter[4]~output_o ;

assign pc_counter[5] = \pc_counter[5]~output_o ;

assign pc_counter[6] = \pc_counter[6]~output_o ;

assign pc_counter[7] = \pc_counter[7]~output_o ;

assign data_out[0] = \data_out[0]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[7] = \data_out[7]~output_o ;

assign stack_in[0] = \stack_in[0]~output_o ;

assign stack_in[1] = \stack_in[1]~output_o ;

assign stack_in[2] = \stack_in[2]~output_o ;

assign stack_in[3] = \stack_in[3]~output_o ;

assign stack_in[4] = \stack_in[4]~output_o ;

assign stack_in[5] = \stack_in[5]~output_o ;

assign stack_in[6] = \stack_in[6]~output_o ;

assign stack_in[7] = \stack_in[7]~output_o ;

assign stack_out[0] = \stack_out[0]~output_o ;

assign stack_out[1] = \stack_out[1]~output_o ;

assign stack_out[2] = \stack_out[2]~output_o ;

assign stack_out[3] = \stack_out[3]~output_o ;

assign stack_out[4] = \stack_out[4]~output_o ;

assign stack_out[5] = \stack_out[5]~output_o ;

assign stack_out[6] = \stack_out[6]~output_o ;

assign stack_out[7] = \stack_out[7]~output_o ;

assign ula_out[0] = \ula_out[0]~output_o ;

assign ula_out[1] = \ula_out[1]~output_o ;

assign ula_out[2] = \ula_out[2]~output_o ;

assign ula_out[3] = \ula_out[3]~output_o ;

assign ula_out[4] = \ula_out[4]~output_o ;

assign ula_out[5] = \ula_out[5]~output_o ;

assign ula_out[6] = \ula_out[6]~output_o ;

assign ula_out[7] = \ula_out[7]~output_o ;

assign a[0] = \a[0]~output_o ;

assign a[1] = \a[1]~output_o ;

assign a[2] = \a[2]~output_o ;

assign a[3] = \a[3]~output_o ;

assign a[4] = \a[4]~output_o ;

assign a[5] = \a[5]~output_o ;

assign a[6] = \a[6]~output_o ;

assign a[7] = \a[7]~output_o ;

assign b[0] = \b[0]~output_o ;

assign b[1] = \b[1]~output_o ;

assign b[2] = \b[2]~output_o ;

assign b[3] = \b[3]~output_o ;

assign b[4] = \b[4]~output_o ;

assign b[5] = \b[5]~output_o ;

assign b[6] = \b[6]~output_o ;

assign b[7] = \b[7]~output_o ;

assign out_addr[0] = \out_addr[0]~output_o ;

assign out_addr[1] = \out_addr[1]~output_o ;

assign out_addr[2] = \out_addr[2]~output_o ;

assign out_addr[3] = \out_addr[3]~output_o ;

assign out_addr[4] = \out_addr[4]~output_o ;

assign out_addr[5] = \out_addr[5]~output_o ;

assign out_addr[6] = \out_addr[6]~output_o ;

assign out_addr[7] = \out_addr[7]~output_o ;

assign igual = \igual~output_o ;

assign maior = \maior~output_o ;

assign menor = \menor~output_o ;

assign jump_out = \jump_out~output_o ;

endmodule
