// Seed: 3505678701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wor id_1;
  wire id_7;
  wire id_8;
  assign id_1 = id_3 == 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_2 = 32'd4
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  tri id_3 = id_1 + -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire [id_1 : id_2] id_4;
endmodule
