{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1563368149842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563368149843 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Demo 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGA_Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563368150071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563368150125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563368150125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563368151180 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1563368151217 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563368152571 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1563368153315 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "266 266 " "No exact pin location assignment(s) for 266 pins of 266 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1563368153964 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1563368168979 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "io_axiClk~inputCLKENA0 40658 global CLKCTRL_G10 " "io_axiClk~inputCLKENA0 with 40658 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1563368171759 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "io_jtag_tck~inputCLKENA0 95 global CLKCTRL_G8 " "io_jtag_tck~inputCLKENA0 with 95 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1563368171759 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1563368171759 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563368171762 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563368172160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563368172261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563368172524 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563368172731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563368172732 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563368172834 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC_golden_top.sdc " "Synopsys Design Constraints File file not found: 'DE1_SOC_golden_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563368175670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563368175670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563368176843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563368176844 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563368176863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563368181912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "130 DSP block " "Packed 130 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1563368182015 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563368182015 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563368184367 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563368184367 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563368184372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563368193093 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "397 M10K block " "Selected device has 397 RAM location(s) of type M10K block.  However, the current design needs more than 397 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a0 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 45 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a1 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 73 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a2 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 101 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a3 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 129 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a4 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 157 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a5 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 185 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a6 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 213 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a7 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 241 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a8 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 269 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a9 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 297 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a10 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 325 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a11 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 353 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a12 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 381 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a13 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 409 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a14 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 437 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a15 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 465 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a16 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 493 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a17 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 521 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a18 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 549 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a19 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 577 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a20 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 605 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a21 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 633 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a22 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 661 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a23 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 689 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a24 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 717 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a25 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 745 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a26 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 773 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a27 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 801 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a28 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 829 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a29 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 857 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a30 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 885 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a31 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 913 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a32 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 941 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a33 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 969 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a34 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 997 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a35 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1025 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a36 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1053 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a37 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1081 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a38 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1109 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a39 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1137 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a40 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1165 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a41 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1193 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a42 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1221 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a43 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1249 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a44 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1277 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a45 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1305 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a46 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1333 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a47 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1361 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a48 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1389 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a49 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1417 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a50 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1445 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a60 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1725 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a61 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1753 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a62 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1781 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a72 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2061 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a73 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2089 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a74 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2117 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a84 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2397 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a85 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2425 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a86 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2453 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a51 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1473 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a52 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1501 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a53 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1529 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a63 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1809 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a64 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1837 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a65 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1865 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a75 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2145 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a76 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2173 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a77 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2201 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a87 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2481 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a88 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2509 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a89 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2537 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a54 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1557 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a55 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1585 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a56 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1613 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a66 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1893 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a67 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1921 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a68 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1949 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a78 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2229 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a79 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2257 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a80 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2285 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a90 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2565 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a91 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2593 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a92 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2621 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a57 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1641 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a58 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1669 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a59 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1697 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a69 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 1977 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a70 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2005 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a71 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2033 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a81 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2313 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a82 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2341 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a83 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2369 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a93 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2649 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a94 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2677 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a95 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2705 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a96 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2733 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a97 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2761 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a98 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2789 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a99 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2817 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a100 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2845 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a101 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2873 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a102 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2901 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a103 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2929 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a104 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2957 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a105 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 2985 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a106 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3013 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a107 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3041 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a108 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3069 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a109 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3097 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a110 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3125 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a111 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3153 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a112 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3181 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a113 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3209 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a114 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3237 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a115 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3265 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a116 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3293 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a117 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3321 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a118 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3349 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a119 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3377 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a120 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3405 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a121 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3433 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a122 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3461 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a123 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3489 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a124 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3517 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a125 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3545 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a126 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3573 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a127 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3601 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a128 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3629 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a129 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3657 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a130 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3685 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a131 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3713 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a132 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3741 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a133 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3769 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a134 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3797 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a135 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3825 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a136 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3853 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a137 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3881 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a138 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3909 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a139 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3937 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a140 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3965 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a141 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 3993 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a142 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4021 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a143 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4049 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a144 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4077 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a145 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4105 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a146 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4133 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a156 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4413 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a157 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4441 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a158 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4469 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a168 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4749 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a169 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4777 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a170 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4805 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a180 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5085 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a181 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5113 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a182 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5141 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a147 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4161 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a148 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4189 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a149 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4217 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a159 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4497 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a160 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4525 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a161 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4553 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a171 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4833 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a172 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4861 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a173 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4889 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a183 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5169 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a184 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5197 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a185 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5225 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a150 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4245 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a151 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4273 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a152 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4301 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a162 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4581 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a163 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4609 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a164 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4637 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a174 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4917 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a175 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4945 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a176 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4973 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a186 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5253 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a187 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5281 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a188 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5309 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a153 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4329 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a154 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4357 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a155 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4385 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a165 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4665 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a166 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4693 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a167 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 4721 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a177 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5001 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a178 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5029 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a179 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5057 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a189 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5337 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a190 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5365 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a191 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_4gq1.tdf" 5393 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_1\|altsyncram_4gq1:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a5 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 177 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a7 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 233 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a4 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 149 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a6 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 205 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a1 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 65 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a3 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 121 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a0 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 37 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a2 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 93 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a25 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 738 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a18 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 542 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a16 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 486 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a17 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 514 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a15 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 458 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a13 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 402 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a14 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 430 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a12 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 374 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a10 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 318 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a11 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 346 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a9 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 290 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a7 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 234 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a8 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 262 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a6 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 206 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a2 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 94 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a3 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 122 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a0 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 38 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a4 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 150 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a5 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 178 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a21 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 626 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a24 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 710 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a19 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 570 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a20 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 598 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a22 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 654 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a23 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 682 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a1 " "Node \"VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 66 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a16 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 486 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a17 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 514 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a18 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 542 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a13 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 402 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a14 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 430 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a15 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 458 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a10 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 318 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a11 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 346 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a12 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 374 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a7 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 234 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a8 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 262 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a9 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 290 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a0 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 38 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a2 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 94 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a3 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 122 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a4 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 150 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a5 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 178 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a6 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 206 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a24 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 710 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a25 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 738 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a19 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 570 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a20 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 598 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a21 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 626 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a22 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 654 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a23 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 682 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a1 " "Node \"VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_2tp1.tdf" 66 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a13 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 401 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a18 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 541 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a17 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 513 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a16 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 485 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a19 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 569 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a15 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 457 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a14 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 429 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a2 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 93 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a31 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 905 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a5 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 177 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a6 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 205 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a7 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 233 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a24 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 709 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a22 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 653 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a23 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 681 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a21 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 625 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a20 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 597 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a12 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 373 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a8 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 261 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a9 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 289 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a10 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 317 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a11 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 345 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a27 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 793 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a30 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 877 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a25 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 737 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a26 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 765 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a28 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 821 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a29 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 849 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a3 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 121 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a4 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 149 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a0 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 37 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a1 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 65 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\|altsyncram_u2n1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a13 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 401 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a18 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 541 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a17 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 513 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a16 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 485 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a19 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 569 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a15 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 457 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a14 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 429 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a0 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 37 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a2 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 93 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a31 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 905 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a24 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 709 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a22 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 653 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a23 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 681 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a21 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 625 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a20 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 597 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a12 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 373 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a8 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 261 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a9 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 289 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a10 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 317 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a11 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 345 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a27 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 793 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a30 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 877 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a25 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 737 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a26 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 765 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a28 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 821 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a29 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 849 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a3 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 121 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a4 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 149 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a5 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 177 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a6 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 205 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a7 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 233 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a1 " "Node \"VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_u2n1.tdf" 65 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_1\|altsyncram_u2n1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a192 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5420 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a194 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5476 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a193 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5448 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a240 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6764 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a242 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6820 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a241 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6792 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a288 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8108 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a290 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8164 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a289 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8136 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a336 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9452 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a338 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9508 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a337 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9480 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a204 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5756 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a206 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5812 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a205 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5784 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a252 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7100 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a254 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7156 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a253 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7128 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a300 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8444 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a302 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8500 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a301 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8472 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a348 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9788 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a350 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9844 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a349 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9816 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a216 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6092 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a218 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6148 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a217 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6120 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a264 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7436 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a266 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7492 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a265 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7464 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a312 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8780 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a314 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8836 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a313 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8808 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a360 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10124 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a362 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10180 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a361 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10152 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a228 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6428 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a230 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6484 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a229 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6456 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a276 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7772 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a278 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7828 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a277 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7800 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a324 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9116 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a326 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9172 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a325 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9144 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a372 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10460 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a374 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10516 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a373 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10488 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a195 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5504 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a197 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5560 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a196 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5532 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a243 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6848 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a245 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6904 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a244 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6876 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a291 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8192 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a293 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8248 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a292 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8220 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a339 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9536 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a341 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9592 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a340 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9564 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a207 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5840 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a209 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5896 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a208 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5868 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a255 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7184 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a257 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7240 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a256 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7212 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a303 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8528 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a305 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8584 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a304 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8556 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a351 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9872 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a353 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9928 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a352 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9900 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a219 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6176 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a221 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6232 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a220 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6204 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a267 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7520 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a269 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7576 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a268 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7548 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a315 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8864 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a317 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8920 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a316 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8892 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a363 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10208 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a365 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10264 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a364 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10236 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a231 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6512 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a233 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6568 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a232 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6540 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a279 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7856 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a281 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7912 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a280 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7884 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a327 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9200 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a329 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9256 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a328 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9228 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a375 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10544 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a377 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10600 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a376 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10572 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a198 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5588 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a200 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5644 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a199 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5616 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a246 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6932 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a248 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6988 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a247 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6960 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a294 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8276 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a296 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8332 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a295 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8304 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a342 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9620 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a344 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9676 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a343 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9648 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a210 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5924 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a212 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5980 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a211 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5952 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a258 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7268 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a260 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7324 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a259 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7296 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a306 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8612 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a308 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8668 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a307 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8640 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a354 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9956 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a356 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10012 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a355 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9984 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a222 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6260 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a224 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6316 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a223 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6288 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a270 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7604 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a272 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7660 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a271 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7632 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a318 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8948 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a320 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9004 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a319 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8976 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a366 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10292 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a368 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10348 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a367 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10320 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a234 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6596 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a236 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6652 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a235 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6624 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a282 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7940 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a284 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7996 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a283 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7968 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a330 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9284 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a332 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9340 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a331 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9312 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a378 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10628 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a380 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10684 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a379 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10656 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a201 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5672 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a203 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5728 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a202 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5700 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a249 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7016 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a251 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7072 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a250 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7044 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a297 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8360 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a299 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8416 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a298 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8388 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a345 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9704 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a347 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9760 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a346 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9732 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a213 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6008 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a215 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6064 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a214 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6036 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a261 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7352 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a263 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7408 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a262 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7380 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a309 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8696 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a311 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8752 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a310 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8724 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a357 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10040 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a359 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10096 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a358 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10068 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a225 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6344 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a227 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6400 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a226 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6372 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a273 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7688 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a275 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7744 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a274 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 7716 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a321 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9032 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a323 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9088 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a322 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9060 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a369 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10376 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a371 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10432 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a370 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10404 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a237 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6680 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a239 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6736 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a238 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 6708 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a285 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8024 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a287 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8080 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a286 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 8052 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a333 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9368 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a335 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9424 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a334 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 9396 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a381 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10712 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a383 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10768 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a382 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 10740 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a0 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 44 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a2 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 100 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a1 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 72 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a3 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 128 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a5 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 184 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a4 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 156 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a6 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 212 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a8 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 268 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a7 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 240 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a9 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 296 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a11 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 352 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a10 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 324 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a12 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 380 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a14 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 436 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a13 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 408 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a15 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 464 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a17 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 520 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a16 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 492 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a18 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 548 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a20 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 604 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a19 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 576 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a21 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 632 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a23 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 688 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a22 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 660 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a24 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 716 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a26 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 772 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a25 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 744 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a27 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 800 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a29 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 856 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a28 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 828 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a30 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 884 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a32 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 940 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a31 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 912 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a33 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 968 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a35 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1024 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a34 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 996 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a36 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1052 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a38 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1108 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a37 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1080 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a39 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1136 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a41 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1192 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a40 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1164 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a42 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1220 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a44 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1276 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a43 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1248 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a45 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1304 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a47 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1360 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a46 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1332 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a48 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1388 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a50 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1444 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a49 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1416 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a60 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1724 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a62 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1780 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a61 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1752 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a72 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2060 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a74 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2116 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a73 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2088 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a84 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2396 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a86 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2452 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a85 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2424 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a51 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1472 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a53 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1528 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a52 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1500 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a63 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1808 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a65 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1864 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a64 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1836 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a75 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2144 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a77 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2200 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a76 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2172 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a87 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2480 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a89 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2536 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a88 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2508 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a54 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1556 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a56 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1612 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a55 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1584 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a66 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1892 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a68 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1948 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a67 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1920 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a78 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2228 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a80 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2284 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a79 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2256 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a90 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2564 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a92 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2620 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a91 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2592 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a57 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1640 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a59 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1696 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a58 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1668 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a69 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 1976 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a71 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2032 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a70 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2004 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a81 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2312 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a83 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2368 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a82 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2340 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a93 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2648 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a95 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2704 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a94 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2676 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a96 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2732 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a98 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2788 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a97 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2760 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a99 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2816 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a101 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2872 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a100 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2844 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a102 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2900 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a104 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2956 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a103 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2928 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a105 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 2984 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a107 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3040 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a106 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3012 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a108 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3068 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a110 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3124 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a109 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3096 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a111 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3152 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a113 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3208 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a112 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3180 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a114 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3236 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a116 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3292 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a115 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3264 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a117 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3320 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a119 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3376 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a118 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3348 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a120 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3404 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a122 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3460 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a121 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3432 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a123 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3488 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a125 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3544 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a124 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3516 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a126 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3572 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a128 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3628 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a127 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3600 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a129 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3656 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a131 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3712 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a130 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3684 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a132 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3740 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a134 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3796 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a133 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3768 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a135 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3824 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a137 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3880 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a136 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3852 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a138 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3908 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a140 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3964 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a139 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3936 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a141 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 3992 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a143 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4048 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a142 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4020 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a144 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4076 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a146 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4132 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a145 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4104 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a156 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4412 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a158 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4468 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a157 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4440 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a168 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4748 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a170 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4804 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a169 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4776 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a180 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5084 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a182 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5140 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a181 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5112 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a147 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4160 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a149 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4216 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a148 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4188 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a159 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4496 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a161 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4552 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a160 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4524 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a171 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4832 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a173 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4888 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a172 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4860 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a183 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5168 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a185 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5224 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a184 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5196 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a150 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4244 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a152 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4300 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a151 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4272 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a162 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4580 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a164 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4636 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a163 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4608 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a174 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4916 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a176 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4972 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a175 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4944 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a186 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5252 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a188 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5308 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a187 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5280 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a153 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4328 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a155 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4384 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a154 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4356 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a165 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4664 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a167 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4720 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a166 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 4692 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a177 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5000 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a179 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5056 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a178 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5028 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a189 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5336 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a191 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5392 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a190 " "Node \"MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_8jn1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_8jn1.tdf" 5364 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCP:axi_gpu\|BufferControl:vga\|Buffer_1:buffer_2\|altsyncram:buffer_2_rtl_0\|altsyncram_8jn1:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a0 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 37 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a7 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 233 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a2 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 93 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a5 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 177 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a6 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 205 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a3 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 121 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a4 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 149 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a1 " "Node \"Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_60n1.tdf" "" { Text "/home/ingo/FPGA/AEGIS/Quartus/db/altsyncram_60n1.tdf" 65 2 0 } } { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1_io_read_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\|altsyncram_60n1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563368199376 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1563368199376 ""}  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/ingo/FPGA/AEGIS/Quartus/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1563368199376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563368199409 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.88 " "Total time spent on timing analysis during the Fitter is 3.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563368199409 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563368227695 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "io_sdram_CKE VCC " "Pin io_sdram_CKE has VCC driving its datain port" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { io_sdram_CKE } } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17291 0 0 } } { "temporary_test_loc" "" { Generic "/home/ingo/FPGA/AEGIS/Quartus/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1563368227719 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "io_sdram_CSn GND " "Pin io_sdram_CSn has GND driving its datain port" {  } { { "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ingo/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { io_sdram_CSn } } } { "../SpinalHDL/Briey.vhd" "" { Text "/home/ingo/FPGA/AEGIS/SpinalHDL/Briey.vhd" 17292 0 0 } } { "temporary_test_loc" "" { Generic "/home/ingo/FPGA/AEGIS/Quartus/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1563368227719 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1563368227719 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1563368227720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ingo/FPGA/AEGIS/Quartus/VGA_Demo.fit.smsg " "Generated suppressed messages file /home/ingo/FPGA/AEGIS/Quartus/VGA_Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563368230389 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 249 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 249 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2165 " "Peak virtual memory: 2165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563368231103 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 17 14:57:11 2019 " "Processing ended: Wed Jul 17 14:57:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563368231103 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563368231103 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563368231103 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563368231103 ""}
