# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:20:51 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:20:52 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:20:52 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: test_bench/pack1.sv(249): (vlog-2730) Undefined variable: 'fd'.
# ** Error: test_bench/pack1.sv(270): (vlog-2730) Undefined variable: 'exp_out'.
# -- Compiling module top_level
# -- Importing package pack1
# End time: 14:20:52 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/fares-sultan/Downloads/questasim/linux_x86_64/vlog failed.
# Error in macro ./test_bench/run.do line 3
# /home/fares-sultan/Downloads/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog test_bench/*.sv"
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:24:41 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:24:42 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:24:42 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 14:24:42 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.top_level 
# Start time: 14:24:42 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.wOcCHx' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.QReVyM' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 2 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.W8NYYK' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 3 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.fwa6yA' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 4 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS ce8af3b6286904227a51ce09ded34484 and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.UhEFkY' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 5 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS b35cd34c7a26434bd3b51e6f100bd98d and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# Monitor sampled: out = [cca50224727936253fd5357d8e51b74c]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.y3JHAY' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 6 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS cca50224727936253fd5357d8e51b74c and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# Monitor sampled: out = [f1182b620e9646fa07e33aa212af7e8f]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.s0YLUv' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 7 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS f1182b620e9646fa07e33aa212af7e8f and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# Monitor sampled: out = [2e76b11d6839ddb5650121e390680759]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.mU4oSx' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 8 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS 2e76b11d6839ddb5650121e390680759 and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8 ns  Iteration: 60  Instance: /top_level
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:25:22 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:25:22 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:25:22 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 14:25:22 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:25:23 on Dec 01,2025, Elapsed time: 0:00:41
# Errors: 8, Warnings: 9
# vsim -voptargs="+acc" work.top_level 
# Start time: 14:25:23 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.WXVV3P' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.7ibU26' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 2 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.o91OpW' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 3 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.4YeTeL' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 4 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS ce8af3b6286904227a51ce09ded34484 and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.XyCSNP' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 5 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS b35cd34c7a26434bd3b51e6f100bd98d and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# Monitor sampled: out = [cca50224727936253fd5357d8e51b74c]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.mJsLdf' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 6 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS cca50224727936253fd5357d8e51b74c and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# Monitor sampled: out = [f1182b620e9646fa07e33aa212af7e8f]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.07gFzL' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 7 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS f1182b620e9646fa07e33aa212af7e8f and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# Interface Data_in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# Monitor sampled: out = [2e76b11d6839ddb5650121e390680759]
# (vsim-50) A call to system(python3 ref.py >'/tmp/questatmp.5JqvYF' 2>&1) returned error code '2'.
#    The logfile contains the following messages:
# python3: can't open file '/home/fares-sultan/Projects/AES_Verification_UVM/ref.py': [Errno 2] No such file or directory
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "output.txt" for reading.
# No such file or directory. (errno = ENOENT)    : test_bench/pack1.sv(264)
#    Time: 8 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8 ns  Iteration: 0  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff0605d6 File: test_bench/pack1.sv Line: 267
# FAILURE , OUT IS 2e76b11d6839ddb5650121e390680759 and EXP OUT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8 ns  Iteration: 60  Instance: /top_level
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:28:21 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:28:21 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:28:21 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 14:28:21 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:28:22 on Dec 01,2025, Elapsed time: 0:02:59
# Errors: 8, Warnings: 9
# vsim -voptargs="+acc" work.top_level 
# Start time: 14:28:22 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.HuVM7g' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.tXL7vt' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# SUCCESS , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.d6fRpK' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.ZNbsr4' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS ce8af3b6286904227a51ce09ded34484 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.NT9TcA' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS b35cd34c7a26434bd3b51e6f100bd98d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# Monitor sampled: out = [cca50224727936253fd5357d8e51b74c]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.pgTFMg' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS cca50224727936253fd5357d8e51b74c and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# Monitor sampled: out = [f1182b620e9646fa07e33aa212af7e8f]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.ziHnmD' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS f1182b620e9646fa07e33aa212af7e8f and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# Monitor sampled: out = [2e76b11d6839ddb5650121e390680759]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.kOm36w' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 2e76b11d6839ddb5650121e390680759 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8 ns  Iteration: 60  Instance: /top_level
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:29:26 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:29:26 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:29:26 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 14:29:26 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:29:27 on Dec 01,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.top_level 
# Start time: 14:29:27 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# (vsim-50) A call to system(python3 test_bench/ref.py >'/tmp/questatmp.9fHA47' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# (vsim-50) A call to system(python3 test_bench/ref.py >'/tmp/questatmp.wzlFc4' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# SUCCESS , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# (vsim-50) A call to system(python3 test_bench/ref.py >'/tmp/questatmp.WoG6Nr' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# (vsim-50) A call to system(python3 test_bench/ref.py >'/tmp/questatmp.aUlHsl' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS ce8af3b6286904227a51ce09ded34484 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# (vsim-50) A call to system(python3 test_bench/ref.py >'/tmp/questatmp.YOTqiV' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS b35cd34c7a26434bd3b51e6f100bd98d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# Monitor sampled: out = [cca50224727936253fd5357d8e51b74c]
# (vsim-50) A call to system(python3 test_bench/ref.py >'/tmp/questatmp.PY0qcK' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS cca50224727936253fd5357d8e51b74c and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# Monitor sampled: out = [f1182b620e9646fa07e33aa212af7e8f]
# (vsim-50) A call to system(python3 test_bench/ref.py >'/tmp/questatmp.v590Vj' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS f1182b620e9646fa07e33aa212af7e8f and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# Monitor sampled: out = [2e76b11d6839ddb5650121e390680759]
# (vsim-50) A call to system(python3 test_bench/ref.py >'/tmp/questatmp.oE4ogp' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 2e76b11d6839ddb5650121e390680759 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8 ns  Iteration: 60  Instance: /top_level
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:34:13 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:34:13 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:34:13 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 14:34:14 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:34:15 on Dec 01,2025, Elapsed time: 0:04:48
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.top_level 
# Start time: 14:34:15 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.THhJVs' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.w9QCer' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# SUCCESS , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.h7SLaW' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.WuGrOJ' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS ce8af3b6286904227a51ce09ded34484 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.6A9dmR' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS b35cd34c7a26434bd3b51e6f100bd98d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# Monitor sampled: out = [cca50224727936253fd5357d8e51b74c]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.IxnKMy' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS cca50224727936253fd5357d8e51b74c and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# Monitor sampled: out = [f1182b620e9646fa07e33aa212af7e8f]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.rPUvS1' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS f1182b620e9646fa07e33aa212af7e8f and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# Interface Data_in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# Monitor sampled: out = [2e76b11d6839ddb5650121e390680759]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.7xd8tX' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 2e76b11d6839ddb5650121e390680759 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8 ns  Iteration: 60  Instance: /top_level
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:35:21 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:35:21 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:35:21 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 14:35:21 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:35:22 on Dec 01,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.top_level 
# Start time: 14:35:22 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# (vsim-50) A call to system(python3 ./test_bench/ref.py >'/tmp/questatmp.SNDh49' 2>&1) returned error code '1'.
#    The logfile contains the following messages:
# Traceback (most recent call last):
#   File "/home/fares-sultan/Projects/AES_Verification_UVM/./test_bench/ref.py", line 3, in <module>
#     with open('key.txt', 'r') as file:
#          ^^^^^^^^^^^^^^^^^^^^
# FileNotFoundError: [Errno 2] No such file or directory: 'key.txt'
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Function pack1/my_scoreboard::write at test_bench/pack1.sv line 277
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:36:35 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:36:35 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:36:35 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 14:36:36 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:36:37 on Dec 01,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.top_level 
# Start time: 14:36:37 on Dec 01,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Function pack1/my_scoreboard::write at test_bench/pack1.sv line 277
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:37:44 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 14:37:44 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:37:44 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 14:37:45 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:37:46 on Dec 01,2025, Elapsed time: 0:01:09
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.top_level 
# Start time: 14:37:46 on Dec 01,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Function pack1/my_scoreboard::write at test_bench/pack1.sv line 277
run
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# FAILURE , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 2 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Function pack1/my_scoreboard::write at test_bench/pack1.sv line 277
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:22:52 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:22:52 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:22:52 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:22:53 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:22:55 on Dec 01,2025, Elapsed time: 0:45:09
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:22:55 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 267
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /top_level File: /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 277
run
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# FAILURE , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 2 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 277
run
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# FAILURE , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 3 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 277
run
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# FAILURE , OUT IS ce8af3b6286904227a51ce09ded34484 and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 4 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 277
run
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# FAILURE , OUT IS b35cd34c7a26434bd3b51e6f100bd98d and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(277)
#    Time: 5 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 277
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:27:41 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:27:41 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:27:41 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:27:42 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:27:46 on Dec 01,2025, Elapsed time: 0:04:51
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:27:46 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 268
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /top_level File: /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# scoreboard: in = [00000000000000000000000000000000], key = [00000000000000000000000000000000]
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(278)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 278
run
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# scoreboard: in = [00000000000000000000000000000000], key = [00000000000000000000000000000000]
# FAILURE , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(278)
#    Time: 2 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 278
run
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# scoreboard: in = [00000000000000000000000000000000], key = [00000000000000000000000000000000]
# FAILURE , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(278)
#    Time: 3 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 278
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:30:27 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:30:27 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:30:27 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:30:28 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:30:32 on Dec 01,2025, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:30:32 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 268
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# Interface Data_in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# Monitor sampled: out = [cca50224727936253fd5357d8e51b74c]
# Interface Data_in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# Monitor sampled: out = [f1182b620e9646fa07e33aa212af7e8f]
# Interface Data_in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# Monitor sampled: out = [2e76b11d6839ddb5650121e390680759]
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8 ns  Iteration: 60  Instance: /top_level
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:31:51 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:31:52 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:31:52 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:31:52 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:31:55 on Dec 01,2025, Elapsed time: 0:01:23
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:31:55 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 268
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /top_level File: /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# scoreboard: in = [00000000000000000000000000000000], key = [00000000000000000000000000000000]
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(278)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 278
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:33:57 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:33:57 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:33:57 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:33:58 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:34:01 on Dec 01,2025, Elapsed time: 0:02:06
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:34:01 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 268
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /top_level File: /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# scoreboard: in = [00000000000000000000000000000000], key = [00000000000000000000000000000000]
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(278)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 278
run
# subscriber: in=[00000000000000000000000000000000],key=[00000000000000000000000000000000] 19417137258466598767750406019575809760
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# scoreboard: in = [00000000000000000000000000000000], key = [00000000000000000000000000000000]
# FAILURE , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(278)
#    Time: 2 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 278
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:35:00 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:35:00 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:35:00 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:35:01 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:35:04 on Dec 01,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:35:04 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 268
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /top_level File: /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# scoreboard: in = [00000000000000000000000000000000], key = [00000000000000000000000000000000]
# FAILURE , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(278)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 278
run
# subscriber: in=[00000000000000000000000000000000],key=[00000000000000000000000000000000],out=[0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# scoreboard: in = [00000000000000000000000000000000], key = [00000000000000000000000000000000]
# FAILURE , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 66e94bd4ef8a2c3b884cfa59ca342b2e 
# ** Note: $stop    : test_bench/pack1.sv(278)
#    Time: 2 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 278
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:36:43 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:36:43 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:36:43 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:36:43 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:36:49 on Dec 01,2025, Elapsed time: 0:01:45
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:36:49 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 270
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /top_level File: /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# scoreboard: in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# SUCCESS , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 
# ** Note: $stop    : test_bench/pack1.sv(280)
#    Time: 1 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 280
run
# subscriber: in=[1e8a17a05b8dd457e932c8ee9708532c],key=[e6ca001988fd3266cebf1130ec89b61e],out=[0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# scoreboard: in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# SUCCESS , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# ** Note: $stop    : test_bench/pack1.sv(280)
#    Time: 2 ns  Iteration: 0  Region: /uvm_pkg::uvm_task_phase::execute
# Break in Task pack1/my_scoreboard::write at test_bench/pack1.sv line 280
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:37:32 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:37:33 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:37:33 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:37:33 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:37:37 on Dec 01,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:37:37 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 270
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /top_level File: /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# scoreboard: in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# SUCCESS , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 
# subscriber: in=[1e8a17a05b8dd457e932c8ee9708532c],key=[e6ca001988fd3266cebf1130ec89b61e],out=[0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# scoreboard: in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# SUCCESS , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# subscriber: in=[3ae4324986a13abde30e6d41582ec2b9],key=[711ae84dfd66daad39bce490eacf0e75],out=[43dbbe63d521288297d8d0f79c6e9a6d]
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# scoreboard: in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# SUCCESS , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS 9e2bc3f8124be209eba601ce56e26a5e 
# subscriber: in=[84a62a7a0fbe201d1fe292525a595a4d],key=[0f8644064600295955720f8d94fda6ee],out=[9e2bc3f8124be209eba601ce56e26a5e]
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# scoreboard: in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# SUCCESS , OUT IS ce8af3b6286904227a51ce09ded34484 and EXP OUT IS ce8af3b6286904227a51ce09ded34484 
# subscriber: in=[2554eb2e42691bf4731c546131348b37],key=[f6454812c38fbc893f9595c6c1f6d793],out=[ce8af3b6286904227a51ce09ded34484]
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# scoreboard: in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# SUCCESS , OUT IS b35cd34c7a26434bd3b51e6f100bd98d and EXP OUT IS b35cd34c7a26434bd3b51e6f100bd98d 
# subscriber: in=[e976ef91938e15770fa222fc4eab5382],key=[fb88cf74901c238ab20df2667c393958],out=[b35cd34c7a26434bd3b51e6f100bd98d]
# Interface Data_in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# Monitor sampled: out = [cca50224727936253fd5357d8e51b74c]
# scoreboard: in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# SUCCESS , OUT IS cca50224727936253fd5357d8e51b74c and EXP OUT IS cca50224727936253fd5357d8e51b74c 
# subscriber: in=[199fd5607c9849e5d30ba5f57bb25522],key=[1e2ae99d10a3131af79fe7069417ab3d],out=[cca50224727936253fd5357d8e51b74c]
# Interface Data_in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# Monitor sampled: out = [f1182b620e9646fa07e33aa212af7e8f]
# scoreboard: in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# SUCCESS , OUT IS f1182b620e9646fa07e33aa212af7e8f and EXP OUT IS f1182b620e9646fa07e33aa212af7e8f 
# subscriber: in=[28ef5bbdde887e3af1c85b6b83bb7287],key=[1646a37c86a0d746edfcea65284ba472],out=[f1182b620e9646fa07e33aa212af7e8f]
# Interface Data_in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# Monitor sampled: out = [2e76b11d6839ddb5650121e390680759]
# scoreboard: in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# SUCCESS , OUT IS 2e76b11d6839ddb5650121e390680759 and EXP OUT IS 2e76b11d6839ddb5650121e390680759 
# subscriber: in=[625bafc94c96e723c76f787281e06f4d],key=[73a1389434337827f8961f7c3e3c4a70],out=[2e76b11d6839ddb5650121e390680759]
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8 ns  Iteration: 60  Instance: /top_level
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do test_bench/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:38:05 on Dec 01,2025
# vlog -reportprogress 300 AES_Verilog_main/AES.v AES_Verilog_main/AES_Decrypt.v AES_Verilog_main/AES_Decrypt_tb.v AES_Verilog_main/AES_Encrypt.v AES_Verilog_main/AES_Encrypt_tb.v AES_Verilog_main/AES_tb.v AES_Verilog_main/addRoundKey.v AES_Verilog_main/addRoundKey_tb.v AES_Verilog_main/decryptRound.v AES_Verilog_main/encryptRound.v AES_Verilog_main/inverseMixColumns.v AES_Verilog_main/inverseMixColumns_tb.v AES_Verilog_main/inverseSbox.v AES_Verilog_main/inverseShiftRows.v AES_Verilog_main/inverseShiftRows_tb.v AES_Verilog_main/inverseSubBytes.v AES_Verilog_main/inverseSubBytes_tb.v AES_Verilog_main/keyExpansion.v AES_Verilog_main/keyExpansion_tb.v AES_Verilog_main/mixColumns.v AES_Verilog_main/mixColumns_tb.v AES_Verilog_main/sbox.v AES_Verilog_main/shiftRows.v AES_Verilog_main/shiftRows_tb.v AES_Verilog_main/subBytes.v AES_Verilog_main/subBytes_tb.v 
# -- Compiling module AES
# -- Compiling module AES_Decrypt
# -- Compiling module AES_Decrypt_tb
# -- Compiling module AES_Encrypt
# -- Compiling module AES_Encrypt_tb
# -- Compiling module AES_tb
# -- Compiling module addRoundKey
# -- Compiling module addRoundKey_tb
# -- Compiling module decryptRound
# -- Compiling module encryptRound
# -- Compiling module inverseMixColumns
# -- Compiling module inverseMixColumns_tb
# -- Compiling module inverseSbox
# -- Compiling module inverseShiftRows
# -- Compiling module inverseShiftRows_tb
# -- Compiling module inverseSubBytes
# -- Compiling module inverseSubBytes_tb
# -- Compiling module keyExpansion
# -- Compiling module keyExpansion_tb
# -- Compiling module mixColumns
# -- Compiling module mixColumns_tb
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module shiftRows_tb
# -- Compiling module subBytes
# -- Compiling module subBytes_tb
# 
# Top level modules:
# 	AES_Decrypt_tb
# 	AES_Encrypt_tb
# 	AES_tb
# 	addRoundKey_tb
# 	inverseMixColumns_tb
# 	inverseShiftRows_tb
# 	inverseSubBytes_tb
# 	keyExpansion_tb
# 	mixColumns_tb
# 	shiftRows_tb
# 	subBytes_tb
# End time: 15:38:05 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:38:06 on Dec 01,2025
# vlog -reportprogress 300 test_bench/pack1.sv test_bench/top.sv 
# -- Compiling interface AES_intf
# -- Compiling package pack1
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) test_bench/pack1.sv(21): Using implicit +incdir+/home/fares-sultan/Downloads/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top_level
# -- Importing package pack1
# 
# Top level modules:
# 	top_level
# End time: 15:38:06 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:38:09 on Dec 01,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.top_level 
# Start time: 15:38:09 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.AES_intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pack1(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /pack1::my_scoreboard::write File: test_bench/pack1.sv Line: 270
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_level(fast)
# Loading work.AES_intf(fast__2)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading /home/fares-sultan/Downloads/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /top_level File: /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# Build_phase, [test]
# Build_phase, [env]
# Build_phase, [Agt]
# Build_phase, [Driver]
# Build_phase, [Monitor]
# Build_phase, [sequencer]
# Build_phase, [scoreboard]
# Build_phase, [subscriber]
# Connect_phase, [Driver]
# Connect_phase, [Monitor]
# Connect_phase, [sequencer]
# Connect_phase, [Agt]
# Connect_phase, [scoreboard]
# Connect_phase, [subscriber]
# Connect_phase, [env]
# Connect_phase, [test]
# Run_phase, [test]
# Run_phase, [env]
# Run_phase, [subscriber]
# Run_phase, [scoreboard]
# Run_phase, [Agt]
# Run_phase, [sequencer]
# Run_phase, [Monitor]
# Run_phase, [Driver]
# Interface Data_in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# Monitor sampled: out = [0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# scoreboard: in = [1e8a17a05b8dd457e932c8ee9708532c], key = [e6ca001988fd3266cebf1130ec89b61e]
# SUCCESS , OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 and EXP OUT IS 0e9b9ac7979c9e1c6880fc8c3a7d86e0 
# subscriber: in=[1e8a17a05b8dd457e932c8ee9708532c],key=[e6ca001988fd3266cebf1130ec89b61e],out=[0e9b9ac7979c9e1c6880fc8c3a7d86e0]
# Interface Data_in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# Monitor sampled: out = [43dbbe63d521288297d8d0f79c6e9a6d]
# scoreboard: in = [3ae4324986a13abde30e6d41582ec2b9], key = [711ae84dfd66daad39bce490eacf0e75]
# SUCCESS , OUT IS 43dbbe63d521288297d8d0f79c6e9a6d and EXP OUT IS 43dbbe63d521288297d8d0f79c6e9a6d 
# subscriber: in=[3ae4324986a13abde30e6d41582ec2b9],key=[711ae84dfd66daad39bce490eacf0e75],out=[43dbbe63d521288297d8d0f79c6e9a6d]
# Interface Data_in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# Monitor sampled: out = [9e2bc3f8124be209eba601ce56e26a5e]
# scoreboard: in = [84a62a7a0fbe201d1fe292525a595a4d], key = [0f8644064600295955720f8d94fda6ee]
# SUCCESS , OUT IS 9e2bc3f8124be209eba601ce56e26a5e and EXP OUT IS 9e2bc3f8124be209eba601ce56e26a5e 
# subscriber: in=[84a62a7a0fbe201d1fe292525a595a4d],key=[0f8644064600295955720f8d94fda6ee],out=[9e2bc3f8124be209eba601ce56e26a5e]
# Interface Data_in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# Monitor sampled: out = [ce8af3b6286904227a51ce09ded34484]
# scoreboard: in = [2554eb2e42691bf4731c546131348b37], key = [f6454812c38fbc893f9595c6c1f6d793]
# SUCCESS , OUT IS ce8af3b6286904227a51ce09ded34484 and EXP OUT IS ce8af3b6286904227a51ce09ded34484 
# subscriber: in=[2554eb2e42691bf4731c546131348b37],key=[f6454812c38fbc893f9595c6c1f6d793],out=[ce8af3b6286904227a51ce09ded34484]
# Interface Data_in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# Monitor sampled: out = [b35cd34c7a26434bd3b51e6f100bd98d]
# scoreboard: in = [e976ef91938e15770fa222fc4eab5382], key = [fb88cf74901c238ab20df2667c393958]
# SUCCESS , OUT IS b35cd34c7a26434bd3b51e6f100bd98d and EXP OUT IS b35cd34c7a26434bd3b51e6f100bd98d 
# subscriber: in=[e976ef91938e15770fa222fc4eab5382],key=[fb88cf74901c238ab20df2667c393958],out=[b35cd34c7a26434bd3b51e6f100bd98d]
# Interface Data_in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# Monitor sampled: out = [cca50224727936253fd5357d8e51b74c]
# scoreboard: in = [199fd5607c9849e5d30ba5f57bb25522], key = [1e2ae99d10a3131af79fe7069417ab3d]
# SUCCESS , OUT IS cca50224727936253fd5357d8e51b74c and EXP OUT IS cca50224727936253fd5357d8e51b74c 
# subscriber: in=[199fd5607c9849e5d30ba5f57bb25522],key=[1e2ae99d10a3131af79fe7069417ab3d],out=[cca50224727936253fd5357d8e51b74c]
# Interface Data_in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# Monitor sampled: out = [f1182b620e9646fa07e33aa212af7e8f]
# scoreboard: in = [28ef5bbdde887e3af1c85b6b83bb7287], key = [1646a37c86a0d746edfcea65284ba472]
# SUCCESS , OUT IS f1182b620e9646fa07e33aa212af7e8f and EXP OUT IS f1182b620e9646fa07e33aa212af7e8f 
# subscriber: in=[28ef5bbdde887e3af1c85b6b83bb7287],key=[1646a37c86a0d746edfcea65284ba472],out=[f1182b620e9646fa07e33aa212af7e8f]
# Interface Data_in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# Monitor sampled: out = [2e76b11d6839ddb5650121e390680759]
# scoreboard: in = [625bafc94c96e723c76f787281e06f4d], key = [73a1389434337827f8961f7c3e3c4a70]
# SUCCESS , OUT IS 2e76b11d6839ddb5650121e390680759 and EXP OUT IS 2e76b11d6839ddb5650121e390680759 
# subscriber: in=[625bafc94c96e723c76f787281e06f4d],key=[73a1389434337827f8961f7c3e3c4a70],out=[2e76b11d6839ddb5650121e390680759]
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 8: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 8 ns  Iteration: 60  Instance: /top_level
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fares-sultan/Downloads/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
