{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"string",
				"stringstream"
			],
			[
				"uint",
				"uint32_t"
			],
			[
				"dev",
				"dev_paddr"
			],
			[
				"awadd",
				"S_AXI_awaddr"
			],
			[
				"arre",
				"M_AXI_arregion"
			],
			[
				"awaddr",
				"m00_axi_awaddr"
			],
			[
				"mem",
				"mem_araddr_i"
			],
			[
				"std",
				"std_logic_vector"
			],
			[
				"host_c",
				"host_clk"
			],
			[
				"M_AXI",
				"M_AXI_aclk"
			],
			[
				"m",
				"m00_axi_aclk"
			],
			[
				"arese",
				"s00_axi_aresetn"
			],
			[
				"ac",
				"s00_axi_aclk"
			],
			[
				"m00",
				"m00_axi_aresetn"
			],
			[
				"rese",
				"reset"
			],
			[
				"FL",
				"FCLK_RESET0_N"
			],
			[
				"F",
				"FCLK_RESET0_N"
			],
			[
				"wvalid",
				"M_AXI_wvalid"
			],
			[
				"wdata",
				"M_AXI_wdata"
			],
			[
				"rread",
				"M_AXI_rready"
			],
			[
				"bready",
				"M_AXI_bready"
			],
			[
				"awvalid",
				"M_AXI_awvalid"
			],
			[
				"awid",
				"M_AXI_awid"
			],
			[
				"arvalid",
				"M_AXI_arvalid"
			],
			[
				"arid",
				"M_AXI_arid"
			],
			[
				"mem_",
				"mem_araddr"
			],
			[
				"aw",
				"S_AXI_awready"
			],
			[
				"rvali",
				"m00_axi_rvalid"
			],
			[
				"rlas",
				"m00_axi_rlast"
			],
			[
				"rid",
				"m00_axi_rid"
			],
			[
				"rdata",
				"m00_axi_rdata"
			],
			[
				"arval",
				"m00_axi_arvalid"
			],
			[
				"arread",
				"m00_axi_arready"
			],
			[
				"araddr",
				"m00_axi_araddr"
			],
			[
				"bval",
				"m00_axi_bvalid"
			],
			[
				"bread",
				"m00_axi_bready"
			],
			[
				"bid",
				"m00_axi_bid"
			],
			[
				"wva",
				"m00_axi_wvalid"
			],
			[
				"wread",
				"m00_axi_wready"
			],
			[
				"awva",
				"m00_axi_awvalid"
			],
			[
				"awrea",
				"m00_axi_awready"
			],
			[
				"rva",
				"s00_axi_rvalid"
			],
			[
				"arus",
				"s00_axi_aruser"
			],
			[
				"arcac",
				"s00_axi_arcache"
			],
			[
				"ars",
				"s00_axi_arsize"
			],
			[
				"aradd",
				"s00_axi_araddr"
			],
			[
				"arva",
				"s00_axi_arvalid"
			],
			[
				"bva",
				"s00_axi_bvalid"
			],
			[
				"bre",
				"s00_axi_bready"
			],
			[
				"wval",
				"s00_axi_wvalid"
			],
			[
				"wrea",
				"s00_axi_wready"
			],
			[
				"awus",
				"s00_axi_awuser"
			],
			[
				"awre",
				"s00_axi_awregion"
			],
			[
				"awval",
				"s00_axi_awvalid"
			],
			[
				"awread",
				"s00_axi_awready"
			],
			[
				"arle",
				"S_AXI_arlen"
			],
			[
				"out_bis",
				"io_host_out_bits"
			],
			[
				"out_vali",
				"io_host_out_valid"
			],
			[
				"out_rea",
				"io_host_out_ready"
			],
			[
				"in_bi",
				"io_host_in_bits"
			],
			[
				"io_host_in",
				"io_host_in_ready"
			],
			[
				"reset",
				"reset_cpu"
			],
			[
				"arc",
				"architecture"
			],
			[
				"host",
				"host_clk"
			],
			[
				"std_lo",
				"std_logic_vector"
			],
			[
				"IDLE",
				"ST_WR_IDLE"
			],
			[
				"st_wr",
				"ST_WR_ACK"
			],
			[
				"host_in_fifo",
				"host_in_fifo_full"
			],
			[
				"wadd",
				"waddr"
			],
			[
				"waddr",
				"waddr_r"
			],
			[
				"ST_WR_",
				"ST_WR_WRITE"
			],
			[
				"st_RE",
				"ST_RD_IDLE"
			],
			[
				"radd",
				"raddr"
			],
			[
				"host_out",
				"host_out_bits"
			],
			[
				"host_out_b",
				"host_out_bits_r"
			],
			[
				"ST_RD",
				"ST_RD_IDLE"
			],
			[
				"st",
				"st_rd"
			],
			[
				"ST",
				"ST_WR_ACK"
			],
			[
				"host_fifp",
				"host_out_fifo_empty"
			],
			[
				"ST_",
				"ST_RD_READ"
			],
			[
				"rlast",
				"M_AXI_rlast"
			],
			[
				"arrea",
				"M_AXI_arready"
			],
			[
				"wren",
				"wren_tmp"
			],
			[
				"raddr",
				"raddr_r"
			],
			[
				"rvalid",
				"M_AXI_rvalid"
			],
			[
				"rden",
				"host_out_fifo_rden"
			],
			[
				"fifo_fu",
				"host_out_fifo_full"
			],
			[
				"dout",
				"host_in_fifo_dout"
			],
			[
				"count",
				"host_in_count"
			],
			[
				"in_fifo",
				"host_in_fifo_empty"
			],
			[
				"ST_wr",
				"ST_WR_IDLE"
			],
			[
				"h",
				"host_clk"
			],
			[
				"gcl",
				"gclk_i"
			],
			[
				"host_cl",
				"host_clk_i"
			],
			[
				"RC",
				"RC_CLK_DIVIDE"
			],
			[
				"std_logic_",
				"std_logic_vector"
			],
			[
				"E",
				"E_WRONG_ARGS"
			],
			[
				"std_log",
				"std_logic_vector"
			],
			[
				"std_",
				"std_logic_vector"
			],
			[
				"off",
				"s00_data_offset_1"
			],
			[
				"addw",
				"m00_start_addw_1"
			],
			[
				"start",
				"m00_start_datav_1"
			],
			[
				"init",
				"m00_axi_init_axi_txn_1"
			],
			[
				"m00_axi",
				"m00_axi_init_axi_txn_1"
			],
			[
				"clk",
				"Clk_period"
			],
			[
				"ext",
				"ext_resetn"
			],
			[
				"ck",
				"Clk_period"
			],
			[
				"SRA",
				"START_DATAV"
			],
			[
				"DATA",
				"C_M_AXI_DATA_WIDTH"
			],
			[
				"addr",
				"C_M_AXI_ADDR_WIDTH-1"
			],
			[
				"log2",
				"log2_float"
			],
			[
				"re",
				"reset_rtl_0"
			],
			[
				"ARV",
				"S_AXI_ARVALID"
			],
			[
				"S",
				"S_AXI_AWADDR"
			],
			[
				"reg_add",
				"reg_add_w"
			],
			[
				"wr",
				"write_issued"
			],
			[
				"reg",
				"reg_file_read_writen"
			],
			[
				"read",
				"read_issued"
			],
			[
				"ARE",
				"S_AXI_ARESETN"
			],
			[
				"C",
				"C_NUM_REG-1"
			],
			[
				"reg_f",
				"reg_file"
			],
			[
				"data",
				"C_M00_AXI_DATA_WIDTH-1"
			],
			[
				"reg_",
				"reg_file_t"
			],
			[
				"rre",
				"m00_axi_rready"
			],
			[
				"els",
				"elsif	elsif"
			],
			[
				"o",
				"others"
			],
			[
				"awr",
				"m00_axi_awready"
			],
			[
				"READ",
				"READ_BOTH"
			]
		]
	},
	"buffers":
	[
		{
			"file": "/usr/share/lowRISC/lowrisc-chip/src/main/verilog/config.vh",
			"settings":
			{
				"buffer_size": 953,
				"line_ending": "Unix"
			}
		},
		{
			"file": "/usr/share/lowRISC/lowrisc-chip/src/main/scala/LowRISCChip.scala",
			"settings":
			{
				"buffer_size": 5627,
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 96.0,
		"last_filter": "Package Control: insta",
		"selected_items":
		[
			[
				"Package Control: insta",
				"Package Control: Install Package"
			],
			[
				"Package Control: instal",
				"Package Control: Install Package"
			],
			[
				"Package Control: inst",
				"Package Control: Install Package"
			]
		],
		"width": 449.0
	},
	"console":
	{
		"height": 0.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/usr/share/lowRISC/lowrisc-chip/riscv-tools/README.md",
		"/usr/share/riscv_src/programming_riscv/common/test.ld",
		"/usr/share/riscv_src/programming_riscv/common/util.h",
		"/usr/share/riscv_src/programming_riscv/common/env/encoding.h",
		"/usr/share/riscv_src/programming_riscv/common/env/p/riscv_test.h",
		"/usr/share/riscv_src/programming_riscv/core_id.riscv.dump.scall",
		"/usr/share/riscv_src/programming_riscv/core_id.riscv.dump",
		"/usr/share/riscv_src/programming_riscv/common/syscalls.c",
		"/usr/share/riscv_src/programming_riscv/core_id/core_id.c",
		"/usr/share/lowRISC/lowrisc-chip/README.md",
		"/usr/share/riscv_src/programming_riscv/common/crt.S",
		"/usr/share/riscv_src/programming_riscv/Makefile",
		"/usr/share/lowRISC/lowrisc-chip/src/main/verilog/chip_top.sv",
		"/usr/share/lowRISC/lowrisc-chip/junctions/README.md",
		"/usr/share/riscv_src_test/rocket-chip/fpga-zynq/zedboard/src/tcl/zedboard_bd.tcl",
		"/usr/share/riscv_src_test/rocket-chip/chisel/build.sbt",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/src/verilog/Top.DefaultFPGAConfig.v",
		"/usr/share/riscv_src/riscv-tools/riscv-pk/configure.ac",
		"/usr/share/riscv_src/programming_riscv/bmark.mk",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/rocket.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Configs.scala",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/tile.scala",
		"/usr/share/riscv_src/rocket-chip/uncore/src/main/scala/htif.scala",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/csr.scala",
		"/usr/share/riscv_src/common/crt0.S",
		"/usr/share/riscv_src/common/crt.S",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test1/zedboard_test1_2cpus_working/zedboard_test1_2cpus_working.srcs/sources_1/bd/system/ipshared/user.org/rocketchip_smallconfig_v1_0/src/Top.DefaultFPGAConfig.v",
		"/usr/share/riscv_src/programming_riscv/sum.c",
		"/usr/share/riscv_src/programming_riscv/make_riscv_program.sh",
		"/usr/share/riscv_src/riscv-tools/build.common",
		"/usr/share/riscv_src/programming_riscv/sum.objs/sum.c",
		"/usr/share/riscv_src/riscv-tools/riscv-isa-sim/README.md",
		"/usr/share/lowRISC/lowrisc-chip/fpga/board/nexys4/README.md",
		"/usr/share/lowRISC/lowrisc-chip/fpga/board/nexys4/examples/boot.c",
		"/usr/share/lowRISC/lowrisc-chip/fpga/board/nexys4/examples/dram.c",
		"/usr/share/lowRISC/lowrisc-chip/fpga/board/nexys4/examples/reset.c",
		"/usr/share/lowRISC/lowrisc-chip/fpga/board/nexys4/src/boot.mem",
		"/usr/share/lowRISC/lowrisc-chip/fpga/common/fpga_mem_gen",
		"/home/stefano/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_NoFPU_1.0/src/rocketchip_smallconfig_nofpu_top.v",
		"/usr/share/riscv_src/rocket-chip/dramsim2/IniReader.h",
		"/usr/share/riscv_src/rocket-chip/dramsim2/IniReader.cpp",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_1.0/hdl/RocketChip_SmallConfig_v1_0.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_NoFPU_1.0/hdl/RocketChip_SmallConfig_NoFPU_v1_0.v",
		"/usr/share/riscv_src/riscv-tools/riscv-fesvr/configure",
		"/usr/share/riscv_src/riscv-tools/riscv-fesvr/Makefile.in",
		"/usr/share/riscv_src/riscv-tools/riscv-fesvr/configure.ac",
		"/usr/share/riscv_src/programming_riscv/sum.objs/sum.riscv.out",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_1.0/src/rocketchip_smallconfig_top_v2.v",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/Makefile",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/riscv.c",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/riscv.h",
		"/usr/share/riscv_src/rocket-chip/riscv-tools/riscv-tests/README.md",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-pk/config.h",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-pk/README.md",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/t-linux64",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/t-elf",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/sync.md",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/riscv-protos.h",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/riscv.opt",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/riscv-modes.def",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/riscv.md",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/riscv-ftypes.def",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/predicates.md",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/peephole.md",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/linux.h",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/linux64.h",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/generic.md",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/elf.h",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/default-32.h",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-gnu-toolchain/gcc/gcc/config/riscv/constraints.md",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-pk/configure.ac",
		"/usr/share/riscv_src_IMA/riscv-tools/riscv-pk/Makefile",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_1.0/src/Top.DefaultFPGASmallConfigZybo.v",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zybo/src/tcl/zybo_rocketchip_DefaultFPGASmallConfig.tcl",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zybo/src/tcl/zybo_bd.tcl",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zybo/src/verilog/clocking.vh",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zybo/src/verilog/rocketchip_wrapper.v",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zybo/src/verilog/Top.DefaultFPGASmallConfig.v",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test1/zedboard_test1_rocketchip_DefaultFPGASmallConfig/zedboard_test1_rocketchip_DefaultFPGASmallConfig.srcs/sources_1/imports/common/top_level_wrapper_v2.v",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test1/src/tcl/zedboard_test1_rocketchip_DefaultFPGASmallConfig.tcl",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test1/src/tcl/zedboard_test1_bd.tcl",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test0/src/tcl/zedboard_test0_rocketchip_DefaultFPGAConfig.tcl",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Vlsi.scala",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test0/src/tcl/zedboard_test0_bd.tcl",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/soft_config/zedboard_devicetree.dts",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Backends.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Network.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/RocketChip.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/TestBench.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Testing.scala",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test0/project_tcl_zedboard_test0.tcl",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/ZscaleChip.scala",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_v2_1/RocketChip_SmallConfig_v2_1.tmp/RocketChip_SmallConfig_v1_0_project/RocketChip_SmallConfig_v1_0_project.srcs/sources_1/new/rocketchip_smallconfig_top_v2.v",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_1.0/src/rocketchip_smallconfig_top_v2.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_DefaultConfig_1.0/hdl/RocketChip_DefaultConfig_v1_0.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_1.0/src/rocketchip_defaultconfig_top_v2.v",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/common/rocketchip_ip_smallconfig/src/rocketchip_top_v2.v",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/drivers/RocketChip_v1_0/data/RocketChip.tcl",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/example_designs/bfm_design/design.tcl",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/drivers/RocketChip_v1_0/src/RocketChip.h",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/drivers/RocketChip_v1_0/src/RocketChip.c",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/example_designs/bfm_design/RocketChip_v2_0_tb.v",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/xgui/RocketChip_v2_0.tcl",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/xgui/RocketChip_SmallConfig_v1_0.tcl",
		"/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/bd/bd.tcl",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test0/soft_config/zedboard_test0_devicetree.dts",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard_test0/zedboard_test0_rocketchip_DefaultFPGAConfig/zedboard_test0_rocketchip_DefaultFPGAConfig.srcs/sources_1/imports/common/top_level_wrapper_v2.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/src/RocketChip_v2_0.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/src/rocketchip_top_v2.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_2.0/src/Top.DefaultFPGAConfig.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_2.0/src/RocketChip_SmallConfig_v2_0.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_2.0/src/rocketchip_SmallConfig_top_v2.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_2.0/src/Top.DefaultFPGASmallConfig.v",
		"/root/Desktop/top",
		"/root/Desktop/topsmall",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_2.0/src/rocketchip_top_v2.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_2.0/src/RocketChip_v2_0.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_2.0/bd/bd.tcl",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/vivado2015/ip_repo/RocketChip_SmallConfig_2.0/hdl/RocketChip_SmallConfig_v2_0.v",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/RISCV/riscv-fesvr/fesvr/fesvr-zedboard.cc",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/RISCV/riscv-pk/README.md",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/RISCV/riscv-fesvr/fesvr/htif.cc",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/RISCV/riscv-fesvr/fesvr/htif.h",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/RISCV/riscv-fesvr/fesvr/htif_zedboard.cc",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/RISCV/riscv-fesvr/fesvr/htif_zedboard.h",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/zedboard_rocketchip_DefaultFPGAConfig/zedboard_rocketchip_DefaultFPGAConfig.srcs/sources_1/imports/common/rocketchip_wrapper.v",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/ramdisk/home/root/hello.c",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/common/Makefrag"
	],
	"find":
	{
		"height": 35.0
	},
	"find_in_files":
	{
		"height": 93.0,
		"where_history":
		[
			""
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"setStats",
			"SYS_exit",
			"syscall",
			"ecall",
			"scall",
			"start",
			"trap_entry",
			"handle_trap",
			"write_csr",
			"1337",
			"tohost_exit",
			"thread_entry",
			"init_tls",
			"init",
			"CAUSE_USER_ECALL",
			"handle_stats",
			"SYS_stats",
			"ecall",
			"read_csr",
			"write_csr",
			"asm",
			"thread_entry",
			"thread_pointer",
			"_tls_data",
			"_tdata_begin",
			"init_tls",
			"main",
			"handle_trap",
			"trap_entry",
			"MSTATUS_PRV1",
			"bmarks",
			"riscv-bmarks",
			"csr_coreid",
			"host",
			"HtifIO",
			"host",
			"csr",
			"io.host.id",
			"hartid",
			"14d",
			"241",
			"f4",
			"CONFIG",
			"NTLBEntries",
			"BtbParameters",
			"BtbKey",
			"I",
			"IMA",
			"Top",
			"DefaultFPGAConfig",
			"test0",
			"arm_linux_dir",
			"install",
			"lib",
			"$(pro",
			"zedboard_test0",
			"_test0_",
			"Top.Default",
			"Default",
			"system_wrapper",
			"reset",
			"reset_cpu",
			"reset",
			"M_AXI_araddr",
			"S_AXI",
			"host_in_valid",
			"SSS_AXI",
			" S_AXI",
			"S_AXI*",
			"S_AXI",
			"M_AXI",
			"S_AXI_bresp",
			"mem_awaddr",
			"S_AXI",
			"waddr",
			"waddr_r",
			"do_write",
			"reset_cpu",
			"FCLK_RESET0_N",
			"S_AXI_araddr",
			"mem_resp_tag",
			"fifo_8x5",
			"S_AXI_rlast_r",
			"mem_resp_tag",
			"mem_req_tag",
			"gclk_i",
			"S_AXI_bresp",
			"M_AXI",
			"S_AXI",
			"M_AXI_awcache",
			"M_AXI_awaddr",
			"reset",
			"M_AXI_araddr",
			"S_AXI_araddr",
			"M_AXI_araddr",
			"write",
			"M_AXI_arsize",
			"M_AXI_arready",
			"M_AXI_rvalid",
			"S_AXI_arprot",
			"S_AXI_araddr",
			"host_in_ready",
			"axi",
			"top",
			"Top",
			"waddr",
			"M_AXI_awaddr",
			"m00_axi_araddr",
			"M_AXI_ar_bits_addr",
			"S_AXI_araddr",
			"mem_araddr",
			"io_mem_0_ar_bits_addr",
			"mem_araddr",
			"S_AXI_araddr",
			"zedboard_tcl_test",
			"clk_wiz_0/clk_out1",
			"mmcm",
			"clk_wiz",
			"boot.bin",
			"boot.bif",
			"ext_clk_in",
			"clk",
			"ext_clk_in",
			"gclk",
			"get_bd_ports FCLK_RESET0_N",
			"S_AXI",
			"rocketchip_clk_1",
			"get_bd_nets rocketchip_clk_1"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"progs",
			"DefaultFPGASmallConfig",
			"test1",
			"zedboard",
			"_",
			"M_AXI",
			"S_AXI",
			"SSS_AXI",
			"M_AXI",
			"S_AXI",
			"M_AXI",
			"zedboard_test0",
			"host_clk",
			"clk",
			"reset_i",
			"host_out_ready_i",
			"host_in_bits_i",
			"host_in_valid_i",
			"m_axi_rvalid_i",
			"in",
			"out",
			"out_",
			"out",
			"out_",
			"std_logic_vector",
			"write_i",
			"read_i",
			"write_i",
			"=> open,",
			"std_logic;",
			"signal",
			"std_logic",
			"std_logic_vector",
			"axi_wdata",
			"addr"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 1,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "/usr/share/lowRISC/lowrisc-chip/src/main/verilog/config.vh",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 953,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": -0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "/usr/share/lowRISC/lowrisc-chip/src/main/scala/LowRISCChip.scala",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 5627,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Scala/Scala.sublime-syntax",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 2322.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 34.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"output.unsaved_changes":
	{
		"height": 112.0
	},
	"pinned_build_system": "",
	"project": "prog.sublime-project",
	"replace":
	{
		"height": 64.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 150.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
