<root><simulation><result_generated_time />2023-05-16 18:38:37<layer><layer_spec />{'B': 1, 'K': 24, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2457600<total_data_size_element />{'W': 24576, 'I': 102400, 'O': 2400}<total_data_reuse />{'W': 100, 'I': 24.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/45</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [24, 1, 1], 'I': [25, 1, 1], 'O': [600, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 5), ('OY', 5)], []], [[], [('K', 24)]], [], []]<I />[[[], [('K', 24)]], [[('OX', 5), ('OY', 5)], []], [], []]<O />[[], [[('OX', 5), ('OY', 5)], [('K', 24)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('C', 2)], [('C', 512), ('OY', 2)], []]<I />[[('OX', 2), ('C', 2)], [('C', 512), ('OY', 2)], []]<O />[[('OX', 2), ('C', 2), ('C', 512)], [('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 2, 2, 1], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [1.0, 1024, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 196608, 196608], 'I': [32, 819200, 819200], 'O': [16, 19200, 19200], 'O_partial': [16, 0, 0], 'O_final': [0, 19200, 19200]}<actual_mem_utilization_individual />{'W': [0.03, 0.01, 0.0], 'I': [0.06, 0.02, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.03, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [0.03, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 196608, 196608], 'I': [16, 819200, 819200], 'O': [16, 9600, 19200], 'O_partial': [16, 0, 0], 'O_final': [0, 9600, 19200]}<total_unit_count />{'W': [600, 24, 1, 1], 'I': [600, 25, 1, 1], 'O': [600, 600, 1, 1]}<unique_unit_count />{'W': [24, 24, 1, 1], 'I': [25, 25, 1, 1], 'O': [600, 600, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[49152, 49152], [49152, 24576], [24576, 0]]<I />[[102400, 102400], [102400, 102400], [102400, 0]]<O />[[(2455200, 2457600), (2400, 0)], [(0, 2400), (2400, 0)], [(0, 2400), (0, 0)]]<O_partial />[[(2455200, 2457600), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2400, 0)], [(0, 2400), (2400, 0)], [(0, 2400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6144, 6144], [768, 384], [96, 0]]<I />[[12800, 12800], [1600, 1600], [400, 0]]<O />[[(306900, 307200), (300, 0)], [(0, 38), (38, 0)], [(0, 9), (0, 0)]]<O_partial />[([306900, 307200], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [300, 0]), ([0, 38], [38, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />2457600<idle />1736704</mac_count></basic_info><energy><total_energy />5460491.4<mem_energy_breakdown><W />[4.3, 116.5, 127.9]<I />[9.0, 317.1, 532.7]<O />[215.2, 7.4, 12.5]</mem_energy_breakdown><MAC_energy><active_MAC />5372313.6<idle_MAC />86835.2<total />5459148.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3947<utilization_without_data_loading />0.5859<utilization_spatial />0.5859<utilization_temporal_with_data_loading />0.6736<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />6081<latency_cycle_without_data_loading />4096<ideal_computing_cycle />4096<data_loading><load_cycle_total />1985<load_cycle_individual />{'W': [1, 384, 0], 'I': [2, 1600, 0]}<load_cycle_combined />{'W': 384, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4095], [-4092, -3069], [-4096, -4096]], 'I': [[-4095], [-4092, -2046], [-4096, -4096]], 'O': [[-4096], [-4096, -4058], [-4058, -4087]]}<mem_stall_cycle_shared />{'W': [[-4095], [-4092, 0], [0, 0]], 'I': [[-4095], [-4092, 0], [0, 0]], 'O': [[-4096], [-4096, -4058], [-4058, -4087]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 196608, 196608], 'I': [32, 819200, 819200], 'O': [16, 19200, 19200], 'O_partial': [16, 0, 0], 'O_final': [0, 19200, 19200]}<data_size_each_level_total />{'W': [384, 196608, 196608], 'I': [800, 819200, 819200], 'O': [9600, 19200, 19200]}<loop_cycles_each_level />{'W': [4, 4096, 4096], 'I': [4, 4096, 4096], 'O': [2048, 4096, 4096]}<top_ir_loop_size />{'W': [1, 2, 1], 'I': [1, 1, 1], 'O': [1024, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [96.0, 48.0], [48.0, 48.0]], 'I': [[8.0, 8.0], [200.0, 200.0], [200.0, 200.0]], 'O': [[8.0, 0.0], [4.7, 4.7], [4.7, 4.7]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [96.0, 96.0], [96.0, 48.0]], 'I': [[8.0, 8.0], [200.0, 200.0], [200.0, 200.0]], 'O': [[8.0, 8.0], [4800.0, 4.7], [4.7, 4.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [96.0, 48.0], [48.0, 0]], 'I': [[8.0, 8.0], [200.0, 200.0], [200.0, 0]], 'O': [[8.0, 0.0], [4.7, 4.7], [4.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [300.7, 252.7], [248.0, 4.7]], 'I': [[8.0, 8.0], [300.7, 252.7], [248.0, 4.7]], 'O': [[8.0, 0.0], [300.7, 252.7], [248.0, 4.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4096], [4, 4, 1024], [4096, 4096, 1]], 'I': [[1, 1, 4096], [4, 4, 1024], [4096, 4096, 1]], 'O': [[1, 1, 4096], [2048, 2048, 2], [4096, 4096, 1]]}<trans_time_real />{'W': [[0, 1, 4096], [[0, 4, 1024], [1, 4, 1024]], [[384, 4096, 1], [96, 4096, 1]]], 'I': [[0, 1, 4096], [[0, 4, 1024], [2, 4, 1024]], [[1600, 4096, 1], [400, 4096, 1]]], 'O': [[0, 1, 4096], [[0, 2048, 2], [19, 2048, 2]], [[38, 4096, 1], [9, 4096, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, -3], [-3712, -4000]], 'I': [[-1], [-4, -2], [-2496, -3696]], 'O': [[-1], [-2048, -2029], [-4058, -4087]]}<single_stall_count />{'W': [4095, 1023, 0], 'I': [4095, 1023, 0], 'O': [4096, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [38, 0]}, 1: {'W': [1023, 0], 'I': [2046, 0], 'O': [38, 38]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4096, -4096], [-4058, -4096]], 1: [[-1027, -4096], [-4058, -4058]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>