# Md Zesun Ahmed Mia

## Device-Circuit Co-Design | Spintronics | Neuromorphic Systems

Research engineer specializing in device-circuit co-design for spintronic and neuromorphic systems.
Expertise in EDA tools, TCAD simulation, and practical hardware prototyping.

## Education



08/2022
08/2027
(Expected)


08/2022
08/2024


02/2015
04/2019


05/2024
07/2024



Ph.D. in Electrical Engineering, Pennsylvania State University, State College,
PA, USA, CGPA: 4.00/4.00
Advisor: Dr. Abhronil Sengupta


M.S. in Electrical Engineering, Pennsylvania State University, State College, PA,
USA, CGPA: 4.00/4.00
Thesis: Neuromorphic Computing for Lifelong Learning


B.Sc. in Electrical and Electronic Engineering, Bangladesh University of Engineering & Technology (BUET), Dhaka, Bangladesh, CGPA: 3.81/4.00

## Experience


Graduate Technical Intern, Intel Corporation, Hillsboro, OR

- Led thin lm deposition process development for advanced memory and logic device
fabrication at cutting-edge technology nodes.

- Applied AI-driven analysis to correlate material properties with device performance, enabling data-driven device design optimization.




     - Investigated novel process integration approaches for next-generation device architectures, supporting enhanced device reliability and performance.
08/2022 Graduate Research Assistant, Penn State, State College, PA
Present  


Graduate Research Assistant, Penn State, State College, PA




- Designed and characterized circuits using custom spintronic and ferroelectric devices.



02/2021
08/2022


09/2020
07/2021


Device &

Circuit


DTCO &

STCO




- Research in neuromorphic computing, ML hardware, and device-circuit co-design.


Lecturer, University of Liberal Arts Bangladesh (ULAB), Dhaka, Bangladesh

- Taught undergraduate courses: Digital Circuit Design, Device Physics, Power Electronics.

- Developed lab modules and supervised projects on semiconductor devices and circuits.


R&D Engineer, SEMWAVES Ltd., London, UK, part-time

- Designed and implemented a 50 KW solar-hydro hybrid system (Bangladesh).

- Led device selection, system integration, and performance optimization.

## Technical Skills


Spintronic/neuromorphic hardware, SNNs, advanced memory, process integration,
TCAD, compact modeling, parameter extraction, Verilog-A


Design-technology and system-technology co-optimization, cross-layer PPA,
process-aware design, system-architecture codesign



EDA/Sim. TCAD, Cadence Virtuoso, Spectre, HSPICE, COMSOL, MATLAB, Python, ModelSim, Synopsys (Design Compiler, PrimeTime, VCS)


� [814-280-7244](tel:8142807244)  � [zesun.ahmed@psu.edu](mailto:zesun.ahmed@psu.edu)  � [zesun33.github.io](https://zesun33.github.io)
� [zesun-ahmed](https://www.linkedin.com/in/zesun-ahmed)  � [zesun33](https://github.com/zesun33) 1/2


Programming Python, MATLAB, Verilog, Shell, C/C++, Bash, Linux/Unix
ML/AI Tools PyTorch, TensorFlow, Data Visualization, Pandas, NumPy, JMP, Jupyter, LaTeX


Agentic AI Advanced use of generative and agentic AI tools (Cursor, Copilot, VSCode, Cline,
ChatGPT Agents) for research, design, and code development. Skilled in prompt
engineering, integrating AI assistants, and agent-based workows.



Hardware &

Fabrication



PCB design, Lab Instrumentation, Oscilloscope, Signal Generator, Lithography,
Etching, Deposition (CVD, HDP-CVD, Sputtering), E-beam



Collaboration Git, Slack, Microsoft Oce, Google Workspace

## Projects



Astromorphic
Transformer


Spintronic
Device-Based

Memory


MIPS Micro
processor
Design



Lead Student Researcher, 20222025. Developed a neuromorphic algorithmic framework for transformer models with astrocytic memory, enabling biologically inspired
[sequence learning. See publication: [IEEE TCDS].](https://ieeexplore.ieee.org/document/10976578/)


Lead Student Researcher, 2023Present. Led the fabrication and comprehensive
characterization of spintronic memory arrays for machine learning systems, advancing non-volatile memory technologies to enhance computational performance.


Lead Student Researcher, 20182019. Designed and implemented a 5-stage
pipelined MIPS microprocessor in Verilog, supporting instruction/data memory, forwarding, and hazard detection. Veried functionality through simulation and synthesized for FPGA deployment.

## Select Publications




[1] Md Zesun Ahmed Mia, Malyaban Bal, and Abhronil Sengupta. Delving deeper into astromorphic transformers.
In: IEEE Transactions on Cognitive and Developmental Systems (2025).


[2] Md Zesun Ahmed Mia et al. Impact of Doping and Defects on Thermal Transport of Monolayer GaN Nanoribbons: A Molecular Dynamics Simulation Study. In: 2024 13th International Conference on Electrical and
Computer Engineering (ICECE). IEEE. 2024, pp. 685690.


[3] Tao Zhang et al. Self-sensitizable neuromorphic device based on adaptive hydrogen gradient. In: Matter 7.5
(2024), pp. 17991816.


[4] KM Ashraful Hoque Fahim et al. Study of 3-nm Cylindrical GAAFETs with Variations in High-k Dielectric
Gate-oxide Materials. In: 2022 IEEE Symposium on Industrial Electronics & Applications (ISIEA). IEEE. 2022,
pp. 15.

## Recognitions


      - The Wormley Family Graduate Fellowship, Harry G. Miller Fellowships in Engineering (2025)

      - Arthur Waynick Graduate Scholarship (2024)

      - Milton and Albertha Langdon Memorial Fellowship (2023)

      - Melvin P. Bloom Memorial Fellowship (2022)

## Professional Aliations


      - Reviewer, Design Automation Conference (DAC) 2025, IEEE MWSCAS 2025, IACCESS 2024

      - Student Member, IEEE (2015-Present)

      - Executive Member, EDS, IEEE Bangladesh Section (2021-2022)


� [814-280-7244](tel:8142807244)  � [zesun.ahmed@psu.edu](mailto:zesun.ahmed@psu.edu)  � [zesun33.github.io](https://zesun33.github.io)
� [zesun-ahmed](https://www.linkedin.com/in/zesun-ahmed)  � [zesun33](https://github.com/zesun33) 2/2


