RAM 
Static RAM (Register/Latch)
Data stores for forever unless switch is off 
Dynamic RAM (RAM)
Data stores for a short time(Capacitor/Charge and Discharge + Resistor) 
keep Refreshing Writing and Reading

RAM + Inverter + Tri-State Buffer 
Some Output are inverted (unique design) for example RAM
therefore we need Inverter to re-invert the Output 

Address Decode Logic 
It represents which Row/Byte is used 
              
Address 0 0 0 0  activates ROW 0
Address 1 0 0 0  activates ROW 1




