#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555c2d3c6220 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x555c2d2270b0 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x555c2d2270f0 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x555c2d286990 .functor BUFZ 8, L_0x555c2d4150a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555c2d286cc0 .functor BUFZ 8, L_0x555c2d415360, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555c2d36bc90_0 .net *"_s0", 7 0, L_0x555c2d4150a0;  1 drivers
v0x555c2d36d030_0 .net *"_s10", 7 0, L_0x555c2d415430;  1 drivers
L_0x7f613c35a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d36e290_0 .net *"_s13", 1 0, L_0x7f613c35a060;  1 drivers
v0x555c2d3989f0_0 .net *"_s2", 7 0, L_0x555c2d4151a0;  1 drivers
L_0x7f613c35a018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d37ae20_0 .net *"_s5", 1 0, L_0x7f613c35a018;  1 drivers
v0x555c2d389840_0 .net *"_s8", 7 0, L_0x555c2d415360;  1 drivers
o0x7f613c3a3138 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x555c2d38a650_0 .net "addr_a", 5 0, o0x7f613c3a3138;  0 drivers
o0x7f613c3a3168 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x555c2d3e69f0_0 .net "addr_b", 5 0, o0x7f613c3a3168;  0 drivers
o0x7f613c3a3198 .functor BUFZ 1, C4<z>; HiZ drive
v0x555c2d3e6ad0_0 .net "clk", 0 0, o0x7f613c3a3198;  0 drivers
o0x7f613c3a31c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555c2d3e6b90_0 .net "din_a", 7 0, o0x7f613c3a31c8;  0 drivers
v0x555c2d3e6c70_0 .net "dout_a", 7 0, L_0x555c2d286990;  1 drivers
v0x555c2d3e6d50_0 .net "dout_b", 7 0, L_0x555c2d286cc0;  1 drivers
v0x555c2d3e6e30_0 .var "q_addr_a", 5 0;
v0x555c2d3e6f10_0 .var "q_addr_b", 5 0;
v0x555c2d3e6ff0 .array "ram", 0 63, 7 0;
o0x7f613c3a32b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555c2d3e70b0_0 .net "we", 0 0, o0x7f613c3a32b8;  0 drivers
E_0x555c2d2b71d0 .event posedge, v0x555c2d3e6ad0_0;
L_0x555c2d4150a0 .array/port v0x555c2d3e6ff0, L_0x555c2d4151a0;
L_0x555c2d4151a0 .concat [ 6 2 0 0], v0x555c2d3e6e30_0, L_0x7f613c35a018;
L_0x555c2d415360 .array/port v0x555c2d3e6ff0, L_0x555c2d415430;
L_0x555c2d415430 .concat [ 6 2 0 0], v0x555c2d3e6f10_0, L_0x7f613c35a060;
S_0x555c2d39e440 .scope module, "testbench" "testbench" 3 5;
 .timescale -9 -12;
v0x555c2d414f10_0 .var "clk", 0 0;
v0x555c2d414fd0_0 .var "rst", 0 0;
S_0x555c2d39fbb0 .scope module, "top" "riscv_top" 3 10, 4 4 0, S_0x555c2d39e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x555c2d3e05a0 .param/l "RAM_ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000010001>;
P_0x555c2d3e05e0 .param/l "SIM" 0 4 6, +C4<00000000000000000000000000000001>;
P_0x555c2d3e0620 .param/l "SYS_CLK_FREQ" 1 4 16, +C4<00000101111101011110000100000000>;
P_0x555c2d3e0660 .param/l "UART_BAUD_RATE" 1 4 17, +C4<00000000000000011100001000000000>;
L_0x555c2d286dd0 .functor BUFZ 1, v0x555c2d414f10_0, C4<0>, C4<0>, C4<0>;
L_0x555c2d415cc0 .functor NOT 1, L_0x555c2d42eee0, C4<0>, C4<0>, C4<0>;
L_0x555c2d416d40 .functor OR 1, v0x555c2d414d40_0, v0x555c2d40ee60_0, C4<0>, C4<0>;
L_0x555c2d42e5d0 .functor BUFZ 1, L_0x555c2d42eee0, C4<0>, C4<0>, C4<0>;
L_0x555c2d42e6e0 .functor BUFZ 8, L_0x555c2d42f050, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f613c35aa80 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x555c2d42e8d0 .functor AND 32, L_0x555c2d42e7a0, L_0x7f613c35aa80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555c2d42eb30 .functor BUFZ 1, L_0x555c2d42e9e0, C4<0>, C4<0>, C4<0>;
L_0x555c2d42ed80 .functor BUFZ 8, L_0x555c2d415b80, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555c2d4122c0_0 .net "EXCLK", 0 0, v0x555c2d414f10_0;  1 drivers
o0x7f613c3a85c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555c2d4123a0_0 .net "Rx", 0 0, o0x7f613c3a85c8;  0 drivers
v0x555c2d412460_0 .net "Tx", 0 0, L_0x555c2d429e80;  1 drivers
L_0x7f613c35a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c2d412530_0 .net/2u *"_s10", 0 0, L_0x7f613c35a1c8;  1 drivers
L_0x7f613c35a210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555c2d4125d0_0 .net/2u *"_s12", 0 0, L_0x7f613c35a210;  1 drivers
v0x555c2d4126b0_0 .net *"_s23", 1 0, L_0x555c2d42e180;  1 drivers
L_0x7f613c35a960 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555c2d412790_0 .net/2u *"_s24", 1 0, L_0x7f613c35a960;  1 drivers
v0x555c2d412870_0 .net *"_s26", 0 0, L_0x555c2d42e2b0;  1 drivers
L_0x7f613c35a9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555c2d412930_0 .net/2u *"_s28", 0 0, L_0x7f613c35a9a8;  1 drivers
L_0x7f613c35a9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c2d412aa0_0 .net/2u *"_s30", 0 0, L_0x7f613c35a9f0;  1 drivers
v0x555c2d412b80_0 .net *"_s38", 31 0, L_0x555c2d42e7a0;  1 drivers
L_0x7f613c35aa38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c2d412c60_0 .net *"_s41", 30 0, L_0x7f613c35aa38;  1 drivers
v0x555c2d412d40_0 .net/2u *"_s42", 31 0, L_0x7f613c35aa80;  1 drivers
v0x555c2d412e20_0 .net *"_s44", 31 0, L_0x555c2d42e8d0;  1 drivers
v0x555c2d412f00_0 .net *"_s5", 1 0, L_0x555c2d415d80;  1 drivers
L_0x7f613c35aac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c2d412fe0_0 .net/2u *"_s50", 0 0, L_0x7f613c35aac8;  1 drivers
L_0x7f613c35ab10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555c2d4130c0_0 .net/2u *"_s52", 0 0, L_0x7f613c35ab10;  1 drivers
v0x555c2d4131a0_0 .net *"_s56", 31 0, L_0x555c2d42ece0;  1 drivers
L_0x7f613c35ab58 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c2d413280_0 .net *"_s59", 14 0, L_0x7f613c35ab58;  1 drivers
L_0x7f613c35a180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555c2d413360_0 .net/2u *"_s6", 1 0, L_0x7f613c35a180;  1 drivers
v0x555c2d413440_0 .net *"_s8", 0 0, L_0x555c2d415e20;  1 drivers
v0x555c2d413500_0 .net "btnC", 0 0, v0x555c2d414fd0_0;  1 drivers
v0x555c2d4135c0_0 .net "clk", 0 0, L_0x555c2d286dd0;  1 drivers
v0x555c2d413660_0 .net "cpu_dbgreg_dout", 31 0, v0x555c2d3f6300_0;  1 drivers
v0x555c2d413720_0 .net "cpu_ram_a", 31 0, v0x555c2d3f33e0_0;  1 drivers
v0x555c2d4137e0_0 .net "cpu_ram_din", 7 0, L_0x555c2d42f180;  1 drivers
v0x555c2d4138f0_0 .net "cpu_ram_dout", 7 0, v0x555c2d3f35a0_0;  1 drivers
v0x555c2d413a00_0 .net "cpu_ram_wr", 0 0, v0x555c2d3f3680_0;  1 drivers
v0x555c2d413af0_0 .net "cpu_rdy", 0 0, L_0x555c2d42eba0;  1 drivers
v0x555c2d413b90_0 .net "cpumc_a", 31 0, L_0x555c2d42ee40;  1 drivers
v0x555c2d413c70_0 .net "cpumc_din", 7 0, L_0x555c2d42f050;  1 drivers
v0x555c2d413d80_0 .net "cpumc_wr", 0 0, L_0x555c2d42eee0;  1 drivers
v0x555c2d413e40_0 .net "hci_active", 0 0, L_0x555c2d42e9e0;  1 drivers
v0x555c2d414110_0 .net "hci_active_out", 0 0, L_0x555c2d42dd90;  1 drivers
v0x555c2d4141b0_0 .net "hci_io_din", 7 0, L_0x555c2d42e6e0;  1 drivers
v0x555c2d414250_0 .net "hci_io_dout", 7 0, v0x555c2d40f550_0;  1 drivers
v0x555c2d4142f0_0 .net "hci_io_en", 0 0, L_0x555c2d42e3a0;  1 drivers
v0x555c2d414390_0 .net "hci_io_full", 0 0, L_0x555c2d416e00;  1 drivers
v0x555c2d414480_0 .net "hci_io_sel", 2 0, L_0x555c2d42e090;  1 drivers
v0x555c2d414520_0 .net "hci_io_wr", 0 0, L_0x555c2d42e5d0;  1 drivers
v0x555c2d4145c0_0 .net "hci_ram_a", 16 0, v0x555c2d40ef00_0;  1 drivers
v0x555c2d414660_0 .net "hci_ram_din", 7 0, L_0x555c2d42ed80;  1 drivers
v0x555c2d414730_0 .net "hci_ram_dout", 7 0, L_0x555c2d42dea0;  1 drivers
v0x555c2d414800_0 .net "hci_ram_wr", 0 0, v0x555c2d40fda0_0;  1 drivers
v0x555c2d4148d0_0 .net "led", 0 0, L_0x555c2d42eb30;  1 drivers
v0x555c2d414970_0 .net "program_finish", 0 0, v0x555c2d40ee60_0;  1 drivers
v0x555c2d414a40_0 .var "q_hci_io_en", 0 0;
v0x555c2d414ae0_0 .net "ram_a", 16 0, L_0x555c2d4160a0;  1 drivers
v0x555c2d414bd0_0 .net "ram_dout", 7 0, L_0x555c2d415b80;  1 drivers
v0x555c2d414c70_0 .net "ram_en", 0 0, L_0x555c2d415f60;  1 drivers
v0x555c2d414d40_0 .var "rst", 0 0;
v0x555c2d414de0_0 .var "rst_delay", 0 0;
E_0x555c2d2b7430 .event posedge, v0x555c2d413500_0, v0x555c2d3e76d0_0;
L_0x555c2d415d80 .part L_0x555c2d42ee40, 16, 2;
L_0x555c2d415e20 .cmp/eq 2, L_0x555c2d415d80, L_0x7f613c35a180;
L_0x555c2d415f60 .functor MUXZ 1, L_0x7f613c35a210, L_0x7f613c35a1c8, L_0x555c2d415e20, C4<>;
L_0x555c2d4160a0 .part L_0x555c2d42ee40, 0, 17;
L_0x555c2d42e090 .part L_0x555c2d42ee40, 0, 3;
L_0x555c2d42e180 .part L_0x555c2d42ee40, 16, 2;
L_0x555c2d42e2b0 .cmp/eq 2, L_0x555c2d42e180, L_0x7f613c35a960;
L_0x555c2d42e3a0 .functor MUXZ 1, L_0x7f613c35a9f0, L_0x7f613c35a9a8, L_0x555c2d42e2b0, C4<>;
L_0x555c2d42e7a0 .concat [ 1 31 0 0], L_0x555c2d42dd90, L_0x7f613c35aa38;
L_0x555c2d42e9e0 .part L_0x555c2d42e8d0, 0, 1;
L_0x555c2d42eba0 .functor MUXZ 1, L_0x7f613c35ab10, L_0x7f613c35aac8, L_0x555c2d42e9e0, C4<>;
L_0x555c2d42ece0 .concat [ 17 15 0 0], v0x555c2d40ef00_0, L_0x7f613c35ab58;
L_0x555c2d42ee40 .functor MUXZ 32, v0x555c2d3f33e0_0, L_0x555c2d42ece0, L_0x555c2d42e9e0, C4<>;
L_0x555c2d42eee0 .functor MUXZ 1, v0x555c2d3f3680_0, v0x555c2d40fda0_0, L_0x555c2d42e9e0, C4<>;
L_0x555c2d42f050 .functor MUXZ 8, v0x555c2d3f35a0_0, L_0x555c2d42dea0, L_0x555c2d42e9e0, C4<>;
L_0x555c2d42f180 .functor MUXZ 8, L_0x555c2d415b80, v0x555c2d40f550_0, v0x555c2d414a40_0, C4<>;
S_0x555c2d399f20 .scope module, "cpu0" "cpu" 4 100, 5 5 0, S_0x555c2d39fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /OUTPUT 32 "dbgreg_dout"
L_0x555c2d416720 .functor OR 1, v0x555c2d3e9480_0, v0x555c2d3edab0_0, C4<0>, C4<0>;
L_0x555c2d4169c0 .functor BUFZ 1, L_0x555c2d416d40, C4<0>, C4<0>, C4<0>;
L_0x555c2d416b40 .functor BUFZ 1, v0x555c2d3e9480_0, C4<0>, C4<0>, C4<0>;
L_0x555c2d416cb0 .functor OR 1, L_0x555c2d416d40, v0x555c2d3f2300_0, C4<0>, C4<0>;
v0x555c2d3f8080_0 .net "clk_in", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d3f8140_0 .net "dbgreg_dout", 31 0, v0x555c2d3f6300_0;  alias, 1 drivers
v0x555c2d3f8230_0 .net "ex_aluop_i", 3 0, v0x555c2d3eab00_0;  1 drivers
v0x555c2d3f8300_0 .net "ex_alusel_i", 2 0, v0x555c2d3eabd0_0;  1 drivers
v0x555c2d3f83f0_0 .net "ex_funct3_i", 2 0, v0x555c2d3eacd0_0;  1 drivers
v0x555c2d3f8550_0 .net "ex_funct3_o", 2 0, v0x555c2d3e92b0_0;  1 drivers
v0x555c2d3f8660_0 .net "ex_imm_i", 31 0, v0x555c2d3eada0_0;  1 drivers
v0x555c2d3f8770_0 .net "ex_jump_enable_o", 0 0, v0x555c2d3e9480_0;  1 drivers
v0x555c2d3f8810_0 .net "ex_jump_pc_i", 31 0, v0x555c2d3eae90_0;  1 drivers
v0x555c2d3f8940_0 .net "ex_jump_pc_o", 31 0, v0x555c2d3e9620_0;  1 drivers
v0x555c2d3f8a00_0 .net "ex_load_enable_o", 0 0, v0x555c2d3e9700_0;  1 drivers
v0x555c2d3f8af0_0 .net "ex_load_store_addr_o", 31 0, v0x555c2d3e97d0_0;  1 drivers
v0x555c2d3f8be0_0 .net "ex_mem_rst_i", 0 0, L_0x555c2d416cb0;  1 drivers
v0x555c2d3f8c80_0 .net "ex_next_pc_i", 31 0, v0x555c2d3eaf60_0;  1 drivers
v0x555c2d3f8d70_0 .net "ex_rd_addr_i", 4 0, v0x555c2d3eb030_0;  1 drivers
v0x555c2d3f8e80_0 .net "ex_rd_addr_o", 4 0, v0x555c2d3e9a40_0;  1 drivers
v0x555c2d3f8f40_0 .net "ex_rd_data_o", 31 0, v0x555c2d3e9b30_0;  1 drivers
v0x555c2d3f9110_0 .net "ex_rd_ready_o", 0 0, v0x555c2d3e9c00_0;  1 drivers
v0x555c2d3f9200_0 .net "ex_rd_write_enable_i", 0 0, v0x555c2d3eb100_0;  1 drivers
v0x555c2d3f92f0_0 .net "ex_rd_write_enable_o", 0 0, v0x555c2d3e9e70_0;  1 drivers
v0x555c2d3f93e0_0 .net "ex_rs1_data_i", 31 0, v0x555c2d3eb1d0_0;  1 drivers
v0x555c2d3f94f0_0 .net "ex_rs2_data_i", 31 0, v0x555c2d3eb2a0_0;  1 drivers
v0x555c2d3f9600_0 .net "ex_stall_enable_i", 0 0, L_0x555c2d416540;  1 drivers
v0x555c2d3f96f0_0 .net "ex_store_data_o", 31 0, v0x555c2d3ea1c0_0;  1 drivers
v0x555c2d3f9800_0 .net "ex_store_enable_o", 0 0, v0x555c2d3ea2b0_0;  1 drivers
v0x555c2d3f98f0_0 .net "id_aluop_o", 3 0, v0x555c2d3ed650_0;  1 drivers
v0x555c2d3f9a00_0 .net "id_alusel_o", 2 0, v0x555c2d3ed710_0;  1 drivers
v0x555c2d3f9b10_0 .net "id_ex_jump_rst", 0 0, L_0x555c2d416b40;  1 drivers
v0x555c2d3f9bb0_0 .net "id_funct3_o", 2 0, v0x555c2d3ed7b0_0;  1 drivers
v0x555c2d3f9ca0_0 .net "id_imm_o", 31 0, v0x555c2d3ed8f0_0;  1 drivers
v0x555c2d3f9db0_0 .net "id_inst_i", 31 0, v0x555c2d3ec6f0_0;  1 drivers
v0x555c2d3f9ec0_0 .net "id_jump_enable_o", 0 0, v0x555c2d3edab0_0;  1 drivers
v0x555c2d3f9f60_0 .net "id_jump_pc_o", 31 0, v0x555c2d3edb50_0;  1 drivers
v0x555c2d3fa050_0 .net "id_next_pc_i", 31 0, v0x555c2d3ec7d0_0;  1 drivers
v0x555c2d3fa160_0 .net "id_next_pc_o", 31 0, v0x555c2d3edeb0_0;  1 drivers
v0x555c2d3fa270_0 .net "id_rd_addr_o", 4 0, v0x555c2d3ee1c0_0;  1 drivers
v0x555c2d3fa380_0 .net "id_rd_write_enable_o", 0 0, v0x555c2d3ee6a0_0;  1 drivers
v0x555c2d3fa470_0 .net "id_rs1_addr_o", 4 0, v0x555c2d3ee770_0;  1 drivers
v0x555c2d3fa580_0 .net "id_rs1_data_i", 31 0, v0x555c2d3f6e00_0;  1 drivers
v0x555c2d3fa690_0 .net "id_rs1_data_o", 31 0, v0x555c2d3ee910_0;  1 drivers
v0x555c2d3fa7a0_0 .net "id_rs1_read_enable_o", 0 0, v0x555c2d3eea00_0;  1 drivers
v0x555c2d3fa890_0 .net "id_rs2_addr_o", 4 0, v0x555c2d3eeaa0_0;  1 drivers
v0x555c2d3fa9a0_0 .net "id_rs2_data_i", 31 0, v0x555c2d3f7100_0;  1 drivers
v0x555c2d3faab0_0 .net "id_rs2_data_o", 31 0, v0x555c2d3eec60_0;  1 drivers
v0x555c2d3fabc0_0 .net "id_rs2_read_enable_o", 0 0, v0x555c2d3eed50_0;  1 drivers
v0x555c2d3facb0_0 .net "id_stall_enable_i", 0 0, L_0x555c2d4163a0;  1 drivers
v0x555c2d3fada0_0 .net "id_stall_req_o", 0 0, v0x555c2d3eedf0_0;  1 drivers
v0x555c2d3fae40_0 .net "id_stall_req_resume", 0 0, v0x555c2d3f2300_0;  1 drivers
v0x555c2d3faf30_0 .net "if_from_ram_enable_o", 0 0, v0x555c2d3ef850_0;  1 drivers
v0x555c2d3fb020_0 .net "if_id_rst_i", 0 0, L_0x555c2d4169c0;  1 drivers
v0x555c2d3fb0c0_0 .net "if_inst_i", 31 0, v0x555c2d3f2470_0;  1 drivers
v0x555c2d3fb1b0_0 .net "if_inst_o", 31 0, v0x555c2d3ef9f0_0;  1 drivers
v0x555c2d3fb2c0_0 .net "if_inst_ready_i", 0 0, v0x555c2d3f2540_0;  1 drivers
v0x555c2d3fb3b0_0 .net "if_inst_ready_o", 0 0, v0x555c2d3efb90_0;  1 drivers
v0x555c2d3fb4a0_0 .net "if_next_pc_o", 31 0, v0x555c2d3efd60_0;  1 drivers
v0x555c2d3fb5b0_0 .net "if_pc_enable_i", 0 0, v0x555c2d3f5780_0;  1 drivers
v0x555c2d3fb6a0_0 .net "if_pc_i", 31 0, v0x555c2d3f5940_0;  1 drivers
v0x555c2d3fb7b0_0 .net "if_pc_jump_enable_i", 0 0, v0x555c2d3f5870_0;  1 drivers
v0x555c2d3fb8a0_0 .net "if_pc_jump_enable_o", 0 0, v0x555c2d3f0060_0;  1 drivers
v0x555c2d3fb990_0 .net "if_pc_o", 31 0, v0x555c2d3f0120_0;  1 drivers
v0x555c2d3fbaa0_0 .net "if_stall_enable_i", 0 0, L_0x555c2d416230;  1 drivers
v0x555c2d3fbb90_0 .net "if_stall_req_o", 0 0, v0x555c2d3f0200_0;  1 drivers
v0x555c2d3fbc80_0 .net "io_buffer_full", 0 0, L_0x555c2d416e00;  alias, 1 drivers
v0x555c2d3fbd40_0 .net "is_if_output", 0 0, v0x555c2d3f2840_0;  1 drivers
v0x555c2d3fbe30_0 .net "is_mem_output", 0 0, v0x555c2d3f2910_0;  1 drivers
v0x555c2d3fc2e0_0 .net "last_is_load", 0 0, v0x555c2d3ebd80_0;  1 drivers
v0x555c2d3fc3d0_0 .net "last_load_rd_addr", 4 0, v0x555c2d3ebe40_0;  1 drivers
v0x555c2d3fc4c0_0 .net "mem_a", 31 0, v0x555c2d3f33e0_0;  alias, 1 drivers
v0x555c2d3fc560_0 .net "mem_din", 7 0, L_0x555c2d42f180;  alias, 1 drivers
v0x555c2d3fc600_0 .net "mem_dout", 7 0, v0x555c2d3f35a0_0;  alias, 1 drivers
v0x555c2d3fc6a0_0 .net "mem_funct3_i", 2 0, v0x555c2d3e7eb0_0;  1 drivers
v0x555c2d3fc790_0 .net "mem_load_data_i", 31 0, v0x555c2d3f29b0_0;  1 drivers
v0x555c2d3fc880_0 .net "mem_load_store_addr_i", 31 0, v0x555c2d3e7f90_0;  1 drivers
v0x555c2d3fc970_0 .net "mem_load_store_ready_i", 0 0, v0x555c2d3f2b20_0;  1 drivers
v0x555c2d3fca60_0 .net "mem_load_store_type_i", 1 0, v0x555c2d3e8070_0;  1 drivers
v0x555c2d3fcb50_0 .net "mem_rd_addr_i", 4 0, v0x555c2d3e8150_0;  1 drivers
v0x555c2d3fcc40_0 .net "mem_rd_addr_o", 4 0, v0x555c2d3f47f0_0;  1 drivers
v0x555c2d3fcce0_0 .net "mem_rd_data_i", 31 0, v0x555c2d3e8230_0;  1 drivers
v0x555c2d3fcdd0_0 .net "mem_rd_data_o", 31 0, v0x555c2d3f4980_0;  1 drivers
v0x555c2d3fce70_0 .net "mem_rd_write_enable_i", 0 0, v0x555c2d3e8310_0;  1 drivers
v0x555c2d3fcf60_0 .net "mem_rd_write_enable_o", 0 0, v0x555c2d3f4ba0_0;  1 drivers
v0x555c2d3fd000_0 .net "mem_stall_enable_i", 0 0, L_0x555c2d4165f0;  1 drivers
v0x555c2d3fd0f0_0 .net "mem_stall_req_o", 0 0, v0x555c2d3f4c40_0;  1 drivers
v0x555c2d3fd1e0_0 .net "mem_store_data_i", 31 0, v0x555c2d3e83d0_0;  1 drivers
v0x555c2d3fd2d0_0 .net "mem_wr", 0 0, v0x555c2d3f3680_0;  alias, 1 drivers
v0x555c2d3fd370_0 .net "mem_wr_enable_i", 0 0, v0x555c2d3e8570_0;  1 drivers
v0x555c2d3fd460_0 .net "mem_wr_enable_o", 0 0, v0x555c2d3f4d80_0;  1 drivers
v0x555c2d3fd550_0 .net "mem_wr_i", 0 0, v0x555c2d3e84b0_0;  1 drivers
v0x555c2d3fd640_0 .net "mem_wr_o", 0 0, v0x555c2d3f4f20_0;  1 drivers
v0x555c2d3fd730_0 .net "memctrl_off", 0 0, v0x555c2d3f2ee0_0;  1 drivers
v0x555c2d3fd7d0_0 .net "pcreg_jump_enable_i", 0 0, L_0x555c2d416720;  1 drivers
v0x555c2d3fd870_0 .net "pcreg_jump_pc_i", 31 0, L_0x555c2d416880;  1 drivers
v0x555c2d3fd910_0 .net "rdy_in", 0 0, L_0x555c2d42eba0;  alias, 1 drivers
v0x555c2d3fd9b0_0 .net "rst_in", 0 0, L_0x555c2d416d40;  1 drivers
v0x555c2d3fda50_0 .net "wb_rd_addr_i", 4 0, v0x555c2d3f0c90_0;  1 drivers
v0x555c2d3fdb40_0 .net "wb_rd_data_i", 31 0, v0x555c2d3f0d30_0;  1 drivers
v0x555c2d3fdc30_0 .net "wb_rd_write_enable_i", 0 0, v0x555c2d3f0e80_0;  1 drivers
v0x555c2d3fdd20_0 .net "wb_stall_enable_i", 0 0, L_0x555c2d416660;  1 drivers
L_0x555c2d416880 .functor MUXZ 32, v0x555c2d3edb50_0, v0x555c2d3e9620_0, v0x555c2d3e9480_0, C4<>;
S_0x555c2d3b8a00 .scope module, "ex_mem" "EX_MEM" 5 385, 6 131 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 32 "ex_rd_data"
    .port_info 5 /INPUT 32 "ex_store_data"
    .port_info 6 /INPUT 1 "ex_load_enable"
    .port_info 7 /INPUT 1 "ex_store_enable"
    .port_info 8 /INPUT 32 "ex_load_store_addr"
    .port_info 9 /INPUT 3 "ex_funct3"
    .port_info 10 /INPUT 5 "ex_rd_addr"
    .port_info 11 /INPUT 1 "ex_rd_write_enable"
    .port_info 12 /OUTPUT 1 "mem_wr_enable"
    .port_info 13 /OUTPUT 1 "mem_wr"
    .port_info 14 /OUTPUT 3 "mem_funct3"
    .port_info 15 /OUTPUT 5 "mem_rd_addr"
    .port_info 16 /OUTPUT 1 "mem_rd_write_enable"
    .port_info 17 /OUTPUT 32 "mem_rd_data"
    .port_info 18 /OUTPUT 32 "mem_load_store_addr"
    .port_info 19 /OUTPUT 2 "mem_load_store_type"
    .port_info 20 /OUTPUT 32 "mem_store_data"
v0x555c2d3e76d0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d3e77b0_0 .net "ex_funct3", 2 0, v0x555c2d3e92b0_0;  alias, 1 drivers
v0x555c2d3e7890_0 .net "ex_load_enable", 0 0, v0x555c2d3e9700_0;  alias, 1 drivers
v0x555c2d3e7960_0 .net "ex_load_store_addr", 31 0, v0x555c2d3e97d0_0;  alias, 1 drivers
v0x555c2d3e7a40_0 .net "ex_rd_addr", 4 0, v0x555c2d3e9a40_0;  alias, 1 drivers
v0x555c2d3e7b70_0 .net "ex_rd_data", 31 0, v0x555c2d3e9b30_0;  alias, 1 drivers
v0x555c2d3e7c50_0 .net "ex_rd_write_enable", 0 0, v0x555c2d3e9e70_0;  alias, 1 drivers
v0x555c2d3e7d10_0 .net "ex_store_data", 31 0, v0x555c2d3ea1c0_0;  alias, 1 drivers
v0x555c2d3e7df0_0 .net "ex_store_enable", 0 0, v0x555c2d3ea2b0_0;  alias, 1 drivers
v0x555c2d3e7eb0_0 .var "mem_funct3", 2 0;
v0x555c2d3e7f90_0 .var "mem_load_store_addr", 31 0;
v0x555c2d3e8070_0 .var "mem_load_store_type", 1 0;
v0x555c2d3e8150_0 .var "mem_rd_addr", 4 0;
v0x555c2d3e8230_0 .var "mem_rd_data", 31 0;
v0x555c2d3e8310_0 .var "mem_rd_write_enable", 0 0;
v0x555c2d3e83d0_0 .var "mem_store_data", 31 0;
v0x555c2d3e84b0_0 .var "mem_wr", 0 0;
v0x555c2d3e8570_0 .var "mem_wr_enable", 0 0;
v0x555c2d3e8630_0 .net "rdy", 0 0, L_0x555c2d42eba0;  alias, 1 drivers
v0x555c2d3e86f0_0 .net "rst", 0 0, L_0x555c2d416cb0;  alias, 1 drivers
v0x555c2d3e87b0_0 .net "stall_enable", 0 0, L_0x555c2d4165f0;  alias, 1 drivers
E_0x555c2d2b4d00 .event posedge, v0x555c2d3e76d0_0;
S_0x555c2d3ba170 .scope module, "excution" "Execution" 5 355, 7 1 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1_data_i"
    .port_info 1 /INPUT 32 "rs2_data_i"
    .port_info 2 /INPUT 4 "aluop_i"
    .port_info 3 /INPUT 3 "alusel_i"
    .port_info 4 /INPUT 3 "funct3_i"
    .port_info 5 /INPUT 32 "imm_i"
    .port_info 6 /INPUT 5 "rd_addr_i"
    .port_info 7 /INPUT 1 "rd_write_enable_i"
    .port_info 8 /INPUT 32 "next_pc_i"
    .port_info 9 /INPUT 32 "jump_pc_i"
    .port_info 10 /OUTPUT 32 "store_data_o"
    .port_info 11 /OUTPUT 1 "load_enable_o"
    .port_info 12 /OUTPUT 1 "store_enable_o"
    .port_info 13 /OUTPUT 32 "load_store_addr_o"
    .port_info 14 /OUTPUT 3 "funct3_o"
    .port_info 15 /OUTPUT 1 "rd_write_enable_o"
    .port_info 16 /OUTPUT 32 "rd_data_o"
    .port_info 17 /OUTPUT 5 "rd_addr_o"
    .port_info 18 /OUTPUT 1 "rd_ready_o"
    .port_info 19 /OUTPUT 32 "jump_pc_o"
    .port_info 20 /OUTPUT 1 "jump_enable_o"
v0x555c2d3e8f70_0 .net "aluop_i", 3 0, v0x555c2d3eab00_0;  alias, 1 drivers
v0x555c2d3e9050_0 .net "alusel_i", 2 0, v0x555c2d3eabd0_0;  alias, 1 drivers
v0x555c2d3e9130_0 .var "cond", 0 0;
v0x555c2d3e91d0_0 .net "funct3_i", 2 0, v0x555c2d3eacd0_0;  alias, 1 drivers
v0x555c2d3e92b0_0 .var "funct3_o", 2 0;
v0x555c2d3e93c0_0 .net "imm_i", 31 0, v0x555c2d3eada0_0;  alias, 1 drivers
v0x555c2d3e9480_0 .var "jump_enable_o", 0 0;
v0x555c2d3e9540_0 .net "jump_pc_i", 31 0, v0x555c2d3eae90_0;  alias, 1 drivers
v0x555c2d3e9620_0 .var "jump_pc_o", 31 0;
v0x555c2d3e9700_0 .var "load_enable_o", 0 0;
v0x555c2d3e97d0_0 .var "load_store_addr_o", 31 0;
v0x555c2d3e98a0_0 .net "next_pc_i", 31 0, v0x555c2d3eaf60_0;  alias, 1 drivers
v0x555c2d3e9960_0 .net "rd_addr_i", 4 0, v0x555c2d3eb030_0;  alias, 1 drivers
v0x555c2d3e9a40_0 .var "rd_addr_o", 4 0;
v0x555c2d3e9b30_0 .var "rd_data_o", 31 0;
v0x555c2d3e9c00_0 .var "rd_ready_o", 0 0;
v0x555c2d3e9ca0_0 .net "rd_write_enable_i", 0 0, v0x555c2d3eb100_0;  alias, 1 drivers
v0x555c2d3e9e70_0 .var "rd_write_enable_o", 0 0;
v0x555c2d3e9f40_0 .var "res", 31 0;
v0x555c2d3ea000_0 .net "rs1_data_i", 31 0, v0x555c2d3eb1d0_0;  alias, 1 drivers
v0x555c2d3ea0e0_0 .net "rs2_data_i", 31 0, v0x555c2d3eb2a0_0;  alias, 1 drivers
v0x555c2d3ea1c0_0 .var "store_data_o", 31 0;
v0x555c2d3ea2b0_0 .var "store_enable_o", 0 0;
E_0x555c2d2b5110 .event edge, v0x555c2d3e9050_0, v0x555c2d3e9130_0, v0x555c2d3e9540_0, v0x555c2d3e9f40_0;
E_0x555c2d3e0aa0/0 .event edge, v0x555c2d3e91d0_0, v0x555c2d3e9960_0, v0x555c2d3e9ca0_0, v0x555c2d3e7c50_0;
E_0x555c2d3e0aa0/1 .event edge, v0x555c2d3e9050_0, v0x555c2d3e93c0_0, v0x555c2d3e9540_0, v0x555c2d3e98a0_0;
E_0x555c2d3e0aa0/2 .event edge, v0x555c2d3e9f40_0, v0x555c2d3ea0e0_0;
E_0x555c2d3e0aa0 .event/or E_0x555c2d3e0aa0/0, E_0x555c2d3e0aa0/1, E_0x555c2d3e0aa0/2;
E_0x555c2d3e8e70 .event edge, v0x555c2d3e8f70_0, v0x555c2d3ea000_0, v0x555c2d3ea0e0_0;
E_0x555c2d3e8ed0 .event edge, v0x555c2d3e8f70_0, v0x555c2d3ea000_0, v0x555c2d3ea0e0_0, v0x555c2d3e93c0_0;
S_0x555c2d3c1920 .scope module, "id_ex" "ID_EX" 5 319, 6 27 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 1 "jump_rst"
    .port_info 5 /INPUT 32 "id_rs1_data"
    .port_info 6 /INPUT 32 "id_rs2_data"
    .port_info 7 /INPUT 4 "id_aluop"
    .port_info 8 /INPUT 3 "id_alusel"
    .port_info 9 /INPUT 3 "id_funct3"
    .port_info 10 /INPUT 32 "id_imm"
    .port_info 11 /INPUT 5 "id_rd_addr"
    .port_info 12 /INPUT 1 "id_rd_write_enable"
    .port_info 13 /INPUT 32 "id_next_pc"
    .port_info 14 /INPUT 32 "id_jump_pc"
    .port_info 15 /OUTPUT 32 "ex_rs1_data"
    .port_info 16 /OUTPUT 32 "ex_rs2_data"
    .port_info 17 /OUTPUT 4 "ex_aluop"
    .port_info 18 /OUTPUT 3 "ex_alusel"
    .port_info 19 /OUTPUT 3 "ex_funct3"
    .port_info 20 /OUTPUT 32 "ex_imm"
    .port_info 21 /OUTPUT 5 "ex_rd_addr"
    .port_info 22 /OUTPUT 1 "ex_rd_write_enable"
    .port_info 23 /OUTPUT 32 "ex_next_pc"
    .port_info 24 /OUTPUT 32 "ex_jump_pc"
    .port_info 25 /OUTPUT 1 "last_is_load"
    .port_info 26 /OUTPUT 5 "last_load_rd_addr"
v0x555c2d3eaa30_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d3eab00_0 .var "ex_aluop", 3 0;
v0x555c2d3eabd0_0 .var "ex_alusel", 2 0;
v0x555c2d3eacd0_0 .var "ex_funct3", 2 0;
v0x555c2d3eada0_0 .var "ex_imm", 31 0;
v0x555c2d3eae90_0 .var "ex_jump_pc", 31 0;
v0x555c2d3eaf60_0 .var "ex_next_pc", 31 0;
v0x555c2d3eb030_0 .var "ex_rd_addr", 4 0;
v0x555c2d3eb100_0 .var "ex_rd_write_enable", 0 0;
v0x555c2d3eb1d0_0 .var "ex_rs1_data", 31 0;
v0x555c2d3eb2a0_0 .var "ex_rs2_data", 31 0;
v0x555c2d3eb370_0 .net "id_aluop", 3 0, v0x555c2d3ed650_0;  alias, 1 drivers
v0x555c2d3eb410_0 .net "id_alusel", 2 0, v0x555c2d3ed710_0;  alias, 1 drivers
v0x555c2d3eb4d0_0 .net "id_funct3", 2 0, v0x555c2d3ed7b0_0;  alias, 1 drivers
v0x555c2d3eb5b0_0 .net "id_imm", 31 0, v0x555c2d3ed8f0_0;  alias, 1 drivers
v0x555c2d3eb690_0 .net "id_jump_pc", 31 0, v0x555c2d3edb50_0;  alias, 1 drivers
v0x555c2d3eb770_0 .net "id_next_pc", 31 0, v0x555c2d3edeb0_0;  alias, 1 drivers
v0x555c2d3eb960_0 .net "id_rd_addr", 4 0, v0x555c2d3ee1c0_0;  alias, 1 drivers
v0x555c2d3eba40_0 .net "id_rd_write_enable", 0 0, v0x555c2d3ee6a0_0;  alias, 1 drivers
v0x555c2d3ebb00_0 .net "id_rs1_data", 31 0, v0x555c2d3ee910_0;  alias, 1 drivers
v0x555c2d3ebbe0_0 .net "id_rs2_data", 31 0, v0x555c2d3eec60_0;  alias, 1 drivers
v0x555c2d3ebcc0_0 .net "jump_rst", 0 0, L_0x555c2d416b40;  alias, 1 drivers
v0x555c2d3ebd80_0 .var "last_is_load", 0 0;
v0x555c2d3ebe40_0 .var "last_load_rd_addr", 4 0;
v0x555c2d3ebf20_0 .net "rdy", 0 0, L_0x555c2d42eba0;  alias, 1 drivers
v0x555c2d3ebff0_0 .net "rst", 0 0, L_0x555c2d416d40;  alias, 1 drivers
v0x555c2d3ec090_0 .net "stall_enable", 0 0, L_0x555c2d416540;  alias, 1 drivers
S_0x555c2d3c3090 .scope module, "if_id" "IF_ID" 5 256, 6 1 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 32 "if_next_pc"
    .port_info 5 /INPUT 32 "if_inst"
    .port_info 6 /OUTPUT 32 "id_next_pc"
    .port_info 7 /OUTPUT 32 "id_inst"
v0x555c2d3ec5e0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d3ec6f0_0 .var "id_inst", 31 0;
v0x555c2d3ec7d0_0 .var "id_next_pc", 31 0;
v0x555c2d3ec890_0 .net "if_inst", 31 0, v0x555c2d3ef9f0_0;  alias, 1 drivers
v0x555c2d3ec970_0 .net "if_next_pc", 31 0, v0x555c2d3efd60_0;  alias, 1 drivers
v0x555c2d3ecaa0_0 .net "rdy", 0 0, L_0x555c2d42eba0;  alias, 1 drivers
v0x555c2d3ecb90_0 .net "rst", 0 0, L_0x555c2d4169c0;  alias, 1 drivers
v0x555c2d3ecc50_0 .net "stall_enable", 0 0, L_0x555c2d4163a0;  alias, 1 drivers
S_0x555c2d3ece60 .scope module, "inst_decode" "InstDecode" 5 268, 8 1 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "next_pc_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /OUTPUT 1 "stall_req_o"
    .port_info 3 /INPUT 1 "last_is_load_i"
    .port_info 4 /INPUT 5 "last_load_rd_addr_i"
    .port_info 5 /INPUT 1 "stall_req_resume_i"
    .port_info 6 /INPUT 32 "rs1_data_i"
    .port_info 7 /INPUT 32 "rs2_data_i"
    .port_info 8 /OUTPUT 1 "rs1_read_enable_o"
    .port_info 9 /OUTPUT 1 "rs2_read_enable_o"
    .port_info 10 /OUTPUT 5 "rs1_addr_o"
    .port_info 11 /OUTPUT 5 "rs2_addr_o"
    .port_info 12 /INPUT 1 "rd_ready_ex_fw_i"
    .port_info 13 /INPUT 5 "rd_addr_ex_fw_i"
    .port_info 14 /INPUT 32 "rd_data_ex_fw_i"
    .port_info 15 /INPUT 1 "rd_ready_mem_fw_i"
    .port_info 16 /INPUT 5 "rd_addr_mem_fw_i"
    .port_info 17 /INPUT 32 "rd_data_mem_fw_i"
    .port_info 18 /OUTPUT 32 "rs1_data_o"
    .port_info 19 /OUTPUT 32 "rs2_data_o"
    .port_info 20 /OUTPUT 4 "aluop_o"
    .port_info 21 /OUTPUT 3 "alusel_o"
    .port_info 22 /OUTPUT 3 "funct3_o"
    .port_info 23 /OUTPUT 32 "imm_o"
    .port_info 24 /OUTPUT 5 "rd_addr_o"
    .port_info 25 /OUTPUT 1 "rd_write_enable_o"
    .port_info 26 /OUTPUT 32 "next_pc_o"
    .port_info 27 /OUTPUT 32 "jump_pc_o"
    .port_info 28 /OUTPUT 1 "jump_enable_o"
v0x555c2d3ed650_0 .var "aluop_o", 3 0;
v0x555c2d3ed710_0 .var "alusel_o", 2 0;
v0x555c2d3ed7b0_0 .var "funct3_o", 2 0;
v0x555c2d3ed850_0 .var "imm_enable", 0 0;
v0x555c2d3ed8f0_0 .var "imm_o", 31 0;
v0x555c2d3ed9e0_0 .net "inst_i", 31 0, v0x555c2d3ec6f0_0;  alias, 1 drivers
v0x555c2d3edab0_0 .var "jump_enable_o", 0 0;
v0x555c2d3edb50_0 .var "jump_pc_o", 31 0;
v0x555c2d3edc40_0 .net "last_is_load_i", 0 0, v0x555c2d3ebd80_0;  alias, 1 drivers
v0x555c2d3edd10_0 .net "last_load_rd_addr_i", 4 0, v0x555c2d3ebe40_0;  alias, 1 drivers
v0x555c2d3edde0_0 .net "next_pc_i", 31 0, v0x555c2d3ec7d0_0;  alias, 1 drivers
v0x555c2d3edeb0_0 .var "next_pc_o", 31 0;
v0x555c2d3edf80_0 .net "opcode", 6 0, L_0x555c2d416aa0;  1 drivers
v0x555c2d3ee020_0 .net "rd_addr_ex_fw_i", 4 0, v0x555c2d3e9a40_0;  alias, 1 drivers
v0x555c2d3ee0e0_0 .net "rd_addr_mem_fw_i", 4 0, v0x555c2d3f47f0_0;  alias, 1 drivers
v0x555c2d3ee1c0_0 .var "rd_addr_o", 4 0;
v0x555c2d3ee280_0 .net "rd_data_ex_fw_i", 31 0, v0x555c2d3e9b30_0;  alias, 1 drivers
v0x555c2d3ee480_0 .net "rd_data_mem_fw_i", 31 0, v0x555c2d3f4980_0;  alias, 1 drivers
v0x555c2d3ee560_0 .net "rd_ready_ex_fw_i", 0 0, v0x555c2d3e9c00_0;  alias, 1 drivers
v0x555c2d3ee600_0 .net "rd_ready_mem_fw_i", 0 0, v0x555c2d3f4ba0_0;  alias, 1 drivers
v0x555c2d3ee6a0_0 .var "rd_write_enable_o", 0 0;
v0x555c2d3ee770_0 .var "rs1_addr_o", 4 0;
v0x555c2d3ee830_0 .net "rs1_data_i", 31 0, v0x555c2d3f6e00_0;  alias, 1 drivers
v0x555c2d3ee910_0 .var "rs1_data_o", 31 0;
v0x555c2d3eea00_0 .var "rs1_read_enable_o", 0 0;
v0x555c2d3eeaa0_0 .var "rs2_addr_o", 4 0;
v0x555c2d3eeb80_0 .net "rs2_data_i", 31 0, v0x555c2d3f7100_0;  alias, 1 drivers
v0x555c2d3eec60_0 .var "rs2_data_o", 31 0;
v0x555c2d3eed50_0 .var "rs2_read_enable_o", 0 0;
v0x555c2d3eedf0_0 .var "stall_req_o", 0 0;
v0x555c2d3eeeb0_0 .net "stall_req_resume_i", 0 0, v0x555c2d3f2300_0;  alias, 1 drivers
E_0x555c2d3ed2f0/0 .event edge, v0x555c2d3ebd80_0, v0x555c2d3eea00_0, v0x555c2d3ebe40_0, v0x555c2d3ee770_0;
E_0x555c2d3ed2f0/1 .event edge, v0x555c2d3eed50_0, v0x555c2d3eeaa0_0, v0x555c2d3eeeb0_0;
E_0x555c2d3ed2f0 .event/or E_0x555c2d3ed2f0/0, E_0x555c2d3ed2f0/1;
E_0x555c2d3ed390/0 .event edge, v0x555c2d3eed50_0, v0x555c2d3e9c00_0, v0x555c2d3eeaa0_0, v0x555c2d3e7a40_0;
E_0x555c2d3ed390/1 .event edge, v0x555c2d3e7b70_0, v0x555c2d3ee600_0, v0x555c2d3ee0e0_0, v0x555c2d3ee480_0;
E_0x555c2d3ed390/2 .event edge, v0x555c2d3eeb80_0, v0x555c2d3ed850_0, v0x555c2d3eb5b0_0;
E_0x555c2d3ed390 .event/or E_0x555c2d3ed390/0, E_0x555c2d3ed390/1, E_0x555c2d3ed390/2;
E_0x555c2d3ed430/0 .event edge, v0x555c2d3eea00_0, v0x555c2d3e9c00_0, v0x555c2d3ee770_0, v0x555c2d3e7a40_0;
E_0x555c2d3ed430/1 .event edge, v0x555c2d3e7b70_0, v0x555c2d3ee600_0, v0x555c2d3ee0e0_0, v0x555c2d3ee480_0;
E_0x555c2d3ed430/2 .event edge, v0x555c2d3ee830_0;
E_0x555c2d3ed430 .event/or E_0x555c2d3ed430/0, E_0x555c2d3ed430/1, E_0x555c2d3ed430/2;
E_0x555c2d3ed4c0 .event edge, v0x555c2d3ec7d0_0, v0x555c2d3eb5b0_0;
E_0x555c2d3ed550 .event edge, v0x555c2d3ec6f0_0, v0x555c2d3edf80_0;
E_0x555c2d3ed5b0 .event edge, v0x555c2d3ec6f0_0;
L_0x555c2d416aa0 .part v0x555c2d3ec6f0_0, 0, 7;
S_0x555c2d3ef310 .scope module, "inst_fetch" "InstFetch" 5 232, 9 1 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "stall_req_o"
    .port_info 1 /INPUT 1 "pc_enable_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "pc_jump_enable_i"
    .port_info 4 /OUTPUT 1 "if_from_ram_enable_o"
    .port_info 5 /OUTPUT 32 "pc_o"
    .port_info 6 /OUTPUT 1 "pc_jump_enable_o"
    .port_info 7 /INPUT 1 "is_if_output_i"
    .port_info 8 /INPUT 1 "inst_ready_i"
    .port_info 9 /INPUT 32 "inst_i"
    .port_info 10 /OUTPUT 1 "inst_ready_o"
    .port_info 11 /OUTPUT 32 "next_pc_o"
    .port_info 12 /OUTPUT 32 "inst_o"
v0x555c2d3ef850_0 .var "if_from_ram_enable_o", 0 0;
v0x555c2d3ef910_0 .net "inst_i", 31 0, v0x555c2d3f2470_0;  alias, 1 drivers
v0x555c2d3ef9f0_0 .var "inst_o", 31 0;
v0x555c2d3efaf0_0 .net "inst_ready_i", 0 0, v0x555c2d3f2540_0;  alias, 1 drivers
v0x555c2d3efb90_0 .var "inst_ready_o", 0 0;
v0x555c2d3efca0_0 .net "is_if_output_i", 0 0, v0x555c2d3f2840_0;  alias, 1 drivers
v0x555c2d3efd60_0 .var "next_pc_o", 31 0;
v0x555c2d3efe20_0 .net "pc_enable_i", 0 0, v0x555c2d3f5780_0;  alias, 1 drivers
v0x555c2d3efec0_0 .net "pc_i", 31 0, v0x555c2d3f5940_0;  alias, 1 drivers
v0x555c2d3effa0_0 .net "pc_jump_enable_i", 0 0, v0x555c2d3f5870_0;  alias, 1 drivers
v0x555c2d3f0060_0 .var "pc_jump_enable_o", 0 0;
v0x555c2d3f0120_0 .var "pc_o", 31 0;
v0x555c2d3f0200_0 .var "stall_req_o", 0 0;
E_0x555c2d3ef620 .event edge, v0x555c2d3efaf0_0, v0x555c2d3efec0_0, v0x555c2d3ef910_0;
E_0x555c2d3ef6a0 .event edge, v0x555c2d3efaf0_0;
E_0x555c2d3ef700 .event edge, v0x555c2d3ef850_0, v0x555c2d3efec0_0, v0x555c2d3effa0_0;
E_0x555c2d3ef760 .event edge, v0x555c2d3ef850_0, v0x555c2d3efca0_0;
E_0x555c2d3ef7f0 .event edge, v0x555c2d3efe20_0, v0x555c2d3efaf0_0;
S_0x555c2d3f0460 .scope module, "mem_wb" "MEM_WB" 5 435, 6 193 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 32 "mem_rd_data"
    .port_info 5 /INPUT 5 "mem_rd_addr"
    .port_info 6 /INPUT 1 "mem_rd_write_enable"
    .port_info 7 /OUTPUT 32 "wb_rd_data"
    .port_info 8 /OUTPUT 5 "wb_rd_addr"
    .port_info 9 /OUTPUT 1 "wb_rd_write_enable"
v0x555c2d3f06e0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d3f07a0_0 .net "mem_rd_addr", 4 0, v0x555c2d3f47f0_0;  alias, 1 drivers
v0x555c2d3f0890_0 .net "mem_rd_data", 31 0, v0x555c2d3f4980_0;  alias, 1 drivers
v0x555c2d3f0990_0 .net "mem_rd_write_enable", 0 0, v0x555c2d3f4ba0_0;  alias, 1 drivers
v0x555c2d3f0a60_0 .net "rdy", 0 0, L_0x555c2d42eba0;  alias, 1 drivers
v0x555c2d3f0b50_0 .net "rst", 0 0, L_0x555c2d416d40;  alias, 1 drivers
v0x555c2d3f0bf0_0 .net "stall_enable", 0 0, L_0x555c2d416660;  alias, 1 drivers
v0x555c2d3f0c90_0 .var "wb_rd_addr", 4 0;
v0x555c2d3f0d30_0 .var "wb_rd_data", 31 0;
v0x555c2d3f0e80_0 .var "wb_rd_write_enable", 0 0;
S_0x555c2d3f1080 .scope module, "memctrl" "MemCtrl" 5 149, 10 1 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 8 "ram_data_i"
    .port_info 4 /OUTPUT 8 "ram_data_o"
    .port_info 5 /OUTPUT 32 "ram_addr_o"
    .port_info 6 /OUTPUT 1 "ram_wr_o"
    .port_info 7 /OUTPUT 1 "memctrl_off_o"
    .port_info 8 /INPUT 1 "if_from_ram_enable_i"
    .port_info 9 /INPUT 32 "if_pc_i"
    .port_info 10 /INPUT 1 "if_pc_jump_enable_i"
    .port_info 11 /OUTPUT 1 "is_if_output_o"
    .port_info 12 /OUTPUT 1 "if_inst_ready_o"
    .port_info 13 /OUTPUT 32 "if_inst_o"
    .port_info 14 /INPUT 1 "id_stall_req_i"
    .port_info 15 /OUTPUT 1 "id_stall_req_resume_o"
    .port_info 16 /INPUT 1 "mem_wr_enable_i"
    .port_info 17 /INPUT 1 "mem_wr_i"
    .port_info 18 /INPUT 32 "load_store_addr_i"
    .port_info 19 /INPUT 2 "load_store_type_i"
    .port_info 20 /INPUT 32 "store_data_i"
    .port_info 21 /OUTPUT 1 "is_mem_output_o"
    .port_info 22 /OUTPUT 1 "load_store_ready_o"
    .port_info 23 /OUTPUT 32 "load_data_o"
P_0x555c2d3f1200 .param/l "IFout" 0 10 45, +C4<00000000000000000000000000000011>;
P_0x555c2d3f1240 .param/l "LOADout" 0 10 45, +C4<00000000000000000000000000000001>;
P_0x555c2d3f1280 .param/l "NOout" 0 10 45, +C4<00000000000000000000000000000000>;
P_0x555c2d3f12c0 .param/l "OFF" 0 10 42, +C4<00000000000000000000000000000000>;
P_0x555c2d3f1300 .param/l "RW0" 0 10 42, +C4<00000000000000000000000000000001>;
P_0x555c2d3f1340 .param/l "RW1" 0 10 42, +C4<00000000000000000000000000000010>;
P_0x555c2d3f1380 .param/l "RW2" 0 10 42, +C4<00000000000000000000000000000011>;
P_0x555c2d3f13c0 .param/l "RW3" 0 10 42, +C4<00000000000000000000000000000100>;
P_0x555c2d3f1400 .param/l "RW4" 0 10 42, +C4<00000000000000000000000000000101>;
P_0x555c2d3f1440 .param/l "STOREout" 0 10 45, +C4<00000000000000000000000000000010>;
v0x555c2d3f1fe0_0 .var "already_jumped", 0 0;
v0x555c2d3f20a0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d3f2160_0 .var "current_addr", 31 0;
v0x555c2d3f2230_0 .net "id_stall_req_i", 0 0, v0x555c2d3eedf0_0;  alias, 1 drivers
v0x555c2d3f2300_0 .var "id_stall_req_resume_o", 0 0;
v0x555c2d3f23a0_0 .net "if_from_ram_enable_i", 0 0, v0x555c2d3ef850_0;  alias, 1 drivers
v0x555c2d3f2470_0 .var "if_inst_o", 31 0;
v0x555c2d3f2540_0 .var "if_inst_ready_o", 0 0;
v0x555c2d3f2610_0 .net "if_pc_i", 31 0, v0x555c2d3f0120_0;  alias, 1 drivers
v0x555c2d3f2770_0 .net "if_pc_jump_enable_i", 0 0, v0x555c2d3f0060_0;  alias, 1 drivers
v0x555c2d3f2840_0 .var "is_if_output_o", 0 0;
v0x555c2d3f2910_0 .var "is_mem_output_o", 0 0;
v0x555c2d3f29b0_0 .var "load_data_o", 31 0;
v0x555c2d3f2a50_0 .net "load_store_addr_i", 31 0, v0x555c2d3e7f90_0;  alias, 1 drivers
v0x555c2d3f2b20_0 .var "load_store_ready_o", 0 0;
v0x555c2d3f2bc0_0 .net "load_store_type_i", 1 0, v0x555c2d3e8070_0;  alias, 1 drivers
v0x555c2d3f2c90_0 .net "mem_wr_enable_i", 0 0, v0x555c2d3f4d80_0;  alias, 1 drivers
v0x555c2d3f2e40_0 .net "mem_wr_i", 0 0, v0x555c2d3f4f20_0;  alias, 1 drivers
v0x555c2d3f2ee0_0 .var "memctrl_off_o", 0 0;
v0x555c2d3f2fa0_0 .var "next_addr", 31 0;
v0x555c2d3f3080_0 .var "next_already_jumped", 0 0;
v0x555c2d3f3140_0 .var "next_output_state", 2 0;
v0x555c2d3f3220_0 .var "next_state", 3 0;
v0x555c2d3f3300_0 .var "output_state", 2 0;
v0x555c2d3f33e0_0 .var "ram_addr_o", 31 0;
v0x555c2d3f34c0_0 .net "ram_data_i", 7 0, L_0x555c2d42f180;  alias, 1 drivers
v0x555c2d3f35a0_0 .var "ram_data_o", 7 0;
v0x555c2d3f3680_0 .var "ram_wr_o", 0 0;
v0x555c2d3f3740_0 .net "rdy", 0 0, L_0x555c2d42eba0;  alias, 1 drivers
v0x555c2d3f37e0_0 .net "rst", 0 0, L_0x555c2d416d40;  alias, 1 drivers
v0x555c2d3f3880_0 .var "state", 3 0;
v0x555c2d3f3960_0 .net "store_data_i", 31 0, v0x555c2d3e83d0_0;  alias, 1 drivers
E_0x555c2d3f1d40 .event edge, v0x555c2d3f3300_0;
E_0x555c2d3f1dc0/0 .event edge, v0x555c2d3f3300_0, v0x555c2d3f0060_0, v0x555c2d3f1fe0_0, v0x555c2d3f0120_0;
E_0x555c2d3f1dc0/1 .event edge, v0x555c2d3f3880_0, v0x555c2d3f2c90_0, v0x555c2d3e7f90_0, v0x555c2d3ef850_0;
E_0x555c2d3f1dc0/2 .event edge, v0x555c2d3f2160_0;
E_0x555c2d3f1dc0 .event/or E_0x555c2d3f1dc0/0, E_0x555c2d3f1dc0/1, E_0x555c2d3f1dc0/2;
E_0x555c2d3f1e50/0 .event edge, v0x555c2d3f3880_0, v0x555c2d3f3300_0, v0x555c2d3f2c90_0, v0x555c2d3f2e40_0;
E_0x555c2d3f1e50/1 .event edge, v0x555c2d3ef850_0;
E_0x555c2d3f1e50 .event/or E_0x555c2d3f1e50/0, E_0x555c2d3f1e50/1;
E_0x555c2d3f1ec0 .event edge, v0x555c2d3f1fe0_0, v0x555c2d3f3300_0, v0x555c2d3f0060_0, v0x555c2d3f3880_0;
E_0x555c2d3f1f60/0 .event edge, v0x555c2d3f3300_0, v0x555c2d3f0060_0, v0x555c2d3f1fe0_0, v0x555c2d3f3880_0;
E_0x555c2d3f1f60/1 .event edge, v0x555c2d3f2c90_0, v0x555c2d3ef850_0, v0x555c2d3e8070_0;
E_0x555c2d3f1f60 .event/or E_0x555c2d3f1f60/0, E_0x555c2d3f1f60/1;
S_0x555c2d3f3dd0 .scope module, "memory_access" "MemoryAccess" 5 413, 11 1 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable_i"
    .port_info 1 /INPUT 1 "wr_i"
    .port_info 2 /INPUT 3 "funct3_i"
    .port_info 3 /INPUT 5 "rd_addr_i"
    .port_info 4 /INPUT 1 "rd_write_enable_i"
    .port_info 5 /INPUT 32 "rd_data_i"
    .port_info 6 /OUTPUT 1 "stall_req_o"
    .port_info 7 /OUTPUT 1 "wr_enable_o"
    .port_info 8 /OUTPUT 1 "wr_o"
    .port_info 9 /INPUT 1 "is_mem_output_i"
    .port_info 10 /INPUT 1 "load_store_ready_i"
    .port_info 11 /INPUT 32 "load_data_i"
    .port_info 12 /OUTPUT 32 "rd_data_o"
    .port_info 13 /OUTPUT 5 "rd_addr_o"
    .port_info 14 /OUTPUT 1 "rd_write_enable_o"
v0x555c2d3f43c0_0 .net "funct3_i", 2 0, v0x555c2d3e7eb0_0;  alias, 1 drivers
v0x555c2d3f44b0_0 .net "is_mem_output_i", 0 0, v0x555c2d3f2910_0;  alias, 1 drivers
v0x555c2d3f4580_0 .net "load_data_i", 31 0, v0x555c2d3f29b0_0;  alias, 1 drivers
v0x555c2d3f4680_0 .net "load_store_ready_i", 0 0, v0x555c2d3f2b20_0;  alias, 1 drivers
v0x555c2d3f4750_0 .net "rd_addr_i", 4 0, v0x555c2d3e8150_0;  alias, 1 drivers
v0x555c2d3f47f0_0 .var "rd_addr_o", 4 0;
v0x555c2d3f48e0_0 .net "rd_data_i", 31 0, v0x555c2d3e8230_0;  alias, 1 drivers
v0x555c2d3f4980_0 .var "rd_data_o", 31 0;
v0x555c2d3f4a70_0 .net "rd_write_enable_i", 0 0, v0x555c2d3e8310_0;  alias, 1 drivers
v0x555c2d3f4ba0_0 .var "rd_write_enable_o", 0 0;
v0x555c2d3f4c40_0 .var "stall_req_o", 0 0;
v0x555c2d3f4ce0_0 .net "wr_enable_i", 0 0, v0x555c2d3e8570_0;  alias, 1 drivers
v0x555c2d3f4d80_0 .var "wr_enable_o", 0 0;
v0x555c2d3f4e50_0 .net "wr_i", 0 0, v0x555c2d3e84b0_0;  alias, 1 drivers
v0x555c2d3f4f20_0 .var "wr_o", 0 0;
E_0x555c2d3f41d0 .event edge, v0x555c2d3e8570_0, v0x555c2d3f2910_0, v0x555c2d3f2b20_0;
E_0x555c2d3f4250 .event edge, v0x555c2d3e8570_0, v0x555c2d3f2b20_0, v0x555c2d3e84b0_0;
E_0x555c2d3f42b0/0 .event edge, v0x555c2d3e8570_0, v0x555c2d3f2b20_0, v0x555c2d3e84b0_0, v0x555c2d3e7eb0_0;
E_0x555c2d3f42b0/1 .event edge, v0x555c2d3f29b0_0, v0x555c2d3e8230_0;
E_0x555c2d3f42b0 .event/or E_0x555c2d3f42b0/0, E_0x555c2d3f42b0/1;
E_0x555c2d3f4330 .event edge, v0x555c2d3e8150_0, v0x555c2d3e8310_0;
S_0x555c2d3f5190 .scope module, "pc_reg" "PCReg" 5 216, 12 1 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "stall_enable"
    .port_info 4 /INPUT 1 "jump_enable_i"
    .port_info 5 /INPUT 32 "jump_pc_i"
    .port_info 6 /INPUT 1 "inst_ready_i"
    .port_info 7 /OUTPUT 1 "pc_enable_o"
    .port_info 8 /OUTPUT 32 "pc_o"
    .port_info 9 /OUTPUT 1 "pc_jump_enable_o"
v0x555c2d3f5460_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d3f5520_0 .net "inst_ready_i", 0 0, v0x555c2d3efb90_0;  alias, 1 drivers
v0x555c2d3f5610_0 .net "jump_enable_i", 0 0, L_0x555c2d416720;  alias, 1 drivers
v0x555c2d3f56e0_0 .net "jump_pc_i", 31 0, L_0x555c2d416880;  alias, 1 drivers
v0x555c2d3f5780_0 .var "pc_enable_o", 0 0;
v0x555c2d3f5870_0 .var "pc_jump_enable_o", 0 0;
v0x555c2d3f5940_0 .var "pc_o", 31 0;
v0x555c2d3f5a10_0 .net "rdy", 0 0, L_0x555c2d42eba0;  alias, 1 drivers
v0x555c2d3f5ab0_0 .net "rst", 0 0, L_0x555c2d416d40;  alias, 1 drivers
v0x555c2d3f5be0_0 .net "stall_enable", 0 0, L_0x555c2d416230;  alias, 1 drivers
S_0x555c2d3f5da0 .scope module, "register" "Register" 5 195, 13 1 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rs1_enable_i"
    .port_info 3 /INPUT 1 "rs2_enable_i"
    .port_info 4 /INPUT 5 "rs1_addr_i"
    .port_info 5 /INPUT 5 "rs2_addr_i"
    .port_info 6 /OUTPUT 32 "rs1_data_o"
    .port_info 7 /OUTPUT 32 "rs2_data_o"
    .port_info 8 /INPUT 1 "rd_enable_i"
    .port_info 9 /INPUT 5 "rd_addr_i"
    .port_info 10 /INPUT 32 "rd_data_i"
    .port_info 11 /OUTPUT 32 "dbgregs_o"
v0x555c2d3f6240_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d3f6300_0 .var "dbgregs_o", 31 0;
v0x555c2d3f63e0_0 .var/i "i", 31 0;
v0x555c2d3f64d0_0 .net "rd_addr_i", 4 0, v0x555c2d3f0c90_0;  alias, 1 drivers
v0x555c2d3f65c0_0 .net "rd_data_i", 31 0, v0x555c2d3f0d30_0;  alias, 1 drivers
v0x555c2d3f66b0_0 .net "rd_enable_i", 0 0, v0x555c2d3f0e80_0;  alias, 1 drivers
v0x555c2d3f6780 .array "regs", 31 0, 31 0;
v0x555c2d3f6d10_0 .net "rs1_addr_i", 4 0, v0x555c2d3ee770_0;  alias, 1 drivers
v0x555c2d3f6e00_0 .var "rs1_data_o", 31 0;
v0x555c2d3f6f60_0 .net "rs1_enable_i", 0 0, v0x555c2d3eea00_0;  alias, 1 drivers
v0x555c2d3f7030_0 .net "rs2_addr_i", 4 0, v0x555c2d3eeaa0_0;  alias, 1 drivers
v0x555c2d3f7100_0 .var "rs2_data_o", 31 0;
v0x555c2d3f71d0_0 .net "rs2_enable_i", 0 0, v0x555c2d3eed50_0;  alias, 1 drivers
v0x555c2d3f72a0_0 .net "rst", 0 0, L_0x555c2d416d40;  alias, 1 drivers
E_0x555c2d3f5f20/0 .event edge, v0x555c2d3ebff0_0, v0x555c2d3eed50_0, v0x555c2d3eeaa0_0, v0x555c2d3f0c90_0;
v0x555c2d3f6780_0 .array/port v0x555c2d3f6780, 0;
v0x555c2d3f6780_1 .array/port v0x555c2d3f6780, 1;
E_0x555c2d3f5f20/1 .event edge, v0x555c2d3f0e80_0, v0x555c2d3f0d30_0, v0x555c2d3f6780_0, v0x555c2d3f6780_1;
v0x555c2d3f6780_2 .array/port v0x555c2d3f6780, 2;
v0x555c2d3f6780_3 .array/port v0x555c2d3f6780, 3;
v0x555c2d3f6780_4 .array/port v0x555c2d3f6780, 4;
v0x555c2d3f6780_5 .array/port v0x555c2d3f6780, 5;
E_0x555c2d3f5f20/2 .event edge, v0x555c2d3f6780_2, v0x555c2d3f6780_3, v0x555c2d3f6780_4, v0x555c2d3f6780_5;
v0x555c2d3f6780_6 .array/port v0x555c2d3f6780, 6;
v0x555c2d3f6780_7 .array/port v0x555c2d3f6780, 7;
v0x555c2d3f6780_8 .array/port v0x555c2d3f6780, 8;
v0x555c2d3f6780_9 .array/port v0x555c2d3f6780, 9;
E_0x555c2d3f5f20/3 .event edge, v0x555c2d3f6780_6, v0x555c2d3f6780_7, v0x555c2d3f6780_8, v0x555c2d3f6780_9;
v0x555c2d3f6780_10 .array/port v0x555c2d3f6780, 10;
v0x555c2d3f6780_11 .array/port v0x555c2d3f6780, 11;
v0x555c2d3f6780_12 .array/port v0x555c2d3f6780, 12;
v0x555c2d3f6780_13 .array/port v0x555c2d3f6780, 13;
E_0x555c2d3f5f20/4 .event edge, v0x555c2d3f6780_10, v0x555c2d3f6780_11, v0x555c2d3f6780_12, v0x555c2d3f6780_13;
v0x555c2d3f6780_14 .array/port v0x555c2d3f6780, 14;
v0x555c2d3f6780_15 .array/port v0x555c2d3f6780, 15;
v0x555c2d3f6780_16 .array/port v0x555c2d3f6780, 16;
v0x555c2d3f6780_17 .array/port v0x555c2d3f6780, 17;
E_0x555c2d3f5f20/5 .event edge, v0x555c2d3f6780_14, v0x555c2d3f6780_15, v0x555c2d3f6780_16, v0x555c2d3f6780_17;
v0x555c2d3f6780_18 .array/port v0x555c2d3f6780, 18;
v0x555c2d3f6780_19 .array/port v0x555c2d3f6780, 19;
v0x555c2d3f6780_20 .array/port v0x555c2d3f6780, 20;
v0x555c2d3f6780_21 .array/port v0x555c2d3f6780, 21;
E_0x555c2d3f5f20/6 .event edge, v0x555c2d3f6780_18, v0x555c2d3f6780_19, v0x555c2d3f6780_20, v0x555c2d3f6780_21;
v0x555c2d3f6780_22 .array/port v0x555c2d3f6780, 22;
v0x555c2d3f6780_23 .array/port v0x555c2d3f6780, 23;
v0x555c2d3f6780_24 .array/port v0x555c2d3f6780, 24;
v0x555c2d3f6780_25 .array/port v0x555c2d3f6780, 25;
E_0x555c2d3f5f20/7 .event edge, v0x555c2d3f6780_22, v0x555c2d3f6780_23, v0x555c2d3f6780_24, v0x555c2d3f6780_25;
v0x555c2d3f6780_26 .array/port v0x555c2d3f6780, 26;
v0x555c2d3f6780_27 .array/port v0x555c2d3f6780, 27;
v0x555c2d3f6780_28 .array/port v0x555c2d3f6780, 28;
v0x555c2d3f6780_29 .array/port v0x555c2d3f6780, 29;
E_0x555c2d3f5f20/8 .event edge, v0x555c2d3f6780_26, v0x555c2d3f6780_27, v0x555c2d3f6780_28, v0x555c2d3f6780_29;
v0x555c2d3f6780_30 .array/port v0x555c2d3f6780, 30;
v0x555c2d3f6780_31 .array/port v0x555c2d3f6780, 31;
E_0x555c2d3f5f20/9 .event edge, v0x555c2d3f6780_30, v0x555c2d3f6780_31;
E_0x555c2d3f5f20 .event/or E_0x555c2d3f5f20/0, E_0x555c2d3f5f20/1, E_0x555c2d3f5f20/2, E_0x555c2d3f5f20/3, E_0x555c2d3f5f20/4, E_0x555c2d3f5f20/5, E_0x555c2d3f5f20/6, E_0x555c2d3f5f20/7, E_0x555c2d3f5f20/8, E_0x555c2d3f5f20/9;
E_0x555c2d3f60c0/0 .event edge, v0x555c2d3ebff0_0, v0x555c2d3eea00_0, v0x555c2d3ee770_0, v0x555c2d3f0c90_0;
E_0x555c2d3f60c0/1 .event edge, v0x555c2d3f0e80_0, v0x555c2d3f0d30_0, v0x555c2d3f6780_0, v0x555c2d3f6780_1;
E_0x555c2d3f60c0/2 .event edge, v0x555c2d3f6780_2, v0x555c2d3f6780_3, v0x555c2d3f6780_4, v0x555c2d3f6780_5;
E_0x555c2d3f60c0/3 .event edge, v0x555c2d3f6780_6, v0x555c2d3f6780_7, v0x555c2d3f6780_8, v0x555c2d3f6780_9;
E_0x555c2d3f60c0/4 .event edge, v0x555c2d3f6780_10, v0x555c2d3f6780_11, v0x555c2d3f6780_12, v0x555c2d3f6780_13;
E_0x555c2d3f60c0/5 .event edge, v0x555c2d3f6780_14, v0x555c2d3f6780_15, v0x555c2d3f6780_16, v0x555c2d3f6780_17;
E_0x555c2d3f60c0/6 .event edge, v0x555c2d3f6780_18, v0x555c2d3f6780_19, v0x555c2d3f6780_20, v0x555c2d3f6780_21;
E_0x555c2d3f60c0/7 .event edge, v0x555c2d3f6780_22, v0x555c2d3f6780_23, v0x555c2d3f6780_24, v0x555c2d3f6780_25;
E_0x555c2d3f60c0/8 .event edge, v0x555c2d3f6780_26, v0x555c2d3f6780_27, v0x555c2d3f6780_28, v0x555c2d3f6780_29;
E_0x555c2d3f60c0/9 .event edge, v0x555c2d3f6780_30, v0x555c2d3f6780_31;
E_0x555c2d3f60c0 .event/or E_0x555c2d3f60c0/0, E_0x555c2d3f60c0/1, E_0x555c2d3f60c0/2, E_0x555c2d3f60c0/3, E_0x555c2d3f60c0/4, E_0x555c2d3f60c0/5, E_0x555c2d3f60c0/6, E_0x555c2d3f60c0/7, E_0x555c2d3f60c0/8, E_0x555c2d3f60c0/9;
S_0x555c2d3f74f0 .scope module, "stallbus" "StallBus" 5 183, 14 2 0, S_0x555c2d399f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "if_stall_req_i"
    .port_info 1 /INPUT 1 "id_stall_req_i"
    .port_info 2 /INPUT 1 "mem_stall_req_i"
    .port_info 3 /OUTPUT 1 "if_stall_enable_o"
    .port_info 4 /OUTPUT 1 "id_stall_enable_o"
    .port_info 5 /OUTPUT 1 "ex_stall_enable_o"
    .port_info 6 /OUTPUT 1 "mem_stall_enable_o"
    .port_info 7 /OUTPUT 1 "wb_stall_enable_o"
L_0x555c2d4161c0 .functor OR 1, v0x555c2d3f0200_0, v0x555c2d3eedf0_0, C4<0>, C4<0>;
L_0x555c2d416230 .functor OR 1, L_0x555c2d4161c0, v0x555c2d3f4c40_0, C4<0>, C4<0>;
L_0x555c2d4162a0 .functor OR 1, v0x555c2d3f0200_0, v0x555c2d3eedf0_0, C4<0>, C4<0>;
L_0x555c2d4163a0 .functor OR 1, L_0x555c2d4162a0, v0x555c2d3f4c40_0, C4<0>, C4<0>;
L_0x555c2d4164d0 .functor OR 1, v0x555c2d3f0200_0, v0x555c2d3eedf0_0, C4<0>, C4<0>;
L_0x555c2d416540 .functor OR 1, L_0x555c2d4164d0, v0x555c2d3f4c40_0, C4<0>, C4<0>;
L_0x555c2d4165f0 .functor OR 1, v0x555c2d3f0200_0, v0x555c2d3f4c40_0, C4<0>, C4<0>;
L_0x555c2d416660 .functor BUFZ 1, v0x555c2d3f4c40_0, C4<0>, C4<0>, C4<0>;
v0x555c2d3f7670_0 .net *"_s0", 0 0, L_0x555c2d4161c0;  1 drivers
v0x555c2d3f7770_0 .net *"_s4", 0 0, L_0x555c2d4162a0;  1 drivers
v0x555c2d3f7850_0 .net *"_s8", 0 0, L_0x555c2d4164d0;  1 drivers
v0x555c2d3f7940_0 .net "ex_stall_enable_o", 0 0, L_0x555c2d416540;  alias, 1 drivers
v0x555c2d3f7a10_0 .net "id_stall_enable_o", 0 0, L_0x555c2d4163a0;  alias, 1 drivers
v0x555c2d3f7b00_0 .net "id_stall_req_i", 0 0, v0x555c2d3eedf0_0;  alias, 1 drivers
v0x555c2d3f7bf0_0 .net "if_stall_enable_o", 0 0, L_0x555c2d416230;  alias, 1 drivers
v0x555c2d3f7c90_0 .net "if_stall_req_i", 0 0, v0x555c2d3f0200_0;  alias, 1 drivers
v0x555c2d3f7d60_0 .net "mem_stall_enable_o", 0 0, L_0x555c2d4165f0;  alias, 1 drivers
v0x555c2d3f7ec0_0 .net "mem_stall_req_i", 0 0, v0x555c2d3f4c40_0;  alias, 1 drivers
v0x555c2d3f7f90_0 .net "wb_stall_enable_o", 0 0, L_0x555c2d416660;  alias, 1 drivers
S_0x555c2d3fde60 .scope module, "hci0" "hci" 4 117, 15 30 0, S_0x555c2d39fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /OUTPUT 1 "io_full"
    .port_info 15 /OUTPUT 1 "program_finish"
    .port_info 16 /INPUT 32 "cpu_dbgreg_din"
P_0x555c2d3fdfe0 .param/l "BAUD_RATE" 0 15 34, +C4<00000000000000011100001000000000>;
P_0x555c2d3fe020 .param/l "DBG_UART_PARITY_ERR" 1 15 72, +C4<00000000000000000000000000000000>;
P_0x555c2d3fe060 .param/l "DBG_UNKNOWN_OPCODE" 1 15 73, +C4<00000000000000000000000000000001>;
P_0x555c2d3fe0a0 .param/l "IO_IN_BUF_WIDTH" 1 15 111, +C4<00000000000000000000000000001010>;
P_0x555c2d3fe0e0 .param/l "OP_CPU_REG_RD" 1 15 60, C4<00000001>;
P_0x555c2d3fe120 .param/l "OP_CPU_REG_WR" 1 15 61, C4<00000010>;
P_0x555c2d3fe160 .param/l "OP_DBG_BRK" 1 15 62, C4<00000011>;
P_0x555c2d3fe1a0 .param/l "OP_DBG_RUN" 1 15 63, C4<00000100>;
P_0x555c2d3fe1e0 .param/l "OP_DISABLE" 1 15 69, C4<00001011>;
P_0x555c2d3fe220 .param/l "OP_ECHO" 1 15 59, C4<00000000>;
P_0x555c2d3fe260 .param/l "OP_IO_IN" 1 15 64, C4<00000101>;
P_0x555c2d3fe2a0 .param/l "OP_MEM_RD" 1 15 67, C4<00001001>;
P_0x555c2d3fe2e0 .param/l "OP_MEM_WR" 1 15 68, C4<00001010>;
P_0x555c2d3fe320 .param/l "OP_QUERY_DBG_BRK" 1 15 65, C4<00000111>;
P_0x555c2d3fe360 .param/l "OP_QUERY_ERR_CODE" 1 15 66, C4<00001000>;
P_0x555c2d3fe3a0 .param/l "RAM_ADDR_WIDTH" 0 15 33, +C4<00000000000000000000000000010001>;
P_0x555c2d3fe3e0 .param/l "SYS_CLK_FREQ" 0 15 32, +C4<00000101111101011110000100000000>;
P_0x555c2d3fe420 .param/l "S_CPU_REG_RD_STG0" 1 15 82, C4<00110>;
P_0x555c2d3fe460 .param/l "S_CPU_REG_RD_STG1" 1 15 83, C4<00111>;
P_0x555c2d3fe4a0 .param/l "S_DECODE" 1 15 77, C4<00001>;
P_0x555c2d3fe4e0 .param/l "S_DISABLE" 1 15 89, C4<10000>;
P_0x555c2d3fe520 .param/l "S_DISABLED" 1 15 76, C4<00000>;
P_0x555c2d3fe560 .param/l "S_ECHO_STG_0" 1 15 78, C4<00010>;
P_0x555c2d3fe5a0 .param/l "S_ECHO_STG_1" 1 15 79, C4<00011>;
P_0x555c2d3fe5e0 .param/l "S_IO_IN_STG_0" 1 15 80, C4<00100>;
P_0x555c2d3fe620 .param/l "S_IO_IN_STG_1" 1 15 81, C4<00101>;
P_0x555c2d3fe660 .param/l "S_MEM_RD_STG_0" 1 15 85, C4<01001>;
P_0x555c2d3fe6a0 .param/l "S_MEM_RD_STG_1" 1 15 86, C4<01010>;
P_0x555c2d3fe6e0 .param/l "S_MEM_WR_STG_0" 1 15 87, C4<01011>;
P_0x555c2d3fe720 .param/l "S_MEM_WR_STG_1" 1 15 88, C4<01100>;
P_0x555c2d3fe760 .param/l "S_QUERY_ERR_CODE" 1 15 84, C4<01000>;
L_0x555c2d416e00 .functor BUFZ 1, L_0x555c2d42d9b0, C4<0>, C4<0>, C4<0>;
L_0x555c2d42dea0 .functor BUFZ 8, L_0x555c2d42bbc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f613c35a3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555c2d40d4b0_0 .net/2u *"_s14", 31 0, L_0x7f613c35a3c0;  1 drivers
v0x555c2d40d5b0_0 .net *"_s16", 31 0, L_0x555c2d428f30;  1 drivers
L_0x7f613c35a918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555c2d40d690_0 .net/2u *"_s20", 4 0, L_0x7f613c35a918;  1 drivers
v0x555c2d40d780_0 .net "active", 0 0, L_0x555c2d42dd90;  alias, 1 drivers
v0x555c2d40d840_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d40d930_0 .net "cpu_dbgreg_din", 31 0, v0x555c2d3f6300_0;  alias, 1 drivers
v0x555c2d40da40 .array "cpu_dbgreg_seg", 0 3;
v0x555c2d40da40_0 .net v0x555c2d40da40 0, 7 0, L_0x555c2d428e90; 1 drivers
v0x555c2d40da40_1 .net v0x555c2d40da40 1, 7 0, L_0x555c2d428df0; 1 drivers
v0x555c2d40da40_2 .net v0x555c2d40da40 2, 7 0, L_0x555c2d428d50; 1 drivers
v0x555c2d40da40_3 .net v0x555c2d40da40 3, 7 0, L_0x555c2d428c20; 1 drivers
v0x555c2d40db80_0 .var "d_addr", 16 0;
v0x555c2d40dc60_0 .net "d_cpu_cycle_cnt", 31 0, L_0x555c2d429040;  1 drivers
v0x555c2d40dd40_0 .var "d_decode_cnt", 2 0;
v0x555c2d40de20_0 .var "d_err_code", 1 0;
v0x555c2d40df00_0 .var "d_execute_cnt", 16 0;
v0x555c2d40dfe0_0 .var "d_io_dout", 7 0;
v0x555c2d40e0c0_0 .var "d_io_in_wr_data", 7 0;
v0x555c2d40e1a0_0 .var "d_io_in_wr_en", 0 0;
v0x555c2d40e260_0 .var "d_state", 4 0;
v0x555c2d40e340_0 .var "d_tx_data", 7 0;
v0x555c2d40e530_0 .var "d_wr_en", 0 0;
v0x555c2d40e5f0_0 .net "io_din", 7 0, L_0x555c2d42e6e0;  alias, 1 drivers
v0x555c2d40e6d0_0 .net "io_dout", 7 0, v0x555c2d40f550_0;  alias, 1 drivers
v0x555c2d40e7b0_0 .net "io_en", 0 0, L_0x555c2d42e3a0;  alias, 1 drivers
v0x555c2d40e870_0 .net "io_full", 0 0, L_0x555c2d416e00;  alias, 1 drivers
v0x555c2d40e910_0 .net "io_in_empty", 0 0, L_0x555c2d428bb0;  1 drivers
v0x555c2d40e9e0_0 .net "io_in_full", 0 0, L_0x555c2d428a90;  1 drivers
v0x555c2d40eab0_0 .net "io_in_rd_data", 7 0, L_0x555c2d428980;  1 drivers
v0x555c2d40eb80_0 .var "io_in_rd_en", 0 0;
v0x555c2d40ec50_0 .net "io_sel", 2 0, L_0x555c2d42e090;  alias, 1 drivers
v0x555c2d40ecf0_0 .net "io_wr", 0 0, L_0x555c2d42e5d0;  alias, 1 drivers
v0x555c2d40ed90_0 .net "parity_err", 0 0, L_0x555c2d428fd0;  1 drivers
v0x555c2d40ee60_0 .var "program_finish", 0 0;
v0x555c2d40ef00_0 .var "q_addr", 16 0;
v0x555c2d40efc0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x555c2d40f0a0_0 .var "q_decode_cnt", 2 0;
v0x555c2d40f390_0 .var "q_err_code", 1 0;
v0x555c2d40f470_0 .var "q_execute_cnt", 16 0;
v0x555c2d40f550_0 .var "q_io_dout", 7 0;
v0x555c2d40f630_0 .var "q_io_en", 0 0;
v0x555c2d40f6f0_0 .var "q_io_in_wr_data", 7 0;
v0x555c2d40f7e0_0 .var "q_io_in_wr_en", 0 0;
v0x555c2d40f8b0_0 .var "q_state", 4 0;
v0x555c2d40f950_0 .var "q_tx_data", 7 0;
v0x555c2d40fa10_0 .var "q_wr_en", 0 0;
v0x555c2d40fb00_0 .net "ram_a", 16 0, v0x555c2d40ef00_0;  alias, 1 drivers
v0x555c2d40fbe0_0 .net "ram_din", 7 0, L_0x555c2d42ed80;  alias, 1 drivers
v0x555c2d40fcc0_0 .net "ram_dout", 7 0, L_0x555c2d42dea0;  alias, 1 drivers
v0x555c2d40fda0_0 .var "ram_wr", 0 0;
v0x555c2d40fe60_0 .net "rd_data", 7 0, L_0x555c2d42bbc0;  1 drivers
v0x555c2d40ff70_0 .var "rd_en", 0 0;
v0x555c2d410060_0 .net "rst", 0 0, v0x555c2d414d40_0;  1 drivers
v0x555c2d410100_0 .net "rx", 0 0, o0x7f613c3a85c8;  alias, 0 drivers
v0x555c2d4101f0_0 .net "rx_empty", 0 0, L_0x555c2d42bd50;  1 drivers
v0x555c2d4102e0_0 .net "tx", 0 0, L_0x555c2d429e80;  alias, 1 drivers
v0x555c2d4103d0_0 .net "tx_full", 0 0, L_0x555c2d42d9b0;  1 drivers
E_0x555c2d3ff330/0 .event edge, v0x555c2d40f8b0_0, v0x555c2d40f0a0_0, v0x555c2d40f470_0, v0x555c2d40ef00_0;
E_0x555c2d3ff330/1 .event edge, v0x555c2d40f390_0, v0x555c2d40c770_0, v0x555c2d40f630_0, v0x555c2d40e7b0_0;
E_0x555c2d3ff330/2 .event edge, v0x555c2d40ecf0_0, v0x555c2d40ec50_0, v0x555c2d40b840_0, v0x555c2d40e5f0_0;
E_0x555c2d3ff330/3 .event edge, v0x555c2d401240_0, v0x555c2d407210_0, v0x555c2d401300_0, v0x555c2d407790_0;
E_0x555c2d3ff330/4 .event edge, v0x555c2d40df00_0, v0x555c2d40da40_0, v0x555c2d40da40_1, v0x555c2d40da40_2;
E_0x555c2d3ff330/5 .event edge, v0x555c2d40da40_3, v0x555c2d40fbe0_0;
E_0x555c2d3ff330 .event/or E_0x555c2d3ff330/0, E_0x555c2d3ff330/1, E_0x555c2d3ff330/2, E_0x555c2d3ff330/3, E_0x555c2d3ff330/4, E_0x555c2d3ff330/5;
E_0x555c2d3ff430/0 .event edge, v0x555c2d40e7b0_0, v0x555c2d40ecf0_0, v0x555c2d40ec50_0, v0x555c2d4017c0_0;
E_0x555c2d3ff430/1 .event edge, v0x555c2d40efc0_0;
E_0x555c2d3ff430 .event/or E_0x555c2d3ff430/0, E_0x555c2d3ff430/1;
L_0x555c2d428c20 .part v0x555c2d3f6300_0, 24, 8;
L_0x555c2d428d50 .part v0x555c2d3f6300_0, 16, 8;
L_0x555c2d428df0 .part v0x555c2d3f6300_0, 8, 8;
L_0x555c2d428e90 .part v0x555c2d3f6300_0, 0, 8;
L_0x555c2d428f30 .arith/sum 32, v0x555c2d40efc0_0, L_0x7f613c35a3c0;
L_0x555c2d429040 .functor MUXZ 32, L_0x555c2d428f30, v0x555c2d40efc0_0, L_0x555c2d42dd90, C4<>;
L_0x555c2d42dd90 .cmp/ne 5, v0x555c2d40f8b0_0, L_0x7f613c35a918;
S_0x555c2d3ff470 .scope module, "io_in_fifo" "fifo" 15 123, 16 27 0, S_0x555c2d3fde60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x555c2d3ff660 .param/l "ADDR_BITS" 0 16 30, +C4<00000000000000000000000000001010>;
P_0x555c2d3ff6a0 .param/l "DATA_BITS" 0 16 29, +C4<00000000000000000000000000001000>;
L_0x555c2d416f50 .functor AND 1, v0x555c2d40eb80_0, L_0x555c2d416eb0, C4<1>, C4<1>;
L_0x555c2d417100 .functor AND 1, v0x555c2d40f7e0_0, L_0x555c2d417060, C4<1>, C4<1>;
L_0x555c2d4272c0 .functor AND 1, v0x555c2d401480_0, L_0x555c2d427af0, C4<1>, C4<1>;
L_0x555c2d427d20 .functor AND 1, L_0x555c2d427e20, L_0x555c2d416f50, C4<1>, C4<1>;
L_0x555c2d427fd0 .functor OR 1, L_0x555c2d4272c0, L_0x555c2d427d20, C4<0>, C4<0>;
L_0x555c2d428210 .functor AND 1, v0x555c2d401540_0, L_0x555c2d4280e0, C4<1>, C4<1>;
L_0x555c2d427f10 .functor AND 1, L_0x555c2d428530, L_0x555c2d417100, C4<1>, C4<1>;
L_0x555c2d4283b0 .functor OR 1, L_0x555c2d428210, L_0x555c2d427f10, C4<0>, C4<0>;
L_0x555c2d428980 .functor BUFZ 8, L_0x555c2d428710, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555c2d428a90 .functor BUFZ 1, v0x555c2d401540_0, C4<0>, C4<0>, C4<0>;
L_0x555c2d428bb0 .functor BUFZ 1, v0x555c2d401480_0, C4<0>, C4<0>, C4<0>;
v0x555c2d3ff940_0 .net *"_s1", 0 0, L_0x555c2d416eb0;  1 drivers
v0x555c2d3ffa20_0 .net *"_s10", 9 0, L_0x555c2d427220;  1 drivers
v0x555c2d3ffb00_0 .net *"_s14", 7 0, L_0x555c2d4274c0;  1 drivers
v0x555c2d3ffbc0_0 .net *"_s16", 11 0, L_0x555c2d427560;  1 drivers
L_0x7f613c35a2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d3ffca0_0 .net *"_s19", 1 0, L_0x7f613c35a2a0;  1 drivers
L_0x7f613c35a2e8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555c2d3ffdd0_0 .net/2u *"_s22", 9 0, L_0x7f613c35a2e8;  1 drivers
v0x555c2d3ffeb0_0 .net *"_s24", 9 0, L_0x555c2d427820;  1 drivers
v0x555c2d3fff90_0 .net *"_s31", 0 0, L_0x555c2d427af0;  1 drivers
v0x555c2d400050_0 .net *"_s32", 0 0, L_0x555c2d4272c0;  1 drivers
v0x555c2d400110_0 .net *"_s34", 9 0, L_0x555c2d427c80;  1 drivers
v0x555c2d4001f0_0 .net *"_s36", 0 0, L_0x555c2d427e20;  1 drivers
v0x555c2d4002b0_0 .net *"_s38", 0 0, L_0x555c2d427d20;  1 drivers
v0x555c2d400370_0 .net *"_s43", 0 0, L_0x555c2d4280e0;  1 drivers
v0x555c2d400430_0 .net *"_s44", 0 0, L_0x555c2d428210;  1 drivers
v0x555c2d4004f0_0 .net *"_s46", 9 0, L_0x555c2d428310;  1 drivers
v0x555c2d4005d0_0 .net *"_s48", 0 0, L_0x555c2d428530;  1 drivers
v0x555c2d400690_0 .net *"_s5", 0 0, L_0x555c2d417060;  1 drivers
v0x555c2d400750_0 .net *"_s50", 0 0, L_0x555c2d427f10;  1 drivers
v0x555c2d400810_0 .net *"_s54", 7 0, L_0x555c2d428710;  1 drivers
v0x555c2d4008f0_0 .net *"_s56", 11 0, L_0x555c2d428840;  1 drivers
L_0x7f613c35a378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d4009d0_0 .net *"_s59", 1 0, L_0x7f613c35a378;  1 drivers
L_0x7f613c35a258 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555c2d400ab0_0 .net/2u *"_s8", 9 0, L_0x7f613c35a258;  1 drivers
L_0x7f613c35a330 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555c2d400b90_0 .net "addr_bits_wide_1", 9 0, L_0x7f613c35a330;  1 drivers
v0x555c2d400c70_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d400e20_0 .net "d_data", 7 0, L_0x555c2d4276e0;  1 drivers
v0x555c2d400f00_0 .net "d_empty", 0 0, L_0x555c2d427fd0;  1 drivers
v0x555c2d400fc0_0 .net "d_full", 0 0, L_0x555c2d4283b0;  1 drivers
v0x555c2d401080_0 .net "d_rd_ptr", 9 0, L_0x555c2d427960;  1 drivers
v0x555c2d401160_0 .net "d_wr_ptr", 9 0, L_0x555c2d427330;  1 drivers
v0x555c2d401240_0 .net "empty", 0 0, L_0x555c2d428bb0;  alias, 1 drivers
v0x555c2d401300_0 .net "full", 0 0, L_0x555c2d428a90;  alias, 1 drivers
v0x555c2d4013c0 .array "q_data_array", 0 1023, 7 0;
v0x555c2d401480_0 .var "q_empty", 0 0;
v0x555c2d401540_0 .var "q_full", 0 0;
v0x555c2d401600_0 .var "q_rd_ptr", 9 0;
v0x555c2d4016e0_0 .var "q_wr_ptr", 9 0;
v0x555c2d4017c0_0 .net "rd_data", 7 0, L_0x555c2d428980;  alias, 1 drivers
v0x555c2d4018a0_0 .net "rd_en", 0 0, v0x555c2d40eb80_0;  1 drivers
v0x555c2d401960_0 .net "rd_en_prot", 0 0, L_0x555c2d416f50;  1 drivers
v0x555c2d401a20_0 .net "reset", 0 0, v0x555c2d414d40_0;  alias, 1 drivers
v0x555c2d401ae0_0 .net "wr_data", 7 0, v0x555c2d40f6f0_0;  1 drivers
v0x555c2d401bc0_0 .net "wr_en", 0 0, v0x555c2d40f7e0_0;  1 drivers
v0x555c2d401c80_0 .net "wr_en_prot", 0 0, L_0x555c2d417100;  1 drivers
L_0x555c2d416eb0 .reduce/nor v0x555c2d401480_0;
L_0x555c2d417060 .reduce/nor v0x555c2d401540_0;
L_0x555c2d427220 .arith/sum 10, v0x555c2d4016e0_0, L_0x7f613c35a258;
L_0x555c2d427330 .functor MUXZ 10, v0x555c2d4016e0_0, L_0x555c2d427220, L_0x555c2d417100, C4<>;
L_0x555c2d4274c0 .array/port v0x555c2d4013c0, L_0x555c2d427560;
L_0x555c2d427560 .concat [ 10 2 0 0], v0x555c2d4016e0_0, L_0x7f613c35a2a0;
L_0x555c2d4276e0 .functor MUXZ 8, L_0x555c2d4274c0, v0x555c2d40f6f0_0, L_0x555c2d417100, C4<>;
L_0x555c2d427820 .arith/sum 10, v0x555c2d401600_0, L_0x7f613c35a2e8;
L_0x555c2d427960 .functor MUXZ 10, v0x555c2d401600_0, L_0x555c2d427820, L_0x555c2d416f50, C4<>;
L_0x555c2d427af0 .reduce/nor L_0x555c2d417100;
L_0x555c2d427c80 .arith/sub 10, v0x555c2d4016e0_0, v0x555c2d401600_0;
L_0x555c2d427e20 .cmp/eq 10, L_0x555c2d427c80, L_0x7f613c35a330;
L_0x555c2d4280e0 .reduce/nor L_0x555c2d416f50;
L_0x555c2d428310 .arith/sub 10, v0x555c2d401600_0, v0x555c2d4016e0_0;
L_0x555c2d428530 .cmp/eq 10, L_0x555c2d428310, L_0x7f613c35a330;
L_0x555c2d428710 .array/port v0x555c2d4013c0, L_0x555c2d428840;
L_0x555c2d428840 .concat [ 10 2 0 0], v0x555c2d401600_0, L_0x7f613c35a378;
S_0x555c2d401e40 .scope module, "uart_blk" "uart" 15 188, 17 28 0, S_0x555c2d3fde60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x555c2d401fe0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 17 50, +C4<00000000000000000000000000010000>;
P_0x555c2d402020 .param/l "BAUD_RATE" 0 17 31, +C4<00000000000000011100001000000000>;
P_0x555c2d402060 .param/l "DATA_BITS" 0 17 32, +C4<00000000000000000000000000001000>;
P_0x555c2d4020a0 .param/l "PARITY_MODE" 0 17 34, +C4<00000000000000000000000000000001>;
P_0x555c2d4020e0 .param/l "STOP_BITS" 0 17 33, +C4<00000000000000000000000000000001>;
P_0x555c2d402120 .param/l "SYS_CLK_FREQ" 0 17 30, +C4<00000101111101011110000100000000>;
L_0x555c2d428fd0 .functor BUFZ 1, v0x555c2d40c810_0, C4<0>, C4<0>, C4<0>;
L_0x555c2d429260 .functor OR 1, v0x555c2d40c810_0, v0x555c2d404db0_0, C4<0>, C4<0>;
L_0x555c2d429ff0 .functor NOT 1, L_0x555c2d42db10, C4<0>, C4<0>, C4<0>;
v0x555c2d40c520_0 .net "baud_clk_tick", 0 0, L_0x555c2d429c60;  1 drivers
v0x555c2d40c5e0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d40c6a0_0 .net "d_rx_parity_err", 0 0, L_0x555c2d429260;  1 drivers
v0x555c2d40c770_0 .net "parity_err", 0 0, L_0x555c2d428fd0;  alias, 1 drivers
v0x555c2d40c810_0 .var "q_rx_parity_err", 0 0;
v0x555c2d40c8d0_0 .net "rd_en", 0 0, v0x555c2d40ff70_0;  1 drivers
v0x555c2d40c970_0 .net "reset", 0 0, v0x555c2d414d40_0;  alias, 1 drivers
v0x555c2d40ca10_0 .net "rx", 0 0, o0x7f613c3a85c8;  alias, 0 drivers
v0x555c2d40cae0_0 .net "rx_data", 7 0, L_0x555c2d42bbc0;  alias, 1 drivers
v0x555c2d40cbb0_0 .net "rx_done_tick", 0 0, v0x555c2d404c10_0;  1 drivers
v0x555c2d40cc50_0 .net "rx_empty", 0 0, L_0x555c2d42bd50;  alias, 1 drivers
v0x555c2d40ccf0_0 .net "rx_fifo_wr_data", 7 0, v0x555c2d404a50_0;  1 drivers
v0x555c2d40cde0_0 .net "rx_parity_err", 0 0, v0x555c2d404db0_0;  1 drivers
v0x555c2d40ce80_0 .net "tx", 0 0, L_0x555c2d429e80;  alias, 1 drivers
v0x555c2d40cf50_0 .net "tx_data", 7 0, v0x555c2d40f950_0;  1 drivers
v0x555c2d40d020_0 .net "tx_done_tick", 0 0, v0x555c2d409450_0;  1 drivers
v0x555c2d40d110_0 .net "tx_fifo_empty", 0 0, L_0x555c2d42db10;  1 drivers
v0x555c2d40d1b0_0 .net "tx_fifo_rd_data", 7 0, L_0x555c2d42d8f0;  1 drivers
v0x555c2d40d2a0_0 .net "tx_full", 0 0, L_0x555c2d42d9b0;  alias, 1 drivers
v0x555c2d40d340_0 .net "wr_en", 0 0, v0x555c2d40fa10_0;  1 drivers
S_0x555c2d402350 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 17 80, 18 29 0, S_0x555c2d401e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x555c2d402520 .param/l "BAUD" 0 18 32, +C4<00000000000000011100001000000000>;
P_0x555c2d402560 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 18 33, +C4<00000000000000000000000000010000>;
P_0x555c2d4025a0 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 18 41, C4<0000000000110110>;
P_0x555c2d4025e0 .param/l "SYS_CLK_FREQ" 0 18 31, +C4<00000101111101011110000100000000>;
v0x555c2d402880_0 .net *"_s0", 31 0, L_0x555c2d429370;  1 drivers
L_0x7f613c35a4e0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555c2d402980_0 .net/2u *"_s10", 15 0, L_0x7f613c35a4e0;  1 drivers
v0x555c2d402a60_0 .net *"_s12", 15 0, L_0x555c2d4296b0;  1 drivers
v0x555c2d402b50_0 .net *"_s16", 31 0, L_0x555c2d4299f0;  1 drivers
L_0x7f613c35a528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c2d402c30_0 .net *"_s19", 15 0, L_0x7f613c35a528;  1 drivers
L_0x7f613c35a570 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x555c2d402d60_0 .net/2u *"_s20", 31 0, L_0x7f613c35a570;  1 drivers
v0x555c2d402e40_0 .net *"_s22", 0 0, L_0x555c2d429ae0;  1 drivers
L_0x7f613c35a5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555c2d402f00_0 .net/2u *"_s24", 0 0, L_0x7f613c35a5b8;  1 drivers
L_0x7f613c35a600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c2d402fe0_0 .net/2u *"_s26", 0 0, L_0x7f613c35a600;  1 drivers
L_0x7f613c35a408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c2d4030c0_0 .net *"_s3", 15 0, L_0x7f613c35a408;  1 drivers
L_0x7f613c35a450 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x555c2d4031a0_0 .net/2u *"_s4", 31 0, L_0x7f613c35a450;  1 drivers
v0x555c2d403280_0 .net *"_s6", 0 0, L_0x555c2d429460;  1 drivers
L_0x7f613c35a498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c2d403340_0 .net/2u *"_s8", 15 0, L_0x7f613c35a498;  1 drivers
v0x555c2d403420_0 .net "baud_clk_tick", 0 0, L_0x555c2d429c60;  alias, 1 drivers
v0x555c2d4034e0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d403580_0 .net "d_cnt", 15 0, L_0x555c2d429860;  1 drivers
v0x555c2d403660_0 .var "q_cnt", 15 0;
v0x555c2d403850_0 .net "reset", 0 0, v0x555c2d414d40_0;  alias, 1 drivers
E_0x555c2d402800 .event posedge, v0x555c2d401a20_0, v0x555c2d3e76d0_0;
L_0x555c2d429370 .concat [ 16 16 0 0], v0x555c2d403660_0, L_0x7f613c35a408;
L_0x555c2d429460 .cmp/eq 32, L_0x555c2d429370, L_0x7f613c35a450;
L_0x555c2d4296b0 .arith/sum 16, v0x555c2d403660_0, L_0x7f613c35a4e0;
L_0x555c2d429860 .functor MUXZ 16, L_0x555c2d4296b0, L_0x7f613c35a498, L_0x555c2d429460, C4<>;
L_0x555c2d4299f0 .concat [ 16 16 0 0], v0x555c2d403660_0, L_0x7f613c35a528;
L_0x555c2d429ae0 .cmp/eq 32, L_0x555c2d4299f0, L_0x7f613c35a570;
L_0x555c2d429c60 .functor MUXZ 1, L_0x7f613c35a600, L_0x7f613c35a5b8, L_0x555c2d429ae0, C4<>;
S_0x555c2d403950 .scope module, "uart_rx_blk" "uart_rx" 17 91, 19 28 0, S_0x555c2d401e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x555c2d403ad0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 19 33, +C4<00000000000000000000000000010000>;
P_0x555c2d403b10 .param/l "DATA_BITS" 0 19 30, +C4<00000000000000000000000000001000>;
P_0x555c2d403b50 .param/l "PARITY_MODE" 0 19 32, +C4<00000000000000000000000000000001>;
P_0x555c2d403b90 .param/l "STOP_BITS" 0 19 31, +C4<00000000000000000000000000000001>;
P_0x555c2d403bd0 .param/l "STOP_OVERSAMPLE_TICKS" 1 19 45, C4<010000>;
P_0x555c2d403c10 .param/l "S_DATA" 1 19 50, C4<00100>;
P_0x555c2d403c50 .param/l "S_IDLE" 1 19 48, C4<00001>;
P_0x555c2d403c90 .param/l "S_PARITY" 1 19 51, C4<01000>;
P_0x555c2d403cd0 .param/l "S_START" 1 19 49, C4<00010>;
P_0x555c2d403d10 .param/l "S_STOP" 1 19 52, C4<10000>;
v0x555c2d4042c0_0 .net "baud_clk_tick", 0 0, L_0x555c2d429c60;  alias, 1 drivers
v0x555c2d4043b0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d404450_0 .var "d_data", 7 0;
v0x555c2d404520_0 .var "d_data_bit_idx", 2 0;
v0x555c2d404600_0 .var "d_done_tick", 0 0;
v0x555c2d404710_0 .var "d_oversample_tick_cnt", 3 0;
v0x555c2d4047f0_0 .var "d_parity_err", 0 0;
v0x555c2d4048b0_0 .var "d_state", 4 0;
v0x555c2d404990_0 .net "parity_err", 0 0, v0x555c2d404db0_0;  alias, 1 drivers
v0x555c2d404a50_0 .var "q_data", 7 0;
v0x555c2d404b30_0 .var "q_data_bit_idx", 2 0;
v0x555c2d404c10_0 .var "q_done_tick", 0 0;
v0x555c2d404cd0_0 .var "q_oversample_tick_cnt", 3 0;
v0x555c2d404db0_0 .var "q_parity_err", 0 0;
v0x555c2d404e70_0 .var "q_rx", 0 0;
v0x555c2d404f30_0 .var "q_state", 4 0;
v0x555c2d405010_0 .net "reset", 0 0, v0x555c2d414d40_0;  alias, 1 drivers
v0x555c2d4051c0_0 .net "rx", 0 0, o0x7f613c3a85c8;  alias, 0 drivers
v0x555c2d405280_0 .net "rx_data", 7 0, v0x555c2d404a50_0;  alias, 1 drivers
v0x555c2d405360_0 .net "rx_done_tick", 0 0, v0x555c2d404c10_0;  alias, 1 drivers
E_0x555c2d404240/0 .event edge, v0x555c2d404f30_0, v0x555c2d404a50_0, v0x555c2d404b30_0, v0x555c2d403420_0;
E_0x555c2d404240/1 .event edge, v0x555c2d404cd0_0, v0x555c2d404e70_0;
E_0x555c2d404240 .event/or E_0x555c2d404240/0, E_0x555c2d404240/1;
S_0x555c2d405540 .scope module, "uart_rx_fifo" "fifo" 17 119, 16 27 0, S_0x555c2d401e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x555c2d3f14e0 .param/l "ADDR_BITS" 0 16 30, +C4<00000000000000000000000000000011>;
P_0x555c2d3f1520 .param/l "DATA_BITS" 0 16 29, +C4<00000000000000000000000000001000>;
L_0x555c2d42a100 .functor AND 1, v0x555c2d40ff70_0, L_0x555c2d42a060, C4<1>, C4<1>;
L_0x555c2d42a260 .functor AND 1, v0x555c2d404c10_0, L_0x555c2d42a1c0, C4<1>, C4<1>;
L_0x555c2d42a400 .functor AND 1, v0x555c2d407450_0, L_0x555c2d42ad00, C4<1>, C4<1>;
L_0x555c2d42af30 .functor AND 1, L_0x555c2d42b030, L_0x555c2d42a100, C4<1>, C4<1>;
L_0x555c2d42b210 .functor OR 1, L_0x555c2d42a400, L_0x555c2d42af30, C4<0>, C4<0>;
L_0x555c2d42b450 .functor AND 1, v0x555c2d407510_0, L_0x555c2d42b320, C4<1>, C4<1>;
L_0x555c2d42b120 .functor AND 1, L_0x555c2d42b770, L_0x555c2d42a260, C4<1>, C4<1>;
L_0x555c2d42b5f0 .functor OR 1, L_0x555c2d42b450, L_0x555c2d42b120, C4<0>, C4<0>;
L_0x555c2d42bbc0 .functor BUFZ 8, L_0x555c2d42b950, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555c2d42bc80 .functor BUFZ 1, v0x555c2d407510_0, C4<0>, C4<0>, C4<0>;
L_0x555c2d42bd50 .functor BUFZ 1, v0x555c2d407450_0, C4<0>, C4<0>, C4<0>;
v0x555c2d405900_0 .net *"_s1", 0 0, L_0x555c2d42a060;  1 drivers
v0x555c2d4059c0_0 .net *"_s10", 2 0, L_0x555c2d42a360;  1 drivers
v0x555c2d405aa0_0 .net *"_s14", 7 0, L_0x555c2d42a6e0;  1 drivers
v0x555c2d405b90_0 .net *"_s16", 4 0, L_0x555c2d42a780;  1 drivers
L_0x7f613c35a690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d405c70_0 .net *"_s19", 1 0, L_0x7f613c35a690;  1 drivers
L_0x7f613c35a6d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555c2d405da0_0 .net/2u *"_s22", 2 0, L_0x7f613c35a6d8;  1 drivers
v0x555c2d405e80_0 .net *"_s24", 2 0, L_0x555c2d42aa80;  1 drivers
v0x555c2d405f60_0 .net *"_s31", 0 0, L_0x555c2d42ad00;  1 drivers
v0x555c2d406020_0 .net *"_s32", 0 0, L_0x555c2d42a400;  1 drivers
v0x555c2d4060e0_0 .net *"_s34", 2 0, L_0x555c2d42ae90;  1 drivers
v0x555c2d4061c0_0 .net *"_s36", 0 0, L_0x555c2d42b030;  1 drivers
v0x555c2d406280_0 .net *"_s38", 0 0, L_0x555c2d42af30;  1 drivers
v0x555c2d406340_0 .net *"_s43", 0 0, L_0x555c2d42b320;  1 drivers
v0x555c2d406400_0 .net *"_s44", 0 0, L_0x555c2d42b450;  1 drivers
v0x555c2d4064c0_0 .net *"_s46", 2 0, L_0x555c2d42b550;  1 drivers
v0x555c2d4065a0_0 .net *"_s48", 0 0, L_0x555c2d42b770;  1 drivers
v0x555c2d406660_0 .net *"_s5", 0 0, L_0x555c2d42a1c0;  1 drivers
v0x555c2d406830_0 .net *"_s50", 0 0, L_0x555c2d42b120;  1 drivers
v0x555c2d4068f0_0 .net *"_s54", 7 0, L_0x555c2d42b950;  1 drivers
v0x555c2d4069d0_0 .net *"_s56", 4 0, L_0x555c2d42ba80;  1 drivers
L_0x7f613c35a768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d406ab0_0 .net *"_s59", 1 0, L_0x7f613c35a768;  1 drivers
L_0x7f613c35a648 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555c2d406b90_0 .net/2u *"_s8", 2 0, L_0x7f613c35a648;  1 drivers
L_0x7f613c35a720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555c2d406c70_0 .net "addr_bits_wide_1", 2 0, L_0x7f613c35a720;  1 drivers
v0x555c2d406d50_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d406df0_0 .net "d_data", 7 0, L_0x555c2d42a900;  1 drivers
v0x555c2d406ed0_0 .net "d_empty", 0 0, L_0x555c2d42b210;  1 drivers
v0x555c2d406f90_0 .net "d_full", 0 0, L_0x555c2d42b5f0;  1 drivers
v0x555c2d407050_0 .net "d_rd_ptr", 2 0, L_0x555c2d42ab70;  1 drivers
v0x555c2d407130_0 .net "d_wr_ptr", 2 0, L_0x555c2d42a520;  1 drivers
v0x555c2d407210_0 .net "empty", 0 0, L_0x555c2d42bd50;  alias, 1 drivers
v0x555c2d4072d0_0 .net "full", 0 0, L_0x555c2d42bc80;  1 drivers
v0x555c2d407390 .array "q_data_array", 0 7, 7 0;
v0x555c2d407450_0 .var "q_empty", 0 0;
v0x555c2d407510_0 .var "q_full", 0 0;
v0x555c2d4075d0_0 .var "q_rd_ptr", 2 0;
v0x555c2d4076b0_0 .var "q_wr_ptr", 2 0;
v0x555c2d407790_0 .net "rd_data", 7 0, L_0x555c2d42bbc0;  alias, 1 drivers
v0x555c2d407870_0 .net "rd_en", 0 0, v0x555c2d40ff70_0;  alias, 1 drivers
v0x555c2d407930_0 .net "rd_en_prot", 0 0, L_0x555c2d42a100;  1 drivers
v0x555c2d4079f0_0 .net "reset", 0 0, v0x555c2d414d40_0;  alias, 1 drivers
v0x555c2d407a90_0 .net "wr_data", 7 0, v0x555c2d404a50_0;  alias, 1 drivers
v0x555c2d407b50_0 .net "wr_en", 0 0, v0x555c2d404c10_0;  alias, 1 drivers
v0x555c2d407c20_0 .net "wr_en_prot", 0 0, L_0x555c2d42a260;  1 drivers
L_0x555c2d42a060 .reduce/nor v0x555c2d407450_0;
L_0x555c2d42a1c0 .reduce/nor v0x555c2d407510_0;
L_0x555c2d42a360 .arith/sum 3, v0x555c2d4076b0_0, L_0x7f613c35a648;
L_0x555c2d42a520 .functor MUXZ 3, v0x555c2d4076b0_0, L_0x555c2d42a360, L_0x555c2d42a260, C4<>;
L_0x555c2d42a6e0 .array/port v0x555c2d407390, L_0x555c2d42a780;
L_0x555c2d42a780 .concat [ 3 2 0 0], v0x555c2d4076b0_0, L_0x7f613c35a690;
L_0x555c2d42a900 .functor MUXZ 8, L_0x555c2d42a6e0, v0x555c2d404a50_0, L_0x555c2d42a260, C4<>;
L_0x555c2d42aa80 .arith/sum 3, v0x555c2d4075d0_0, L_0x7f613c35a6d8;
L_0x555c2d42ab70 .functor MUXZ 3, v0x555c2d4075d0_0, L_0x555c2d42aa80, L_0x555c2d42a100, C4<>;
L_0x555c2d42ad00 .reduce/nor L_0x555c2d42a260;
L_0x555c2d42ae90 .arith/sub 3, v0x555c2d4076b0_0, v0x555c2d4075d0_0;
L_0x555c2d42b030 .cmp/eq 3, L_0x555c2d42ae90, L_0x7f613c35a720;
L_0x555c2d42b320 .reduce/nor L_0x555c2d42a100;
L_0x555c2d42b550 .arith/sub 3, v0x555c2d4075d0_0, v0x555c2d4076b0_0;
L_0x555c2d42b770 .cmp/eq 3, L_0x555c2d42b550, L_0x7f613c35a720;
L_0x555c2d42b950 .array/port v0x555c2d407390, L_0x555c2d42ba80;
L_0x555c2d42ba80 .concat [ 3 2 0 0], v0x555c2d4075d0_0, L_0x7f613c35a768;
S_0x555c2d407da0 .scope module, "uart_tx_blk" "uart_tx" 17 106, 20 28 0, S_0x555c2d401e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x555c2d407f20 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 20 33, +C4<00000000000000000000000000010000>;
P_0x555c2d407f60 .param/l "DATA_BITS" 0 20 30, +C4<00000000000000000000000000001000>;
P_0x555c2d407fa0 .param/l "PARITY_MODE" 0 20 32, +C4<00000000000000000000000000000001>;
P_0x555c2d407fe0 .param/l "STOP_BITS" 0 20 31, +C4<00000000000000000000000000000001>;
P_0x555c2d408020 .param/l "STOP_OVERSAMPLE_TICKS" 1 20 45, C4<010000>;
P_0x555c2d408060 .param/l "S_DATA" 1 20 50, C4<00100>;
P_0x555c2d4080a0 .param/l "S_IDLE" 1 20 48, C4<00001>;
P_0x555c2d4080e0 .param/l "S_PARITY" 1 20 51, C4<01000>;
P_0x555c2d408120 .param/l "S_START" 1 20 49, C4<00010>;
P_0x555c2d408160 .param/l "S_STOP" 1 20 52, C4<10000>;
L_0x555c2d429e80 .functor BUFZ 1, v0x555c2d409390_0, C4<0>, C4<0>, C4<0>;
v0x555c2d4087b0_0 .net "baud_clk_tick", 0 0, L_0x555c2d429c60;  alias, 1 drivers
v0x555c2d4088c0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d408980_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x555c2d408a20_0 .var "d_data", 7 0;
v0x555c2d408b00_0 .var "d_data_bit_idx", 2 0;
v0x555c2d408c30_0 .var "d_parity_bit", 0 0;
v0x555c2d408cf0_0 .var "d_state", 4 0;
v0x555c2d408dd0_0 .var "d_tx", 0 0;
v0x555c2d408e90_0 .var "d_tx_done_tick", 0 0;
v0x555c2d408f50_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x555c2d409030_0 .var "q_data", 7 0;
v0x555c2d409110_0 .var "q_data_bit_idx", 2 0;
v0x555c2d4091f0_0 .var "q_parity_bit", 0 0;
v0x555c2d4092b0_0 .var "q_state", 4 0;
v0x555c2d409390_0 .var "q_tx", 0 0;
v0x555c2d409450_0 .var "q_tx_done_tick", 0 0;
v0x555c2d409510_0 .net "reset", 0 0, v0x555c2d414d40_0;  alias, 1 drivers
v0x555c2d4095b0_0 .net "tx", 0 0, L_0x555c2d429e80;  alias, 1 drivers
v0x555c2d409670_0 .net "tx_data", 7 0, L_0x555c2d42d8f0;  alias, 1 drivers
v0x555c2d409750_0 .net "tx_done_tick", 0 0, v0x555c2d409450_0;  alias, 1 drivers
v0x555c2d409810_0 .net "tx_start", 0 0, L_0x555c2d429ff0;  1 drivers
E_0x555c2d408720/0 .event edge, v0x555c2d4092b0_0, v0x555c2d409030_0, v0x555c2d409110_0, v0x555c2d4091f0_0;
E_0x555c2d408720/1 .event edge, v0x555c2d403420_0, v0x555c2d408f50_0, v0x555c2d409810_0, v0x555c2d409450_0;
E_0x555c2d408720/2 .event edge, v0x555c2d409670_0;
E_0x555c2d408720 .event/or E_0x555c2d408720/0, E_0x555c2d408720/1, E_0x555c2d408720/2;
S_0x555c2d4099f0 .scope module, "uart_tx_fifo" "fifo" 17 133, 16 27 0, S_0x555c2d401e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x555c2d409b70 .param/l "ADDR_BITS" 0 16 30, +C4<00000000000000000000000000001010>;
P_0x555c2d409bb0 .param/l "DATA_BITS" 0 16 29, +C4<00000000000000000000000000001000>;
L_0x555c2d42be60 .functor AND 1, v0x555c2d409450_0, L_0x555c2d42bdc0, C4<1>, C4<1>;
L_0x555c2d42c030 .functor AND 1, v0x555c2d40fa10_0, L_0x555c2d42bf60, C4<1>, C4<1>;
L_0x555c2d42c170 .functor AND 1, v0x555c2d40b9c0_0, L_0x555c2d42ca30, C4<1>, C4<1>;
L_0x555c2d42cc60 .functor AND 1, L_0x555c2d42cd60, L_0x555c2d42be60, C4<1>, C4<1>;
L_0x555c2d42cf40 .functor OR 1, L_0x555c2d42c170, L_0x555c2d42cc60, C4<0>, C4<0>;
L_0x555c2d42d180 .functor AND 1, v0x555c2d40bc90_0, L_0x555c2d42d050, C4<1>, C4<1>;
L_0x555c2d42ce50 .functor AND 1, L_0x555c2d42d4a0, L_0x555c2d42c030, C4<1>, C4<1>;
L_0x555c2d42d320 .functor OR 1, L_0x555c2d42d180, L_0x555c2d42ce50, C4<0>, C4<0>;
L_0x555c2d42d8f0 .functor BUFZ 8, L_0x555c2d42d680, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555c2d42d9b0 .functor BUFZ 1, v0x555c2d40bc90_0, C4<0>, C4<0>, C4<0>;
L_0x555c2d42db10 .functor BUFZ 1, v0x555c2d40b9c0_0, C4<0>, C4<0>, C4<0>;
v0x555c2d409e50_0 .net *"_s1", 0 0, L_0x555c2d42bdc0;  1 drivers
v0x555c2d409f30_0 .net *"_s10", 9 0, L_0x555c2d42c0d0;  1 drivers
v0x555c2d40a010_0 .net *"_s14", 7 0, L_0x555c2d42c450;  1 drivers
v0x555c2d40a100_0 .net *"_s16", 11 0, L_0x555c2d42c4f0;  1 drivers
L_0x7f613c35a7f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d40a1e0_0 .net *"_s19", 1 0, L_0x7f613c35a7f8;  1 drivers
L_0x7f613c35a840 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555c2d40a310_0 .net/2u *"_s22", 9 0, L_0x7f613c35a840;  1 drivers
v0x555c2d40a3f0_0 .net *"_s24", 9 0, L_0x555c2d42c760;  1 drivers
v0x555c2d40a4d0_0 .net *"_s31", 0 0, L_0x555c2d42ca30;  1 drivers
v0x555c2d40a590_0 .net *"_s32", 0 0, L_0x555c2d42c170;  1 drivers
v0x555c2d40a650_0 .net *"_s34", 9 0, L_0x555c2d42cbc0;  1 drivers
v0x555c2d40a730_0 .net *"_s36", 0 0, L_0x555c2d42cd60;  1 drivers
v0x555c2d40a7f0_0 .net *"_s38", 0 0, L_0x555c2d42cc60;  1 drivers
v0x555c2d40a8b0_0 .net *"_s43", 0 0, L_0x555c2d42d050;  1 drivers
v0x555c2d40a970_0 .net *"_s44", 0 0, L_0x555c2d42d180;  1 drivers
v0x555c2d40aa30_0 .net *"_s46", 9 0, L_0x555c2d42d280;  1 drivers
v0x555c2d40ab10_0 .net *"_s48", 0 0, L_0x555c2d42d4a0;  1 drivers
v0x555c2d40abd0_0 .net *"_s5", 0 0, L_0x555c2d42bf60;  1 drivers
v0x555c2d40ada0_0 .net *"_s50", 0 0, L_0x555c2d42ce50;  1 drivers
v0x555c2d40ae60_0 .net *"_s54", 7 0, L_0x555c2d42d680;  1 drivers
v0x555c2d40af40_0 .net *"_s56", 11 0, L_0x555c2d42d7b0;  1 drivers
L_0x7f613c35a8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d40b020_0 .net *"_s59", 1 0, L_0x7f613c35a8d0;  1 drivers
L_0x7f613c35a7b0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555c2d40b100_0 .net/2u *"_s8", 9 0, L_0x7f613c35a7b0;  1 drivers
L_0x7f613c35a888 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555c2d40b1e0_0 .net "addr_bits_wide_1", 9 0, L_0x7f613c35a888;  1 drivers
v0x555c2d40b2c0_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d40b360_0 .net "d_data", 7 0, L_0x555c2d42c670;  1 drivers
v0x555c2d40b440_0 .net "d_empty", 0 0, L_0x555c2d42cf40;  1 drivers
v0x555c2d40b500_0 .net "d_full", 0 0, L_0x555c2d42d320;  1 drivers
v0x555c2d40b5c0_0 .net "d_rd_ptr", 9 0, L_0x555c2d42c8a0;  1 drivers
v0x555c2d40b6a0_0 .net "d_wr_ptr", 9 0, L_0x555c2d42c290;  1 drivers
v0x555c2d40b780_0 .net "empty", 0 0, L_0x555c2d42db10;  alias, 1 drivers
v0x555c2d40b840_0 .net "full", 0 0, L_0x555c2d42d9b0;  alias, 1 drivers
v0x555c2d40b900 .array "q_data_array", 0 1023, 7 0;
v0x555c2d40b9c0_0 .var "q_empty", 0 0;
v0x555c2d40bc90_0 .var "q_full", 0 0;
v0x555c2d40bd50_0 .var "q_rd_ptr", 9 0;
v0x555c2d40be30_0 .var "q_wr_ptr", 9 0;
v0x555c2d40bf10_0 .net "rd_data", 7 0, L_0x555c2d42d8f0;  alias, 1 drivers
v0x555c2d40bfd0_0 .net "rd_en", 0 0, v0x555c2d409450_0;  alias, 1 drivers
v0x555c2d40c0a0_0 .net "rd_en_prot", 0 0, L_0x555c2d42be60;  1 drivers
v0x555c2d40c140_0 .net "reset", 0 0, v0x555c2d414d40_0;  alias, 1 drivers
v0x555c2d40c1e0_0 .net "wr_data", 7 0, v0x555c2d40f950_0;  alias, 1 drivers
v0x555c2d40c2a0_0 .net "wr_en", 0 0, v0x555c2d40fa10_0;  alias, 1 drivers
v0x555c2d40c360_0 .net "wr_en_prot", 0 0, L_0x555c2d42c030;  1 drivers
L_0x555c2d42bdc0 .reduce/nor v0x555c2d40b9c0_0;
L_0x555c2d42bf60 .reduce/nor v0x555c2d40bc90_0;
L_0x555c2d42c0d0 .arith/sum 10, v0x555c2d40be30_0, L_0x7f613c35a7b0;
L_0x555c2d42c290 .functor MUXZ 10, v0x555c2d40be30_0, L_0x555c2d42c0d0, L_0x555c2d42c030, C4<>;
L_0x555c2d42c450 .array/port v0x555c2d40b900, L_0x555c2d42c4f0;
L_0x555c2d42c4f0 .concat [ 10 2 0 0], v0x555c2d40be30_0, L_0x7f613c35a7f8;
L_0x555c2d42c670 .functor MUXZ 8, L_0x555c2d42c450, v0x555c2d40f950_0, L_0x555c2d42c030, C4<>;
L_0x555c2d42c760 .arith/sum 10, v0x555c2d40bd50_0, L_0x7f613c35a840;
L_0x555c2d42c8a0 .functor MUXZ 10, v0x555c2d40bd50_0, L_0x555c2d42c760, L_0x555c2d42be60, C4<>;
L_0x555c2d42ca30 .reduce/nor L_0x555c2d42c030;
L_0x555c2d42cbc0 .arith/sub 10, v0x555c2d40be30_0, v0x555c2d40bd50_0;
L_0x555c2d42cd60 .cmp/eq 10, L_0x555c2d42cbc0, L_0x7f613c35a888;
L_0x555c2d42d050 .reduce/nor L_0x555c2d42be60;
L_0x555c2d42d280 .arith/sub 10, v0x555c2d40bd50_0, v0x555c2d40be30_0;
L_0x555c2d42d4a0 .cmp/eq 10, L_0x555c2d42d280, L_0x7f613c35a888;
L_0x555c2d42d680 .array/port v0x555c2d40b900, L_0x555c2d42d7b0;
L_0x555c2d42d7b0 .concat [ 10 2 0 0], v0x555c2d40bd50_0, L_0x7f613c35a8d0;
S_0x555c2d4106e0 .scope module, "ram0" "ram" 4 56, 21 3 0, S_0x555c2d39fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x555c2d4108b0 .param/l "ADDR_WIDTH" 0 21 5, +C4<00000000000000000000000000010001>;
L_0x555c2d2745d0 .functor NOT 1, L_0x555c2d415cc0, C4<0>, C4<0>, C4<0>;
v0x555c2d411930_0 .net *"_s0", 0 0, L_0x555c2d2745d0;  1 drivers
L_0x7f613c35a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c2d411a30_0 .net/2u *"_s2", 0 0, L_0x7f613c35a0f0;  1 drivers
L_0x7f613c35a138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555c2d411b10_0 .net/2u *"_s6", 7 0, L_0x7f613c35a138;  1 drivers
v0x555c2d411bd0_0 .net "a_in", 16 0, L_0x555c2d4160a0;  alias, 1 drivers
v0x555c2d411c90_0 .net "clk_in", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d411d30_0 .net "d_in", 7 0, L_0x555c2d42f050;  alias, 1 drivers
v0x555c2d411dd0_0 .net "d_out", 7 0, L_0x555c2d415b80;  alias, 1 drivers
v0x555c2d411e90_0 .net "en_in", 0 0, L_0x555c2d415f60;  alias, 1 drivers
v0x555c2d411f50_0 .net "r_nw_in", 0 0, L_0x555c2d415cc0;  1 drivers
v0x555c2d4120a0_0 .net "ram_bram_dout", 7 0, L_0x555c2d287640;  1 drivers
v0x555c2d412160_0 .net "ram_bram_we", 0 0, L_0x555c2d415950;  1 drivers
L_0x555c2d415950 .functor MUXZ 1, L_0x7f613c35a0f0, L_0x555c2d2745d0, L_0x555c2d415f60, C4<>;
L_0x555c2d415b80 .functor MUXZ 8, L_0x7f613c35a138, L_0x555c2d287640, L_0x555c2d415f60, C4<>;
S_0x555c2d4109f0 .scope module, "ram_bram" "single_port_ram_sync" 21 20, 2 62 0, S_0x555c2d4106e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x555c2d3f88b0 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x555c2d3f88f0 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x555c2d287640 .functor BUFZ 8, L_0x555c2d415670, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555c2d410d10_0 .net *"_s0", 7 0, L_0x555c2d415670;  1 drivers
v0x555c2d410e10_0 .net *"_s2", 18 0, L_0x555c2d415710;  1 drivers
L_0x7f613c35a0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c2d410ef0_0 .net *"_s5", 1 0, L_0x7f613c35a0a8;  1 drivers
v0x555c2d410fb0_0 .net "addr_a", 16 0, L_0x555c2d4160a0;  alias, 1 drivers
v0x555c2d411090_0 .net "clk", 0 0, L_0x555c2d286dd0;  alias, 1 drivers
v0x555c2d411390_0 .net "din_a", 7 0, L_0x555c2d42f050;  alias, 1 drivers
v0x555c2d411470_0 .net "dout_a", 7 0, L_0x555c2d287640;  alias, 1 drivers
v0x555c2d411550_0 .var/i "i", 31 0;
v0x555c2d411630_0 .var "q_addr_a", 16 0;
v0x555c2d411710 .array "ram", 0 131071, 7 0;
v0x555c2d4117d0_0 .net "we", 0 0, L_0x555c2d415950;  alias, 1 drivers
L_0x555c2d415670 .array/port v0x555c2d411710, L_0x555c2d415710;
L_0x555c2d415710 .concat [ 17 2 0 0], v0x555c2d411630_0, L_0x7f613c35a0a8;
    .scope S_0x555c2d3c6220;
T_0 ;
    %wait E_0x555c2d2b71d0;
    %load/vec4 v0x555c2d3e70b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555c2d3e6b90_0;
    %load/vec4 v0x555c2d38a650_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c2d3e6ff0, 0, 4;
T_0.0 ;
    %load/vec4 v0x555c2d38a650_0;
    %assign/vec4 v0x555c2d3e6e30_0, 0;
    %load/vec4 v0x555c2d3e69f0_0;
    %assign/vec4 v0x555c2d3e6f10_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555c2d4109f0;
T_1 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d4117d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555c2d411390_0;
    %load/vec4 v0x555c2d410fb0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c2d411710, 0, 4;
T_1.0 ;
    %load/vec4 v0x555c2d410fb0_0;
    %assign/vec4 v0x555c2d411630_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555c2d4109f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d411550_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x555c2d411550_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x555c2d411550_0;
    %store/vec4a v0x555c2d411710, 4, 0;
    %load/vec4 v0x555c2d411550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c2d411550_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "/mnt/c/Users/ASUS/Desktop/Learn/acm/testcase/testsleep/test.data", v0x555c2d411710 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x555c2d3f1080;
T_3 ;
    %wait E_0x555c2d3f1f60;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f2770_0;
    %and;
    %load/vec4 v0x555c2d3f1fe0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555c2d3f3880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x555c2d3f2c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x555c2d3f23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
T_3.15 ;
T_3.13 ;
T_3.11 ;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f2bc0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
T_3.17 ;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f2bc0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f2bc0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.18, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
T_3.19 ;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f2bc0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
T_3.21 ;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
T_3.23 ;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3f3220_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555c2d3f1080;
T_4 ;
    %wait E_0x555c2d3f1ec0;
    %load/vec4 v0x555c2d3f1fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f2770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3f3080_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f3080_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555c2d3f3880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f3080_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3f3080_0, 0, 1;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555c2d3f1080;
T_5 ;
    %wait E_0x555c2d3f1e50;
    %load/vec4 v0x555c2d3f3880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %load/vec4 v0x555c2d3f3300_0;
    %store/vec4 v0x555c2d3f3140_0, 0, 3;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.3, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c2d3f3140_0, 0, 3;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x555c2d3f2c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x555c2d3f2e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 3;
    %store/vec4 v0x555c2d3f3140_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x555c2d3f23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555c2d3f3140_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c2d3f3140_0, 0, 3;
T_5.10 ;
T_5.6 ;
T_5.4 ;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555c2d3f1080;
T_6 ;
    %wait E_0x555c2d3f1dc0;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f2770_0;
    %and;
    %load/vec4 v0x555c2d3f1fe0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555c2d3f2610_0;
    %store/vec4 v0x555c2d3f2fa0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555c2d3f3880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %load/vec4 v0x555c2d3f2160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c2d3f2fa0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x555c2d3f2c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x555c2d3f2a50_0;
    %store/vec4 v0x555c2d3f2fa0_0, 0, 32;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x555c2d3f23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x555c2d3f2610_0;
    %store/vec4 v0x555c2d3f2fa0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f2fa0_0, 0, 32;
T_6.8 ;
T_6.6 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555c2d3f1080;
T_7 ;
    %wait E_0x555c2d3f1d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f2840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f2910_0, 0, 1;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3f2840_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x555c2d3f3300_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3f2910_0, 0, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555c2d3f1080;
T_8 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x555c2d3f3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x555c2d3f3880_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x555c2d3f3300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x555c2d3f34c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555c2d3f29b0_0, 4, 5;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x555c2d3f34c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555c2d3f2470_0, 4, 5;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x555c2d3f3300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v0x555c2d3f34c0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555c2d3f29b0_0, 4, 5;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x555c2d3f34c0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555c2d3f2470_0, 4, 5;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x555c2d3f3300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %jmp T_8.17;
T_8.15 ;
    %load/vec4 v0x555c2d3f34c0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555c2d3f29b0_0, 4, 5;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x555c2d3f34c0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555c2d3f2470_0, 4, 5;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x555c2d3f3300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %jmp T_8.20;
T_8.18 ;
    %load/vec4 v0x555c2d3f34c0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555c2d3f29b0_0, 4, 5;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0x555c2d3f34c0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555c2d3f2470_0, 4, 5;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3f29b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3f2470_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555c2d3f1080;
T_9 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x555c2d3f3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x555c2d3f3220_0;
    %assign/vec4 v0x555c2d3f3880_0, 0;
    %load/vec4 v0x555c2d3f3140_0;
    %assign/vec4 v0x555c2d3f3300_0, 0;
    %load/vec4 v0x555c2d3f2fa0_0;
    %assign/vec4 v0x555c2d3f2160_0, 0;
    %load/vec4 v0x555c2d3f3080_0;
    %assign/vec4 v0x555c2d3f1fe0_0, 0;
T_9.2 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555c2d3f3880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d3f3300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3f2160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f1fe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555c2d3f3220_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d3f3140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3f2fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f3080_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555c2d3f1080;
T_10 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x555c2d3f3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x555c2d3f3220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3f2ee0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f2ee0_0, 0;
T_10.5 ;
T_10.2 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3f2ee0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555c2d3f1080;
T_11 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x555c2d3f3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555c2d3f2230_0;
    %load/vec4 v0x555c2d3f3140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555c2d3f3220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3f2300_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f2300_0, 0;
T_11.5 ;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f2300_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555c2d3f1080;
T_12 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x555c2d3f3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f2b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f2540_0, 0;
    %load/vec4 v0x555c2d3f3220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x555c2d3f3140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x555c2d3f3140_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3f2b20_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x555c2d3f3140_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3f2540_0, 0;
T_12.8 ;
T_12.7 ;
T_12.4 ;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f2b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f2540_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555c2d3f1080;
T_13 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x555c2d3f3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x555c2d3f3220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x555c2d3f3220_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x555c2d3f3140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x555c2d3f2fa0_0;
    %assign/vec4 v0x555c2d3f33e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f3680_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x555c2d3f2fa0_0;
    %assign/vec4 v0x555c2d3f33e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f3680_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x555c2d3f2fa0_0;
    %assign/vec4 v0x555c2d3f33e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3f3680_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.4 ;
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555c2d3f1080;
T_14 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x555c2d3f3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x555c2d3f3140_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x555c2d3f3220_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x555c2d3f3960_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555c2d3f35a0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x555c2d3f3960_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x555c2d3f35a0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x555c2d3f3960_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x555c2d3f35a0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x555c2d3f3960_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x555c2d3f35a0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
T_14.4 ;
T_14.2 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555c2d3f5da0;
T_15 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f63e0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x555c2d3f63e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555c2d3f63e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c2d3f6780, 0, 4;
    %load/vec4 v0x555c2d3f63e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555c2d3f63e0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555c2d3f5da0;
T_16 ;
    %wait E_0x555c2d3f60c0;
    %load/vec4 v0x555c2d3f72a0_0;
    %nor/r;
    %load/vec4 v0x555c2d3f6f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x555c2d3f6d10_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f6e00_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x555c2d3f6d10_0;
    %load/vec4 v0x555c2d3f64d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f66b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x555c2d3f65c0_0;
    %store/vec4 v0x555c2d3f6e00_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x555c2d3f6d10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555c2d3f6780, 4;
    %store/vec4 v0x555c2d3f6e00_0, 0, 32;
T_16.5 ;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f6e00_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555c2d3f5da0;
T_17 ;
    %wait E_0x555c2d3f5f20;
    %load/vec4 v0x555c2d3f72a0_0;
    %nor/r;
    %load/vec4 v0x555c2d3f71d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x555c2d3f7030_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f7100_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x555c2d3f7030_0;
    %load/vec4 v0x555c2d3f64d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555c2d3f66b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x555c2d3f65c0_0;
    %store/vec4 v0x555c2d3f7100_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x555c2d3f7030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555c2d3f6780, 4;
    %store/vec4 v0x555c2d3f7100_0, 0, 32;
T_17.5 ;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f7100_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555c2d3f5da0;
T_18 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f72a0_0;
    %nor/r;
    %load/vec4 v0x555c2d3f66b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x555c2d3f64d0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x555c2d3f65c0_0;
    %load/vec4 v0x555c2d3f64d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c2d3f6780, 0, 4;
    %load/vec4 v0x555c2d3f65c0_0;
    %assign/vec4 v0x555c2d3f6300_0, 0;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555c2d3f5190;
T_19 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f5ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x555c2d3f5a10_0;
    %load/vec4 v0x555c2d3f5be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3f5780_0, 0;
T_19.2 ;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f5780_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555c2d3f5190;
T_20 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f5ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x555c2d3f5a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f5870_0, 0;
    %load/vec4 v0x555c2d3f5610_0;
    %load/vec4 v0x555c2d3f5520_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3f5870_0, 0;
    %load/vec4 v0x555c2d3f56e0_0;
    %assign/vec4 v0x555c2d3f5940_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x555c2d3f5be0_0;
    %nor/r;
    %load/vec4 v0x555c2d3f5520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x555c2d3f5940_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555c2d3f5940_0, 0;
T_20.6 ;
T_20.5 ;
T_20.2 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3f5940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f5870_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555c2d3ef310;
T_21 ;
    %wait E_0x555c2d3ef7f0;
    %load/vec4 v0x555c2d3efe20_0;
    %load/vec4 v0x555c2d3efaf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ef850_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3ef850_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555c2d3ef310;
T_22 ;
    %wait E_0x555c2d3ef760;
    %load/vec4 v0x555c2d3ef850_0;
    %load/vec4 v0x555c2d3efca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3f0200_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f0200_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x555c2d3ef310;
T_23 ;
    %wait E_0x555c2d3ef700;
    %load/vec4 v0x555c2d3ef850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x555c2d3efec0_0;
    %store/vec4 v0x555c2d3f0120_0, 0, 32;
    %load/vec4 v0x555c2d3effa0_0;
    %store/vec4 v0x555c2d3f0060_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f0120_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f0060_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555c2d3ef310;
T_24 ;
    %wait E_0x555c2d3ef6a0;
    %load/vec4 v0x555c2d3efaf0_0;
    %store/vec4 v0x555c2d3efb90_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x555c2d3ef310;
T_25 ;
    %wait E_0x555c2d3ef620;
    %load/vec4 v0x555c2d3efaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x555c2d3efec0_0;
    %store/vec4 v0x555c2d3efd60_0, 0, 32;
    %load/vec4 v0x555c2d3ef910_0;
    %store/vec4 v0x555c2d3ef9f0_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3efd60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3ef9f0_0, 0, 32;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x555c2d3c3090;
T_26 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3ecb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x555c2d3ecaa0_0;
    %load/vec4 v0x555c2d3ecc50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x555c2d3ec970_0;
    %assign/vec4 v0x555c2d3ec7d0_0, 0;
    %load/vec4 v0x555c2d3ec890_0;
    %assign/vec4 v0x555c2d3ec6f0_0, 0;
T_26.2 ;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3ec7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3ec6f0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x555c2d3ece60;
T_27 ;
    %wait E_0x555c2d3ed5b0;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x555c2d3ee770_0, 0, 5;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x555c2d3eeaa0_0, 0, 5;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x555c2d3ee1c0_0, 0, 5;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x555c2d3ece60;
T_28 ;
    %wait E_0x555c2d3ed550;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3ed650_0, 0, 4;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x555c2d3ed7b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3edab0_0, 0, 1;
    %load/vec4 v0x555c2d3edf80_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3ed650_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %jmp T_28.10;
T_28.0 ;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3ed650_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %jmp T_28.10;
T_28.1 ;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3edab0_0, 0, 1;
    %jmp T_28.10;
T_28.2 ;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3edab0_0, 0, 1;
    %jmp T_28.10;
T_28.3 ;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %jmp T_28.10;
T_28.4 ;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %jmp T_28.10;
T_28.5 ;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d3ed650_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %jmp T_28.10;
T_28.6 ;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555c2d3ed650_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %jmp T_28.10;
T_28.7 ;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3ed8f0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_28.11, 4;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555c2d3ed650_0, 4, 1;
T_28.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %jmp T_28.10;
T_28.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3ed850_0, 0, 1;
    %load/vec4 v0x555c2d3ed9e0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555c2d3ed650_0, 4, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555c2d3ed710_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eea00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ee6a0_0, 0, 1;
    %jmp T_28.10;
T_28.10 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x555c2d3ece60;
T_29 ;
    %wait E_0x555c2d3ed4c0;
    %load/vec4 v0x555c2d3edde0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555c2d3edeb0_0, 0, 32;
    %load/vec4 v0x555c2d3edde0_0;
    %load/vec4 v0x555c2d3ed8f0_0;
    %add;
    %store/vec4 v0x555c2d3edb50_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x555c2d3ece60;
T_30 ;
    %wait E_0x555c2d3ed430;
    %load/vec4 v0x555c2d3eea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x555c2d3ee560_0;
    %load/vec4 v0x555c2d3ee770_0;
    %load/vec4 v0x555c2d3ee020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x555c2d3ee280_0;
    %store/vec4 v0x555c2d3ee910_0, 0, 32;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x555c2d3ee600_0;
    %load/vec4 v0x555c2d3ee770_0;
    %load/vec4 v0x555c2d3ee0e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x555c2d3ee480_0;
    %store/vec4 v0x555c2d3ee910_0, 0, 32;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x555c2d3ee830_0;
    %store/vec4 v0x555c2d3ee910_0, 0, 32;
T_30.5 ;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3ee910_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x555c2d3ece60;
T_31 ;
    %wait E_0x555c2d3ed390;
    %load/vec4 v0x555c2d3eed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x555c2d3ee560_0;
    %load/vec4 v0x555c2d3eeaa0_0;
    %load/vec4 v0x555c2d3ee020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x555c2d3ee280_0;
    %store/vec4 v0x555c2d3eec60_0, 0, 32;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x555c2d3ee600_0;
    %load/vec4 v0x555c2d3eeaa0_0;
    %load/vec4 v0x555c2d3ee0e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x555c2d3ee480_0;
    %store/vec4 v0x555c2d3eec60_0, 0, 32;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x555c2d3eeb80_0;
    %store/vec4 v0x555c2d3eec60_0, 0, 32;
T_31.5 ;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x555c2d3ed850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x555c2d3ed8f0_0;
    %store/vec4 v0x555c2d3eec60_0, 0, 32;
    %jmp T_31.7;
T_31.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3eec60_0, 0, 32;
T_31.7 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x555c2d3ece60;
T_32 ;
    %wait E_0x555c2d3ed2f0;
    %load/vec4 v0x555c2d3edc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x555c2d3eea00_0;
    %load/vec4 v0x555c2d3edd10_0;
    %load/vec4 v0x555c2d3ee770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555c2d3eed50_0;
    %load/vec4 v0x555c2d3edd10_0;
    %load/vec4 v0x555c2d3eeaa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_32.2, 9;
    %load/vec4 v0x555c2d3eeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eedf0_0, 0, 1;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3eedf0_0, 0, 1;
T_32.5 ;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eedf0_0, 0, 1;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3eedf0_0, 0, 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x555c2d3c1920;
T_33 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3ebff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x555c2d3ebf20_0;
    %load/vec4 v0x555c2d3ec090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x555c2d3ebcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eb1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eb2a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555c2d3eab00_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555c2d3eabd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d3eacd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eada0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555c2d3eb030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3eb100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eaf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eae90_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x555c2d3ebb00_0;
    %assign/vec4 v0x555c2d3eb1d0_0, 0;
    %load/vec4 v0x555c2d3ebbe0_0;
    %assign/vec4 v0x555c2d3eb2a0_0, 0;
    %load/vec4 v0x555c2d3eb370_0;
    %assign/vec4 v0x555c2d3eab00_0, 0;
    %load/vec4 v0x555c2d3eb410_0;
    %assign/vec4 v0x555c2d3eabd0_0, 0;
    %load/vec4 v0x555c2d3eb4d0_0;
    %assign/vec4 v0x555c2d3eacd0_0, 0;
    %load/vec4 v0x555c2d3eb5b0_0;
    %assign/vec4 v0x555c2d3eada0_0, 0;
    %load/vec4 v0x555c2d3eb960_0;
    %assign/vec4 v0x555c2d3eb030_0, 0;
    %load/vec4 v0x555c2d3eba40_0;
    %assign/vec4 v0x555c2d3eb100_0, 0;
    %load/vec4 v0x555c2d3eb770_0;
    %assign/vec4 v0x555c2d3eaf60_0, 0;
    %load/vec4 v0x555c2d3eb690_0;
    %assign/vec4 v0x555c2d3eae90_0, 0;
T_33.5 ;
T_33.2 ;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eb1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eb2a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555c2d3eab00_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555c2d3eabd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d3eacd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eada0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555c2d3eb030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3eb100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eaf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3eae90_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x555c2d3c1920;
T_34 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3ebff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x555c2d3ebf20_0;
    %load/vec4 v0x555c2d3ec090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x555c2d3eb410_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_34.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d3ebd80_0, 0;
    %load/vec4 v0x555c2d3eb960_0;
    %assign/vec4 v0x555c2d3ebe40_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3ebd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555c2d3ebe40_0, 0;
T_34.5 ;
T_34.2 ;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3ebd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555c2d3ebe40_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x555c2d3ba170;
T_35 ;
    %wait E_0x555c2d3e8ed0;
    %load/vec4 v0x555c2d3e8f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.0 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %add;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.1 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3e93c0_0;
    %add;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.2 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %sub;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.3 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.6 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %xor;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.7 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.8 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x555c2d3ea000_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %pushi/vec4 32, 0, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555c2d3ea0e0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.9 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %or;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.10 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %and;
    %store/vec4 v0x555c2d3e9f40_0, 0, 32;
    %jmp T_35.12;
T_35.12 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x555c2d3ba170;
T_36 ;
    %wait E_0x555c2d3e8e70;
    %load/vec4 v0x555c2d3e8f70_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3e9130_0, 0, 1;
    %jmp T_36.7;
T_36.0 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555c2d3e9130_0, 0, 1;
    %jmp T_36.7;
T_36.1 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x555c2d3e9130_0, 0, 1;
    %jmp T_36.7;
T_36.2 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x555c2d3e9130_0, 0, 1;
    %jmp T_36.7;
T_36.3 ;
    %load/vec4 v0x555c2d3ea0e0_0;
    %load/vec4 v0x555c2d3ea000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555c2d3e9130_0, 0, 1;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v0x555c2d3ea000_0;
    %load/vec4 v0x555c2d3ea0e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x555c2d3e9130_0, 0, 1;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v0x555c2d3ea0e0_0;
    %load/vec4 v0x555c2d3ea000_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555c2d3e9130_0, 0, 1;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x555c2d3ba170;
T_37 ;
    %wait E_0x555c2d3e0aa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3e9b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3ea1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3e9700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3ea2b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3e97d0_0, 0, 32;
    %load/vec4 v0x555c2d3e91d0_0;
    %store/vec4 v0x555c2d3e92b0_0, 0, 3;
    %load/vec4 v0x555c2d3e9960_0;
    %store/vec4 v0x555c2d3e9a40_0, 0, 5;
    %load/vec4 v0x555c2d3e9ca0_0;
    %load/vec4 v0x555c2d3e9960_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %store/vec4 v0x555c2d3e9e70_0, 0, 1;
    %load/vec4 v0x555c2d3e9e70_0;
    %store/vec4 v0x555c2d3e9c00_0, 0, 1;
    %load/vec4 v0x555c2d3e9050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %jmp T_37.8;
T_37.0 ;
    %load/vec4 v0x555c2d3e93c0_0;
    %store/vec4 v0x555c2d3e9b30_0, 0, 32;
    %jmp T_37.8;
T_37.1 ;
    %load/vec4 v0x555c2d3e9540_0;
    %store/vec4 v0x555c2d3e9b30_0, 0, 32;
    %jmp T_37.8;
T_37.2 ;
    %load/vec4 v0x555c2d3e98a0_0;
    %store/vec4 v0x555c2d3e9b30_0, 0, 32;
    %jmp T_37.8;
T_37.3 ;
    %load/vec4 v0x555c2d3e98a0_0;
    %store/vec4 v0x555c2d3e9b30_0, 0, 32;
    %jmp T_37.8;
T_37.4 ;
    %jmp T_37.8;
T_37.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3e9700_0, 0, 1;
    %load/vec4 v0x555c2d3e9f40_0;
    %store/vec4 v0x555c2d3e97d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3e9c00_0, 0, 1;
    %jmp T_37.8;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3ea2b0_0, 0, 1;
    %load/vec4 v0x555c2d3ea0e0_0;
    %store/vec4 v0x555c2d3ea1c0_0, 0, 32;
    %load/vec4 v0x555c2d3e9f40_0;
    %store/vec4 v0x555c2d3e97d0_0, 0, 32;
    %jmp T_37.8;
T_37.7 ;
    %load/vec4 v0x555c2d3e9f40_0;
    %store/vec4 v0x555c2d3e9b30_0, 0, 32;
    %jmp T_37.8;
T_37.8 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x555c2d3ba170;
T_38 ;
    %wait E_0x555c2d2b5110;
    %load/vec4 v0x555c2d3e9050_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3e9480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3e9620_0, 0, 32;
    %jmp T_38.3;
T_38.0 ;
    %load/vec4 v0x555c2d3e9130_0;
    %store/vec4 v0x555c2d3e9480_0, 0, 1;
    %load/vec4 v0x555c2d3e9540_0;
    %store/vec4 v0x555c2d3e9620_0, 0, 32;
    %jmp T_38.3;
T_38.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d3e9480_0, 0, 1;
    %load/vec4 v0x555c2d3e9f40_0;
    %store/vec4 v0x555c2d3e9620_0, 0, 32;
    %jmp T_38.3;
T_38.3 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x555c2d3b8a00;
T_39 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3e86f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x555c2d3e8630_0;
    %load/vec4 v0x555c2d3e87b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x555c2d3e77b0_0;
    %assign/vec4 v0x555c2d3e7eb0_0, 0;
    %load/vec4 v0x555c2d3e7a40_0;
    %assign/vec4 v0x555c2d3e8150_0, 0;
    %load/vec4 v0x555c2d3e7c50_0;
    %assign/vec4 v0x555c2d3e8310_0, 0;
    %load/vec4 v0x555c2d3e7b70_0;
    %assign/vec4 v0x555c2d3e8230_0, 0;
    %load/vec4 v0x555c2d3e7890_0;
    %load/vec4 v0x555c2d3e7df0_0;
    %or;
    %assign/vec4 v0x555c2d3e8570_0, 0;
    %load/vec4 v0x555c2d3e7890_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.5, 8;
T_39.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_39.5, 8;
 ; End of false expr.
    %blend;
T_39.5;
    %assign/vec4 v0x555c2d3e84b0_0, 0;
    %load/vec4 v0x555c2d3e7960_0;
    %assign/vec4 v0x555c2d3e7f90_0, 0;
    %load/vec4 v0x555c2d3e77b0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555c2d3e8070_0, 0;
    %load/vec4 v0x555c2d3e7d10_0;
    %assign/vec4 v0x555c2d3e83d0_0, 0;
T_39.2 ;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d3e7eb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555c2d3e8150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3e8310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3e8230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3e8570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3e84b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3e7f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555c2d3e8070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3e83d0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555c2d3f3dd0;
T_40 ;
    %wait E_0x555c2d3f4330;
    %load/vec4 v0x555c2d3f4750_0;
    %store/vec4 v0x555c2d3f47f0_0, 0, 5;
    %load/vec4 v0x555c2d3f4a70_0;
    %store/vec4 v0x555c2d3f4ba0_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x555c2d3f3dd0;
T_41 ;
    %wait E_0x555c2d3f42b0;
    %load/vec4 v0x555c2d3f4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x555c2d3f4680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x555c2d3f4e50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x555c2d3f43c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
    %jmp T_41.12;
T_41.6 ;
    %load/vec4 v0x555c2d3f4580_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x555c2d3f4580_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
    %jmp T_41.12;
T_41.7 ;
    %load/vec4 v0x555c2d3f4580_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555c2d3f4580_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
    %jmp T_41.12;
T_41.8 ;
    %load/vec4 v0x555c2d3f4580_0;
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
    %jmp T_41.12;
T_41.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555c2d3f4580_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
    %jmp T_41.12;
T_41.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555c2d3f4580_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
    %jmp T_41.12;
T_41.12 ;
    %pop/vec4 1;
T_41.5 ;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
T_41.3 ;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x555c2d3f48e0_0;
    %store/vec4 v0x555c2d3f4980_0, 0, 32;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x555c2d3f3dd0;
T_42 ;
    %wait E_0x555c2d3f4250;
    %load/vec4 v0x555c2d3f4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x555c2d3f4680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f4d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f4f20_0, 0, 1;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x555c2d3f4ce0_0;
    %store/vec4 v0x555c2d3f4d80_0, 0, 1;
    %load/vec4 v0x555c2d3f4e50_0;
    %store/vec4 v0x555c2d3f4f20_0, 0, 1;
T_42.3 ;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f4d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f4f20_0, 0, 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x555c2d3f3dd0;
T_43 ;
    %wait E_0x555c2d3f41d0;
    %load/vec4 v0x555c2d3f4ce0_0;
    %load/vec4 v0x555c2d3f44b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x555c2d3f4680_0;
    %inv;
    %store/vec4 v0x555c2d3f4c40_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d3f4c40_0, 0, 1;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x555c2d3f0460;
T_44 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d3f0b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x555c2d3f0a60_0;
    %load/vec4 v0x555c2d3f0bf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x555c2d3f0890_0;
    %assign/vec4 v0x555c2d3f0d30_0, 0;
    %load/vec4 v0x555c2d3f07a0_0;
    %assign/vec4 v0x555c2d3f0c90_0, 0;
    %load/vec4 v0x555c2d3f0990_0;
    %assign/vec4 v0x555c2d3f0e80_0, 0;
T_44.2 ;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d3f0d30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555c2d3f0c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d3f0e80_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x555c2d3ff470;
T_45 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d401a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555c2d401600_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555c2d4016e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d401480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d401540_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x555c2d401080_0;
    %assign/vec4 v0x555c2d401600_0, 0;
    %load/vec4 v0x555c2d401160_0;
    %assign/vec4 v0x555c2d4016e0_0, 0;
    %load/vec4 v0x555c2d400f00_0;
    %assign/vec4 v0x555c2d401480_0, 0;
    %load/vec4 v0x555c2d400fc0_0;
    %assign/vec4 v0x555c2d401540_0, 0;
    %load/vec4 v0x555c2d400e20_0;
    %load/vec4 v0x555c2d4016e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c2d4013c0, 0, 4;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x555c2d402350;
T_46 ;
    %wait E_0x555c2d402800;
    %load/vec4 v0x555c2d403850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555c2d403660_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x555c2d403580_0;
    %assign/vec4 v0x555c2d403660_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x555c2d403950;
T_47 ;
    %wait E_0x555c2d402800;
    %load/vec4 v0x555c2d405010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x555c2d404f30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555c2d404cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555c2d404a50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d404b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d404c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d404db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d404e70_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x555c2d4048b0_0;
    %assign/vec4 v0x555c2d404f30_0, 0;
    %load/vec4 v0x555c2d404710_0;
    %assign/vec4 v0x555c2d404cd0_0, 0;
    %load/vec4 v0x555c2d404450_0;
    %assign/vec4 v0x555c2d404a50_0, 0;
    %load/vec4 v0x555c2d404520_0;
    %assign/vec4 v0x555c2d404b30_0, 0;
    %load/vec4 v0x555c2d404600_0;
    %assign/vec4 v0x555c2d404c10_0, 0;
    %load/vec4 v0x555c2d4047f0_0;
    %assign/vec4 v0x555c2d404db0_0, 0;
    %load/vec4 v0x555c2d4051c0_0;
    %assign/vec4 v0x555c2d404e70_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555c2d403950;
T_48 ;
    %wait E_0x555c2d404240;
    %load/vec4 v0x555c2d404f30_0;
    %store/vec4 v0x555c2d4048b0_0, 0, 5;
    %load/vec4 v0x555c2d404a50_0;
    %store/vec4 v0x555c2d404450_0, 0, 8;
    %load/vec4 v0x555c2d404b30_0;
    %store/vec4 v0x555c2d404520_0, 0, 3;
    %load/vec4 v0x555c2d4042c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %load/vec4 v0x555c2d404cd0_0;
    %addi 1, 0, 4;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x555c2d404cd0_0;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x555c2d404710_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d404600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d4047f0_0, 0, 1;
    %load/vec4 v0x555c2d404f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %jmp T_48.7;
T_48.2 ;
    %load/vec4 v0x555c2d404e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555c2d4048b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d404710_0, 0, 4;
T_48.8 ;
    %jmp T_48.7;
T_48.3 ;
    %load/vec4 v0x555c2d4042c0_0;
    %load/vec4 v0x555c2d404cd0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555c2d4048b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d404710_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c2d404520_0, 0, 3;
T_48.10 ;
    %jmp T_48.7;
T_48.4 ;
    %load/vec4 v0x555c2d4042c0_0;
    %load/vec4 v0x555c2d404cd0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.12, 8;
    %load/vec4 v0x555c2d404e70_0;
    %load/vec4 v0x555c2d404a50_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d404450_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d404710_0, 0, 4;
    %load/vec4 v0x555c2d404b30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_48.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555c2d4048b0_0, 0, 5;
    %jmp T_48.15;
T_48.14 ;
    %load/vec4 v0x555c2d404b30_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555c2d404520_0, 0, 3;
T_48.15 ;
T_48.12 ;
    %jmp T_48.7;
T_48.5 ;
    %load/vec4 v0x555c2d4042c0_0;
    %load/vec4 v0x555c2d404cd0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.16, 8;
    %load/vec4 v0x555c2d404e70_0;
    %load/vec4 v0x555c2d404a50_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x555c2d4047f0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x555c2d4048b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d404710_0, 0, 4;
T_48.16 ;
    %jmp T_48.7;
T_48.6 ;
    %load/vec4 v0x555c2d4042c0_0;
    %load/vec4 v0x555c2d404cd0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d4048b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d404600_0, 0, 1;
T_48.18 ;
    %jmp T_48.7;
T_48.7 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x555c2d407da0;
T_49 ;
    %wait E_0x555c2d402800;
    %load/vec4 v0x555c2d409510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x555c2d4092b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555c2d408f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555c2d409030_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d409110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d409390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d409450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d4091f0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x555c2d408cf0_0;
    %assign/vec4 v0x555c2d4092b0_0, 0;
    %load/vec4 v0x555c2d408980_0;
    %assign/vec4 v0x555c2d408f50_0, 0;
    %load/vec4 v0x555c2d408a20_0;
    %assign/vec4 v0x555c2d409030_0, 0;
    %load/vec4 v0x555c2d408b00_0;
    %assign/vec4 v0x555c2d409110_0, 0;
    %load/vec4 v0x555c2d408dd0_0;
    %assign/vec4 v0x555c2d409390_0, 0;
    %load/vec4 v0x555c2d408e90_0;
    %assign/vec4 v0x555c2d409450_0, 0;
    %load/vec4 v0x555c2d408c30_0;
    %assign/vec4 v0x555c2d4091f0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x555c2d407da0;
T_50 ;
    %wait E_0x555c2d408720;
    %load/vec4 v0x555c2d4092b0_0;
    %store/vec4 v0x555c2d408cf0_0, 0, 5;
    %load/vec4 v0x555c2d409030_0;
    %store/vec4 v0x555c2d408a20_0, 0, 8;
    %load/vec4 v0x555c2d409110_0;
    %store/vec4 v0x555c2d408b00_0, 0, 3;
    %load/vec4 v0x555c2d4091f0_0;
    %store/vec4 v0x555c2d408c30_0, 0, 1;
    %load/vec4 v0x555c2d4087b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x555c2d408f50_0;
    %addi 1, 0, 4;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x555c2d408f50_0;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x555c2d408980_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d408e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d408dd0_0, 0, 1;
    %load/vec4 v0x555c2d4092b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %jmp T_50.7;
T_50.2 ;
    %load/vec4 v0x555c2d409810_0;
    %load/vec4 v0x555c2d409450_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555c2d408cf0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d408980_0, 0, 4;
    %load/vec4 v0x555c2d409670_0;
    %store/vec4 v0x555c2d408a20_0, 0, 8;
    %load/vec4 v0x555c2d409670_0;
    %xnor/r;
    %store/vec4 v0x555c2d408c30_0, 0, 1;
T_50.8 ;
    %jmp T_50.7;
T_50.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d408dd0_0, 0, 1;
    %load/vec4 v0x555c2d4087b0_0;
    %load/vec4 v0x555c2d408f50_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555c2d408cf0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d408980_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c2d408b00_0, 0, 3;
T_50.10 ;
    %jmp T_50.7;
T_50.4 ;
    %load/vec4 v0x555c2d409030_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x555c2d408dd0_0, 0, 1;
    %load/vec4 v0x555c2d4087b0_0;
    %load/vec4 v0x555c2d408f50_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %load/vec4 v0x555c2d409030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x555c2d408a20_0, 0, 8;
    %load/vec4 v0x555c2d409110_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555c2d408b00_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d408980_0, 0, 4;
    %load/vec4 v0x555c2d409110_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_50.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555c2d408cf0_0, 0, 5;
T_50.14 ;
T_50.12 ;
    %jmp T_50.7;
T_50.5 ;
    %load/vec4 v0x555c2d4091f0_0;
    %store/vec4 v0x555c2d408dd0_0, 0, 1;
    %load/vec4 v0x555c2d4087b0_0;
    %load/vec4 v0x555c2d408f50_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x555c2d408cf0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555c2d408980_0, 0, 4;
T_50.16 ;
    %jmp T_50.7;
T_50.6 ;
    %load/vec4 v0x555c2d4087b0_0;
    %load/vec4 v0x555c2d408f50_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d408cf0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d408e90_0, 0, 1;
T_50.18 ;
    %jmp T_50.7;
T_50.7 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x555c2d405540;
T_51 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d4079f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d4075d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d4076b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d407450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d407510_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x555c2d407050_0;
    %assign/vec4 v0x555c2d4075d0_0, 0;
    %load/vec4 v0x555c2d407130_0;
    %assign/vec4 v0x555c2d4076b0_0, 0;
    %load/vec4 v0x555c2d406ed0_0;
    %assign/vec4 v0x555c2d407450_0, 0;
    %load/vec4 v0x555c2d406f90_0;
    %assign/vec4 v0x555c2d407510_0, 0;
    %load/vec4 v0x555c2d406df0_0;
    %load/vec4 v0x555c2d4076b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c2d407390, 0, 4;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x555c2d4099f0;
T_52 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d40c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555c2d40bd50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555c2d40be30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d40b9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d40bc90_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x555c2d40b5c0_0;
    %assign/vec4 v0x555c2d40bd50_0, 0;
    %load/vec4 v0x555c2d40b6a0_0;
    %assign/vec4 v0x555c2d40be30_0, 0;
    %load/vec4 v0x555c2d40b440_0;
    %assign/vec4 v0x555c2d40b9c0_0, 0;
    %load/vec4 v0x555c2d40b500_0;
    %assign/vec4 v0x555c2d40bc90_0, 0;
    %load/vec4 v0x555c2d40b360_0;
    %load/vec4 v0x555c2d40be30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c2d40b900, 0, 4;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x555c2d401e40;
T_53 ;
    %wait E_0x555c2d402800;
    %load/vec4 v0x555c2d40c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d40c810_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x555c2d40c6a0_0;
    %assign/vec4 v0x555c2d40c810_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555c2d3fde60;
T_54 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d410060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x555c2d40f8b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555c2d40f0a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555c2d40f470_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555c2d40ef00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555c2d40f390_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555c2d40f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d40fa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d40f7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555c2d40f6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d40f630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c2d40efc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555c2d40f550_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x555c2d40e260_0;
    %assign/vec4 v0x555c2d40f8b0_0, 0;
    %load/vec4 v0x555c2d40dd40_0;
    %assign/vec4 v0x555c2d40f0a0_0, 0;
    %load/vec4 v0x555c2d40df00_0;
    %assign/vec4 v0x555c2d40f470_0, 0;
    %load/vec4 v0x555c2d40db80_0;
    %assign/vec4 v0x555c2d40ef00_0, 0;
    %load/vec4 v0x555c2d40de20_0;
    %assign/vec4 v0x555c2d40f390_0, 0;
    %load/vec4 v0x555c2d40e340_0;
    %assign/vec4 v0x555c2d40f950_0, 0;
    %load/vec4 v0x555c2d40e530_0;
    %assign/vec4 v0x555c2d40fa10_0, 0;
    %load/vec4 v0x555c2d40e1a0_0;
    %assign/vec4 v0x555c2d40f7e0_0, 0;
    %load/vec4 v0x555c2d40e0c0_0;
    %assign/vec4 v0x555c2d40f6f0_0, 0;
    %load/vec4 v0x555c2d40e7b0_0;
    %assign/vec4 v0x555c2d40f630_0, 0;
    %load/vec4 v0x555c2d40dc60_0;
    %assign/vec4 v0x555c2d40efc0_0, 0;
    %load/vec4 v0x555c2d40dfe0_0;
    %assign/vec4 v0x555c2d40f550_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x555c2d3fde60;
T_55 ;
    %wait E_0x555c2d3ff430;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555c2d40dfe0_0, 0, 8;
    %load/vec4 v0x555c2d40e7b0_0;
    %load/vec4 v0x555c2d40ecf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x555c2d40ec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %jmp T_55.7;
T_55.2 ;
    %load/vec4 v0x555c2d40eab0_0;
    %store/vec4 v0x555c2d40dfe0_0, 0, 8;
    %jmp T_55.7;
T_55.3 ;
    %load/vec4 v0x555c2d40efc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555c2d40dfe0_0, 0, 8;
    %jmp T_55.7;
T_55.4 ;
    %load/vec4 v0x555c2d40efc0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555c2d40dfe0_0, 0, 8;
    %jmp T_55.7;
T_55.5 ;
    %load/vec4 v0x555c2d40efc0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555c2d40dfe0_0, 0, 8;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v0x555c2d40efc0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555c2d40dfe0_0, 0, 8;
    %jmp T_55.7;
T_55.7 ;
    %pop/vec4 1;
T_55.0 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x555c2d3fde60;
T_56 ;
    %wait E_0x555c2d3ff330;
    %load/vec4 v0x555c2d40f8b0_0;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %load/vec4 v0x555c2d40f0a0_0;
    %store/vec4 v0x555c2d40dd40_0, 0, 3;
    %load/vec4 v0x555c2d40f470_0;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40ef00_0;
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %load/vec4 v0x555c2d40f390_0;
    %store/vec4 v0x555c2d40de20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d40fda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d40eb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d40e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555c2d40e0c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d40ee60_0, 0, 1;
    %load/vec4 v0x555c2d40ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555c2d40de20_0, 4, 1;
T_56.0 ;
    %load/vec4 v0x555c2d40f630_0;
    %inv;
    %load/vec4 v0x555c2d40e7b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x555c2d40ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v0x555c2d40ec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %jmp T_56.8;
T_56.6 ;
    %load/vec4 v0x555c2d4103d0_0;
    %nor/r;
    %load/vec4 v0x555c2d40e5f0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.9, 8;
    %load/vec4 v0x555c2d40e5f0_0;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
T_56.9 ;
    %vpi_call 15 250 "$write", "%c", v0x555c2d40e5f0_0 {0 0 0};
    %jmp T_56.8;
T_56.7 ;
    %load/vec4 v0x555c2d4103d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
T_56.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ee60_0, 0, 1;
    %vpi_call 15 259 "$display", "IO:Return" {0 0 0};
    %vpi_call 15 260 "$finish" {0 0 0};
    %jmp T_56.8;
T_56.8 ;
    %pop/vec4 1;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0x555c2d40ec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %jmp T_56.14;
T_56.13 ;
    %load/vec4 v0x555c2d40e910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40eb80_0, 0, 1;
T_56.15 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %load/vec4 v0x555c2d40e9e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40fe60_0;
    %store/vec4 v0x555c2d40e0c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e1a0_0, 0, 1;
T_56.17 ;
    %jmp T_56.14;
T_56.14 ;
    %pop/vec4 1;
T_56.5 ;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x555c2d40f8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_56.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_56.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_56.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_56.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_56.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_56.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_56.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_56.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_56.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_56.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_56.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_56.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_56.31, 6;
    %jmp T_56.32;
T_56.19 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40fe60_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_56.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.36;
T_56.35 ;
    %load/vec4 v0x555c2d40fe60_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_56.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
T_56.37 ;
T_56.36 ;
T_56.33 ;
    %jmp T_56.32;
T_56.20 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555c2d40dd40_0, 0, 3;
    %load/vec4 v0x555c2d40fe60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_56.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_56.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_56.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_56.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_56.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_56.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_56.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_56.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_56.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555c2d40de20_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
    %jmp T_56.52;
T_56.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
    %jmp T_56.52;
T_56.52 ;
    %pop/vec4 1;
T_56.39 ;
    %jmp T_56.32;
T_56.21 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40f0a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555c2d40dd40_0, 0, 3;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.55, 4;
    %load/vec4 v0x555c2d40fe60_0;
    %pad/u 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %jmp T_56.56;
T_56.55 ;
    %load/vec4 v0x555c2d40fe60_0;
    %load/vec4 v0x555c2d40f470_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40df00_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_56.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_56.58, 8;
T_56.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_56.58, 8;
 ; End of false expr.
    %blend;
T_56.58;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.56 ;
T_56.53 ;
    %jmp T_56.32;
T_56.22 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40f470_0;
    %subi 1, 0, 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40fe60_0;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
    %load/vec4 v0x555c2d40df00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.61 ;
T_56.59 ;
    %jmp T_56.32;
T_56.23 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40f0a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555c2d40dd40_0, 0, 3;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.65, 4;
    %load/vec4 v0x555c2d40fe60_0;
    %pad/u 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %jmp T_56.66;
T_56.65 ;
    %load/vec4 v0x555c2d40fe60_0;
    %load/vec4 v0x555c2d40f470_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40df00_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_56.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_56.68, 8;
T_56.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_56.68, 8;
 ; End of false expr.
    %blend;
T_56.68;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.66 ;
T_56.63 ;
    %jmp T_56.32;
T_56.24 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40f470_0;
    %subi 1, 0, 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40e9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.71, 8;
    %load/vec4 v0x555c2d40fe60_0;
    %store/vec4 v0x555c2d40e0c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e1a0_0, 0, 1;
T_56.71 ;
    %load/vec4 v0x555c2d40df00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.73 ;
T_56.69 ;
    %jmp T_56.32;
T_56.25 ;
    %load/vec4 v0x555c2d4103d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.75, 8;
    %load/vec4 v0x555c2d40f390_0;
    %pad/u 8;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.75 ;
    %jmp T_56.32;
T_56.26 ;
    %load/vec4 v0x555c2d4103d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.77 ;
    %jmp T_56.32;
T_56.27 ;
    %load/vec4 v0x555c2d4103d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.79, 8;
    %load/vec4 v0x555c2d40f470_0;
    %subi 1, 0, 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %ix/getv 4, v0x555c2d40ef00_0;
    %load/vec4a v0x555c2d40da40, 4;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
    %load/vec4 v0x555c2d40ef00_0;
    %addi 1, 0, 17;
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %load/vec4 v0x555c2d40df00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.81 ;
T_56.79 ;
    %jmp T_56.32;
T_56.28 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40f0a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555c2d40dd40_0, 0, 3;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.85, 4;
    %load/vec4 v0x555c2d40fe60_0;
    %pad/u 17;
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %jmp T_56.86;
T_56.85 ;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_56.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555c2d40fe60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c2d40ef00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %jmp T_56.88;
T_56.87 ;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_56.89, 4;
    %load/vec4 v0x555c2d40fe60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555c2d40ef00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %jmp T_56.90;
T_56.89 ;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.91, 4;
    %load/vec4 v0x555c2d40fe60_0;
    %pad/u 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %jmp T_56.92;
T_56.91 ;
    %load/vec4 v0x555c2d40fe60_0;
    %load/vec4 v0x555c2d40f470_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40df00_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_56.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_56.94, 8;
T_56.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_56.94, 8;
 ; End of false expr.
    %blend;
T_56.94;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.92 ;
T_56.90 ;
T_56.88 ;
T_56.86 ;
T_56.83 ;
    %jmp T_56.32;
T_56.29 ;
    %load/vec4 v0x555c2d40f470_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.95, 8;
    %load/vec4 v0x555c2d40f470_0;
    %subi 1, 0, 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %jmp T_56.96;
T_56.95 ;
    %load/vec4 v0x555c2d4103d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.97, 8;
    %load/vec4 v0x555c2d40f470_0;
    %subi 1, 0, 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40fbe0_0;
    %store/vec4 v0x555c2d40e340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40e530_0, 0, 1;
    %load/vec4 v0x555c2d40ef00_0;
    %addi 1, 0, 17;
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %load/vec4 v0x555c2d40df00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.99 ;
T_56.97 ;
T_56.96 ;
    %jmp T_56.32;
T_56.30 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40f0a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555c2d40dd40_0, 0, 3;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.103, 4;
    %load/vec4 v0x555c2d40fe60_0;
    %pad/u 17;
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %jmp T_56.104;
T_56.103 ;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_56.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555c2d40fe60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c2d40ef00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %jmp T_56.106;
T_56.105 ;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_56.107, 4;
    %load/vec4 v0x555c2d40fe60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555c2d40ef00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %jmp T_56.108;
T_56.107 ;
    %load/vec4 v0x555c2d40f0a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.109, 4;
    %load/vec4 v0x555c2d40fe60_0;
    %pad/u 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %jmp T_56.110;
T_56.109 ;
    %load/vec4 v0x555c2d40fe60_0;
    %load/vec4 v0x555c2d40f470_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40df00_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_56.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_56.112, 8;
T_56.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_56.112, 8;
 ; End of false expr.
    %blend;
T_56.112;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.110 ;
T_56.108 ;
T_56.106 ;
T_56.104 ;
T_56.101 ;
    %jmp T_56.32;
T_56.31 ;
    %load/vec4 v0x555c2d4101f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40ff70_0, 0, 1;
    %load/vec4 v0x555c2d40f470_0;
    %subi 1, 0, 17;
    %store/vec4 v0x555c2d40df00_0, 0, 17;
    %load/vec4 v0x555c2d40ef00_0;
    %addi 1, 0, 17;
    %store/vec4 v0x555c2d40db80_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d40fda0_0, 0, 1;
    %load/vec4 v0x555c2d40df00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555c2d40e260_0, 0, 5;
T_56.115 ;
T_56.113 ;
    %jmp T_56.32;
T_56.32 ;
    %pop/vec4 1;
T_56.3 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x555c2d39fbb0;
T_57 ;
    %wait E_0x555c2d2b7430;
    %load/vec4 v0x555c2d413500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d414d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c2d414de0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c2d414de0_0, 0;
    %load/vec4 v0x555c2d414de0_0;
    %assign/vec4 v0x555c2d414d40_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555c2d39fbb0;
T_58 ;
    %wait E_0x555c2d2b4d00;
    %load/vec4 v0x555c2d4142f0_0;
    %assign/vec4 v0x555c2d414a40_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555c2d39e440;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d414f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c2d414fd0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_59.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_59.1, 5;
    %jmp/1 T_59.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x555c2d414f10_0;
    %nor/r;
    %store/vec4 v0x555c2d414f10_0, 0, 1;
    %jmp T_59.0;
T_59.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c2d414fd0_0, 0, 1;
T_59.2 ;
    %delay 1000, 0;
    %load/vec4 v0x555c2d414f10_0;
    %nor/r;
    %store/vec4 v0x555c2d414f10_0, 0, 1;
    %jmp T_59.2;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "common/block_ram/block_ram.v";
    "../sim/testbench.v";
    "riscv_top.v";
    "cpu.v";
    "midregs.v";
    "ex.v";
    "id.v";
    "if.v";
    "memctrl.v";
    "mem.v";
    "pc_reg.v";
    "regs.v";
    "stallbus.v";
    "hci.v";
    "common/fifo/fifo.v";
    "common/uart/uart.v";
    "common/uart/uart_baud_clk.v";
    "common/uart/uart_rx.v";
    "common/uart/uart_tx.v";
    "ram.v";
