Analysis & Elaboration report for LCD1
Fri Dec 01 08:38:18 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: LIB_TEC_MATRICIAL_4x4_INTESC_RevA:u3
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "PROCESADOR_LCD_REVC:U1"
  7. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Dec 01 08:38:18 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; LCD1                                        ;
; Top-level Entity Name              ; LCD1                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LIB_TEC_MATRICIAL_4x4_INTESC_RevA:u3 ;
+----------------+----------+-------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                  ;
+----------------+----------+-------------------------------------------------------+
; freq_clk       ; 50000000 ; Signed Integer                                        ;
+----------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; LCD1               ; LCD1               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PROCESADOR_LCD_REVC:U1"                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; inc_dir[10..6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; delay_cor[9..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; delay_cor[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; delay_cor[4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; delay_cor[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 01 08:38:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD1 -c LCD1 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lib_teclado_matricial_4x4_reva.vhd
    Info (12022): Found design unit 1: LIB_TEC_MATRICIAL_4x4_INTESC_RevA-Behavioral File: C:/Users/AB/Desktop/LCD/LIB_TECLADO_MATRICIAL_4x4_RevA.vhd Line: 77
    Info (12023): Found entity 1: LIB_TEC_MATRICIAL_4x4_INTESC_RevA File: C:/Users/AB/Desktop/LCD/LIB_TECLADO_MATRICIAL_4x4_RevA.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file lcd1.vhd
    Info (12022): Found design unit 1: LCD1-Behavioral File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 38
    Info (12023): Found entity 1: LCD1 File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file caracteres_especiales_revc.vhd
    Info (12022): Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral File: C:/Users/AB/Desktop/LCD/CARACTERES_ESPECIALES_REVC.vhd Line: 14
    Info (12023): Found entity 1: CARACTERES_ESPECIALES_REVC File: C:/Users/AB/Desktop/LCD/CARACTERES_ESPECIALES_REVC.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file comandos_lcd_revc.vhd
    Info (12022): Found design unit 1: COMANDOS_LCD_REVC File: C:/Users/AB/Desktop/LCD/COMANDOS_LCD_REVC.vhd Line: 10
    Info (12022): Found design unit 2: COMANDOS_LCD_REVC-body File: C:/Users/AB/Desktop/LCD/COMANDOS_LCD_REVC.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file procesador_lcd_revc.vhd
    Info (12022): Found design unit 1: PROCESADOR_LCD_REVC-Behavioral File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 29
    Info (12023): Found entity 1: PROCESADOR_LCD_REVC File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 10
Info (12127): Elaborating entity "LCD1" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(29): used explicit default value for signal "SAL1" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(149): used explicit default value for signal "se14g" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(150): used explicit default value for signal "se15g" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 150
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(151): used explicit default value for signal "se16g" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 151
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(176): used explicit default value for signal "clavec1" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 176
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(177): used explicit default value for signal "clavec2" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 177
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(178): used explicit default value for signal "clavec3" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 178
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(179): used explicit default value for signal "clavec4" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 179
Warning (10540): VHDL Signal Declaration warning at LCD1.vhd(182): used explicit default value for signal "camb" because signal was never assigned a value File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 182
Warning (10492): VHDL Process Statement warning at LCD1.vhd(256): signal "Boton" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 256
Warning (10492): VHDL Process Statement warning at LCD1.vhd(271): signal "Boton" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 271
Warning (10492): VHDL Process Statement warning at LCD1.vhd(284): signal "Boton" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 284
Warning (10492): VHDL Process Statement warning at LCD1.vhd(292): signal "Boton" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 292
Warning (10492): VHDL Process Statement warning at LCD1.vhd(301): signal "final" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 301
Warning (10873): Using initial value X (don't care) for net "INST[39..60]" at LCD1.vhd(44) File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 44
Info (12128): Elaborating entity "PROCESADOR_LCD_REVC" for hierarchy "PROCESADOR_LCD_REVC:U1" File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 190
Warning (10036): Verilog HDL or VHDL warning at PROCESADOR_LCD_REVC.vhd(48): object "VEC_S_CHAR" assigned a value but never read File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 48
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(789): signal "VECTOR_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 789
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(791): signal "VECTOR_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 791
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(793): signal "VECTOR_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 793
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(808): signal "VEC_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 808
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(809): signal "VEC_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 809
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(811): signal "VEC_POS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 811
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(812): signal "VEC_POS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 812
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(814): signal "VEC_SHIFT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 814
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(815): signal "VEC_SHIFT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 815
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(817): signal "VEC_ASCII" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 817
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(818): signal "VEC_ASCII" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 818
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(826): signal "VEC_RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 826
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(827): signal "VEC_RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 827
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(830): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 830
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(831): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 831
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(834): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 834
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(835): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 835
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(838): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 838
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(839): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 839
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(842): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 842
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(843): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 843
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(846): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 846
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(847): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 847
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(850): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 850
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(851): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 851
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(854): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 854
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(855): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 855
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(858): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 858
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(859): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 859
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(862): signal "VEC_L_RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 862
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(863): signal "VEC_L_RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 863
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(866): signal "DATA_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 866
Warning (10631): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(786): inferring latch(es) for signal or variable "DATA_A", which holds its previous value in one or more paths through the process File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (10041): Inferred latch for "DATA_A[0]" at PROCESADOR_LCD_REVC.vhd(786) File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (10041): Inferred latch for "DATA_A[1]" at PROCESADOR_LCD_REVC.vhd(786) File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (10041): Inferred latch for "DATA_A[2]" at PROCESADOR_LCD_REVC.vhd(786) File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (10041): Inferred latch for "DATA_A[3]" at PROCESADOR_LCD_REVC.vhd(786) File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (10041): Inferred latch for "DATA_A[4]" at PROCESADOR_LCD_REVC.vhd(786) File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (10041): Inferred latch for "DATA_A[5]" at PROCESADOR_LCD_REVC.vhd(786) File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (10041): Inferred latch for "DATA_A[6]" at PROCESADOR_LCD_REVC.vhd(786) File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (10041): Inferred latch for "DATA_A[7]" at PROCESADOR_LCD_REVC.vhd(786) File: C:/Users/AB/Desktop/LCD/PROCESADOR_LCD_REVC.vhd Line: 786
Info (12128): Elaborating entity "CARACTERES_ESPECIALES_REVC" for hierarchy "CARACTERES_ESPECIALES_REVC:U2" File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 210
Info (12128): Elaborating entity "LIB_TEC_MATRICIAL_4x4_INTESC_RevA" for hierarchy "LIB_TEC_MATRICIAL_4x4_INTESC_RevA:u3" File: C:/Users/AB/Desktop/LCD/LCD1.vhd Line: 307
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Fri Dec 01 08:38:18 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


