{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683381249656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683381249656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 19:24:09 2023 " "Processing started: Sat May 06 19:24:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683381249656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381249656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipelined -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipelined -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381249656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683381249953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683381249953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-final " "Found design unit 1: pipeline-final" {  } { { "main.vhd" "" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259081 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "main.vhd" "" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-if_stage " "Found design unit 1: fetch-if_stage" {  } { { "stage1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259159 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "stage1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-registers " "Found design unit 1: regfile-registers" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259190 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-desc " "Found design unit 1: ram-desc" {  } { { "data_memory.vhd" "" { Text "D:/Semester_4/IITB_RISC23/data_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259190 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "data_memory.vhd" "" { Text "D:/Semester_4/IITB_RISC23/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage12-pipereg1 " "Found design unit 1: stage12-pipereg1" {  } { { "pipereg1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259206 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage12 " "Found entity 1: stage12" {  } { { "pipereg1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlebit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_bit_reg-description " "Found design unit 1: single_bit_reg-description" {  } { { "singlebit_reg.vhd" "" { Text "D:/Semester_4/IITB_RISC23/singlebit_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259206 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_bit_reg " "Found entity 1: single_bit_reg" {  } { { "singlebit_reg.vhd" "" { Text "D:/Semester_4/IITB_RISC23/singlebit_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-id_stage " "Found design unit 1: decode-id_stage" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259222 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage23-pipereg2 " "Found design unit 1: stage23-pipereg2" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259237 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage23 " "Found entity 1: stage23" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_op-rr_stage " "Found design unit 1: read_op-rr_stage" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259268 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_op " "Found entity 1: read_op" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage34-pipereg2 " "Found design unit 1: stage34-pipereg2" {  } { { "pipereg3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259268 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage34 " "Found entity 1: stage34" {  } { { "pipereg3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_memory-memory_a " "Found design unit 1: instr_memory-memory_a" {  } { { "instr_mem.vhd" "" { Text "D:/Semester_4/IITB_RISC23/instr_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259268 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_mem.vhd" "" { Text "D:/Semester_4/IITB_RISC23/instr_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259300 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l_shifter-shift " "Found design unit 1: l_shifter-shift" {  } { { "left_shift.vhd" "" { Text "D:/Semester_4/IITB_RISC23/left_shift.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259300 ""} { "Info" "ISGN_ENTITY_NAME" "1 l_shifter " "Found entity 1: l_shifter" {  } { { "left_shift.vhd" "" { Text "D:/Semester_4/IITB_RISC23/left_shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-arch " "Found design unit 1: controlunit-arch" {  } { { "control_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/control_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "control_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signex6_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signex6_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender6to16-arch " "Found design unit 1: signextender6to16-arch" {  } { { "signex6_16.vhd" "" { Text "D:/Semester_4/IITB_RISC23/signex6_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender6to16 " "Found entity 1: signextender6to16" {  } { { "signex6_16.vhd" "" { Text "D:/Semester_4/IITB_RISC23/signex6_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signex9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signex9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender9to16-description " "Found design unit 1: signextender9to16-description" {  } { { "signex9_16.vhd" "" { Text "D:/Semester_4/IITB_RISC23/signex9_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender9to16 " "Found entity 1: signextender9to16" {  } { { "signex9_16.vhd" "" { Text "D:/Semester_4/IITB_RISC23/signex9_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pad7-pad " "Found design unit 1: pad7-pad" {  } { { "padder7.vhd" "" { Text "D:/Semester_4/IITB_RISC23/padder7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""} { "Info" "ISGN_ENTITY_NAME" "1 pad7 " "Found entity 1: pad7" {  } { { "padder7.vhd" "" { Text "D:/Semester_4/IITB_RISC23/padder7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementor-arch " "Found design unit 1: complementor-arch" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementor " "Found entity 1: complementor" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_hazard-desc " "Found design unit 1: control_hazard-desc" {  } { { "control_hazard_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/control_hazard_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259331 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_hazard " "Found entity 1: control_hazard" {  } { { "control_hazard_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/control_hazard_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_cntrl-branch " "Found design unit 1: branch_cntrl-branch" {  } { { "branch_control.vhd" "" { Text "D:/Semester_4/IITB_RISC23/branch_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259331 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_cntrl " "Found entity 1: branch_cntrl" {  } { { "branch_control.vhd" "" { Text "D:/Semester_4/IITB_RISC23/branch_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-description " "Found design unit 1: comparator-description" {  } { { "comparator.vhd" "" { Text "D:/Semester_4/IITB_RISC23/comparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259347 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/Semester_4/IITB_RISC23/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-ex_stage " "Found design unit 1: execute-ex_stage" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259362 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage45-pipereg4 " "Found design unit 1: stage45-pipereg4" {  } { { "pipereg4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg4.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259378 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage45 " "Found entity 1: stage45" {  } { { "pipereg4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-ma_stage " "Found design unit 1: memory-ma_stage" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259378 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage56-pipereg5 " "Found design unit 1: stage56-pipereg5" {  } { { "pipereg5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259394 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage56 " "Found entity 1: stage56" {  } { { "pipereg5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writeback-wb_stage " "Found design unit 1: writeback-wb_stage" {  } { { "stage6.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage6.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259409 ""} { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "stage6.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward-forwarding " "Found design unit 1: forward-forwarding" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259409 ""} { "Info" "ISGN_ENTITY_NAME" "1 forward " "Found entity 1: forward" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_dec-desc " "Found design unit 1: reg_dec-desc" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259440 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_dec " "Found entity 1: reg_dec" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhd" "" { Text "D:/Semester_4/IITB_RISC23/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259456 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhd" "" { Text "D:/Semester_4/IITB_RISC23/testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dut.vhd 2 1 " "Using design file dut.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "dut.vhd" "" { Text "D:/Semester_4/IITB_RISC23/dut.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259518 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "dut.vhd" "" { Text "D:/Semester_4/IITB_RISC23/dut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683381259518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683381259518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683381259518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:add_instance " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_reg_read main.vhd(263) " "Verilog HDL or VHDL warning at main.vhd(263): object \"id_reg_read\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683381259550 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg4_mem_rd main.vhd(289) " "Verilog HDL or VHDL warning at main.vhd(289): object \"reg4_mem_rd\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683381259550 "|DUT|pipeline:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram pipeline:add_instance\|ram:data_memory " "Elaborating entity \"ram\" for hierarchy \"pipeline:add_instance\|ram:data_memory\"" {  } { { "main.vhd" "data_memory" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline:add_instance\|regfile:reg " "Elaborating entity \"regfile\" for hierarchy \"pipeline:add_instance\|regfile:reg\"" {  } { { "main.vhd" "reg" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259612 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 registerfile.vhd(106) " "VHDL Process Statement warning at registerfile.vhd(106): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 registerfile.vhd(106) " "VHDL Process Statement warning at registerfile.vhd(106): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DPC registerfile.vhd(106) " "VHDL Process Statement warning at registerfile.vhd(106): inferring latch(es) for signal or variable \"DPC\", which holds its previous value in one or more paths through the process" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[0\] registerfile.vhd(106) " "Inferred latch for \"DPC\[0\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[1\] registerfile.vhd(106) " "Inferred latch for \"DPC\[1\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[2\] registerfile.vhd(106) " "Inferred latch for \"DPC\[2\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[3\] registerfile.vhd(106) " "Inferred latch for \"DPC\[3\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[4\] registerfile.vhd(106) " "Inferred latch for \"DPC\[4\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[5\] registerfile.vhd(106) " "Inferred latch for \"DPC\[5\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[6\] registerfile.vhd(106) " "Inferred latch for \"DPC\[6\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[7\] registerfile.vhd(106) " "Inferred latch for \"DPC\[7\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[8\] registerfile.vhd(106) " "Inferred latch for \"DPC\[8\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[9\] registerfile.vhd(106) " "Inferred latch for \"DPC\[9\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[10\] registerfile.vhd(106) " "Inferred latch for \"DPC\[10\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[11\] registerfile.vhd(106) " "Inferred latch for \"DPC\[11\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[12\] registerfile.vhd(106) " "Inferred latch for \"DPC\[12\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[13\] registerfile.vhd(106) " "Inferred latch for \"DPC\[13\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[14\] registerfile.vhd(106) " "Inferred latch for \"DPC\[14\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[15\] registerfile.vhd(106) " "Inferred latch for \"DPC\[15\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] registerfile.vhd(106) " "Inferred latch for \"D2\[0\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] registerfile.vhd(106) " "Inferred latch for \"D2\[1\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] registerfile.vhd(106) " "Inferred latch for \"D2\[2\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] registerfile.vhd(106) " "Inferred latch for \"D2\[3\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] registerfile.vhd(106) " "Inferred latch for \"D2\[4\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] registerfile.vhd(106) " "Inferred latch for \"D2\[5\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] registerfile.vhd(106) " "Inferred latch for \"D2\[6\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] registerfile.vhd(106) " "Inferred latch for \"D2\[7\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] registerfile.vhd(106) " "Inferred latch for \"D2\[8\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] registerfile.vhd(106) " "Inferred latch for \"D2\[9\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] registerfile.vhd(106) " "Inferred latch for \"D2\[10\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] registerfile.vhd(106) " "Inferred latch for \"D2\[11\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] registerfile.vhd(106) " "Inferred latch for \"D2\[12\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] registerfile.vhd(106) " "Inferred latch for \"D2\[13\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] registerfile.vhd(106) " "Inferred latch for \"D2\[14\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] registerfile.vhd(106) " "Inferred latch for \"D2\[15\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] registerfile.vhd(106) " "Inferred latch for \"D1\[0\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] registerfile.vhd(106) " "Inferred latch for \"D1\[1\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] registerfile.vhd(106) " "Inferred latch for \"D1\[2\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] registerfile.vhd(106) " "Inferred latch for \"D1\[3\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] registerfile.vhd(106) " "Inferred latch for \"D1\[4\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] registerfile.vhd(106) " "Inferred latch for \"D1\[5\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] registerfile.vhd(106) " "Inferred latch for \"D1\[6\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] registerfile.vhd(106) " "Inferred latch for \"D1\[7\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] registerfile.vhd(106) " "Inferred latch for \"D1\[8\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] registerfile.vhd(106) " "Inferred latch for \"D1\[9\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] registerfile.vhd(106) " "Inferred latch for \"D1\[10\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] registerfile.vhd(106) " "Inferred latch for \"D1\[11\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] registerfile.vhd(106) " "Inferred latch for \"D1\[12\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] registerfile.vhd(106) " "Inferred latch for \"D1\[13\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] registerfile.vhd(106) " "Inferred latch for \"D1\[14\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] registerfile.vhd(106) " "Inferred latch for \"D1\[15\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_bit_reg pipeline:add_instance\|single_bit_reg:history_bit " "Elaborating entity \"single_bit_reg\" for hierarchy \"pipeline:add_instance\|single_bit_reg:history_bit\"" {  } { { "main.vhd" "history_bit" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch pipeline:add_instance\|fetch:fetch1 " "Elaborating entity \"fetch\" for hierarchy \"pipeline:add_instance\|fetch:fetch1\"" {  } { { "main.vhd" "fetch1" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory pipeline:add_instance\|fetch:fetch1\|instr_memory:ir_update " "Elaborating entity \"instr_memory\" for hierarchy \"pipeline:add_instance\|fetch:fetch1\|instr_memory:ir_update\"" {  } { { "stage1.vhd" "ir_update" { Text "D:/Semester_4/IITB_RISC23/stage1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeline:add_instance\|fetch:fetch1\|alu:alu_pc " "Elaborating entity \"alu\" for hierarchy \"pipeline:add_instance\|fetch:fetch1\|alu:alu_pc\"" {  } { { "stage1.vhd" "alu_pc" { Text "D:/Semester_4/IITB_RISC23/stage1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259706 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumop alu.vhd(37) " "VHDL Process Statement warning at alu.vhd(37): signal \"sumop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nandop alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"nandop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumop alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"sumop\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nandop alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"nandop\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[0\] alu.vhd(25) " "Inferred latch for \"nandop\[0\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[1\] alu.vhd(25) " "Inferred latch for \"nandop\[1\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[2\] alu.vhd(25) " "Inferred latch for \"nandop\[2\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[3\] alu.vhd(25) " "Inferred latch for \"nandop\[3\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[4\] alu.vhd(25) " "Inferred latch for \"nandop\[4\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[5\] alu.vhd(25) " "Inferred latch for \"nandop\[5\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[6\] alu.vhd(25) " "Inferred latch for \"nandop\[6\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[7\] alu.vhd(25) " "Inferred latch for \"nandop\[7\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[8\] alu.vhd(25) " "Inferred latch for \"nandop\[8\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[9\] alu.vhd(25) " "Inferred latch for \"nandop\[9\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[10\] alu.vhd(25) " "Inferred latch for \"nandop\[10\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[11\] alu.vhd(25) " "Inferred latch for \"nandop\[11\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[12\] alu.vhd(25) " "Inferred latch for \"nandop\[12\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[13\] alu.vhd(25) " "Inferred latch for \"nandop\[13\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[14\] alu.vhd(25) " "Inferred latch for \"nandop\[14\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[15\] alu.vhd(25) " "Inferred latch for \"nandop\[15\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhd(25) " "Inferred latch for \"Z\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout alu.vhd(25) " "Inferred latch for \"Cout\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[0\] alu.vhd(25) " "Inferred latch for \"sumop\[0\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[1\] alu.vhd(25) " "Inferred latch for \"sumop\[1\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[2\] alu.vhd(25) " "Inferred latch for \"sumop\[2\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[3\] alu.vhd(25) " "Inferred latch for \"sumop\[3\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[4\] alu.vhd(25) " "Inferred latch for \"sumop\[4\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[5\] alu.vhd(25) " "Inferred latch for \"sumop\[5\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[6\] alu.vhd(25) " "Inferred latch for \"sumop\[6\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[7\] alu.vhd(25) " "Inferred latch for \"sumop\[7\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[8\] alu.vhd(25) " "Inferred latch for \"sumop\[8\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[9\] alu.vhd(25) " "Inferred latch for \"sumop\[9\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[10\] alu.vhd(25) " "Inferred latch for \"sumop\[10\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[11\] alu.vhd(25) " "Inferred latch for \"sumop\[11\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[12\] alu.vhd(25) " "Inferred latch for \"sumop\[12\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[13\] alu.vhd(25) " "Inferred latch for \"sumop\[13\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[14\] alu.vhd(25) " "Inferred latch for \"sumop\[14\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[15\] alu.vhd(25) " "Inferred latch for \"sumop\[15\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu.vhd(23) " "Inferred latch for \"alu_out\[0\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu.vhd(23) " "Inferred latch for \"alu_out\[1\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu.vhd(23) " "Inferred latch for \"alu_out\[2\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu.vhd(23) " "Inferred latch for \"alu_out\[3\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu.vhd(23) " "Inferred latch for \"alu_out\[4\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu.vhd(23) " "Inferred latch for \"alu_out\[5\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu.vhd(23) " "Inferred latch for \"alu_out\[6\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu.vhd(23) " "Inferred latch for \"alu_out\[7\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu.vhd(23) " "Inferred latch for \"alu_out\[8\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu.vhd(23) " "Inferred latch for \"alu_out\[9\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu.vhd(23) " "Inferred latch for \"alu_out\[10\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu.vhd(23) " "Inferred latch for \"alu_out\[11\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu.vhd(23) " "Inferred latch for \"alu_out\[12\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu.vhd(23) " "Inferred latch for \"alu_out\[13\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu.vhd(23) " "Inferred latch for \"alu_out\[14\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu.vhd(23) " "Inferred latch for \"alu_out\[15\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage12 pipeline:add_instance\|stage12:if_id " "Elaborating entity \"stage12\" for hierarchy \"pipeline:add_instance\|stage12:if_id\"" {  } { { "main.vhd" "if_id" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259722 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush pipereg1.vhd(21) " "VHDL Process Statement warning at pipereg1.vhd(21): signal \"flush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259753 "|DUT|pipeline:add_instance|stage12:if_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode pipeline:add_instance\|decode:decode_instr " "Elaborating entity \"decode\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\"" {  } { { "main.vhd" "decode_instr" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259753 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rr_read1 stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"rr_read1\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rr_read2 stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"rr_read2\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wb_wr1 stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"wb_wr1\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comp stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"comp\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cond stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"cond\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm6_16 stage2.vhd(153) " "VHDL Process Statement warning at stage2.vhd(153): signal \"imm6_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm9_16 stage2.vhd(155) " "VHDL Process Statement warning at stage2.vhd(155): signal \"imm9_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "padd7 stage2.vhd(157) " "VHDL Process Statement warning at stage2.vhd(157): signal \"padd7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm stage2.vhd(148) " "VHDL Process Statement warning at stage2.vhd(148): inferring latch(es) for signal or variable \"imm\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_up stage2.vhd(168) " "VHDL Process Statement warning at stage2.vhd(168): signal \"pc_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_down stage2.vhd(169) " "VHDL Process Statement warning at stage2.vhd(169): signal \"pc_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] stage2.vhd(148) " "Inferred latch for \"imm\[0\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] stage2.vhd(148) " "Inferred latch for \"imm\[1\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] stage2.vhd(148) " "Inferred latch for \"imm\[2\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] stage2.vhd(148) " "Inferred latch for \"imm\[3\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] stage2.vhd(148) " "Inferred latch for \"imm\[4\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] stage2.vhd(148) " "Inferred latch for \"imm\[5\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] stage2.vhd(148) " "Inferred latch for \"imm\[6\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] stage2.vhd(148) " "Inferred latch for \"imm\[7\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[8\] stage2.vhd(148) " "Inferred latch for \"imm\[8\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[9\] stage2.vhd(148) " "Inferred latch for \"imm\[9\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[10\] stage2.vhd(148) " "Inferred latch for \"imm\[10\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] stage2.vhd(148) " "Inferred latch for \"imm\[11\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[12\] stage2.vhd(148) " "Inferred latch for \"imm\[12\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[13\] stage2.vhd(148) " "Inferred latch for \"imm\[13\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[14\] stage2.vhd(148) " "Inferred latch for \"imm\[14\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[15\] stage2.vhd(148) " "Inferred latch for \"imm\[15\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] stage2.vhd(124) " "Inferred latch for \"cond\[0\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[1\] stage2.vhd(124) " "Inferred latch for \"cond\[1\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp stage2.vhd(124) " "Inferred latch for \"comp\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_wr1\[0\] stage2.vhd(124) " "Inferred latch for \"wb_wr1\[0\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_wr1\[1\] stage2.vhd(124) " "Inferred latch for \"wb_wr1\[1\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_wr1\[2\] stage2.vhd(124) " "Inferred latch for \"wb_wr1\[2\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read2\[0\] stage2.vhd(124) " "Inferred latch for \"rr_read2\[0\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read2\[1\] stage2.vhd(124) " "Inferred latch for \"rr_read2\[1\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read2\[2\] stage2.vhd(124) " "Inferred latch for \"rr_read2\[2\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read1\[0\] stage2.vhd(124) " "Inferred latch for \"rr_read1\[0\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read1\[1\] stage2.vhd(124) " "Inferred latch for \"rr_read1\[1\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read1\[2\] stage2.vhd(124) " "Inferred latch for \"rr_read1\[2\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l_shifter pipeline:add_instance\|decode:decode_instr\|l_shifter:immshift " "Elaborating entity \"l_shifter\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|l_shifter:immshift\"" {  } { { "stage2.vhd" "immshift" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit pipeline:add_instance\|decode:decode_instr\|controlunit:control " "Elaborating entity \"controlunit\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|controlunit:control\"" {  } { { "stage2.vhd" "control" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_cntrl pipeline:add_instance\|decode:decode_instr\|branch_cntrl:branch_comp " "Elaborating entity \"branch_cntrl\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|branch_cntrl:branch_comp\"" {  } { { "stage2.vhd" "branch_comp" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender6to16 pipeline:add_instance\|decode:decode_instr\|signextender6to16:extend1 " "Elaborating entity \"signextender6to16\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|signextender6to16:extend1\"" {  } { { "stage2.vhd" "extend1" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender9to16 pipeline:add_instance\|decode:decode_instr\|signextender9to16:extend2 " "Elaborating entity \"signextender9to16\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|signextender9to16:extend2\"" {  } { { "stage2.vhd" "extend2" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad7 pipeline:add_instance\|decode:decode_instr\|pad7:padder7 " "Elaborating entity \"pad7\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|pad7:padder7\"" {  } { { "stage2.vhd" "padder7" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage23 pipeline:add_instance\|stage23:id_rr " "Elaborating entity \"stage23\" for hierarchy \"pipeline:add_instance\|stage23:id_rr\"" {  } { { "main.vhd" "id_rr" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259909 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "brch_out pipereg2.vhd(21) " "VHDL Signal Declaration warning at pipereg2.vhd(21): used implicit default value for signal \"brch_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0_updt pipereg2.vhd(76) " "VHDL Process Statement warning at pipereg2.vhd(76): signal \"r0_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_updt pipereg2.vhd(78) " "VHDL Process Statement warning at pipereg2.vhd(78): signal \"r1_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2_updt pipereg2.vhd(80) " "VHDL Process Statement warning at pipereg2.vhd(80): signal \"r2_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3_updt pipereg2.vhd(82) " "VHDL Process Statement warning at pipereg2.vhd(82): signal \"r3_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4_updt pipereg2.vhd(84) " "VHDL Process Statement warning at pipereg2.vhd(84): signal \"r4_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5_updt pipereg2.vhd(86) " "VHDL Process Statement warning at pipereg2.vhd(86): signal \"r5_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6_updt pipereg2.vhd(88) " "VHDL Process Statement warning at pipereg2.vhd(88): signal \"r6_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7_updt pipereg2.vhd(90) " "VHDL Process Statement warning at pipereg2.vhd(90): signal \"r7_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dec pipeline:add_instance\|reg_dec:addresses " "Elaborating entity \"reg_dec\" for hierarchy \"pipeline:add_instance\|reg_dec:addresses\"" {  } { { "main.vhd" "addresses" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259940 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_add reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"reg_add\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r0_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r0_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r1_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r2_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r3_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r3_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r4_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r4_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r5_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r5_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r6_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r6_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r7_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r7_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_add2 reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"reg_add2\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add2\[0\] reg_addr.vhd(28) " "Inferred latch for \"reg_add2\[0\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add2\[1\] reg_addr.vhd(28) " "Inferred latch for \"reg_add2\[1\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add2\[2\] reg_addr.vhd(28) " "Inferred latch for \"reg_add2\[2\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7_update reg_addr.vhd(28) " "Inferred latch for \"r7_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6_update reg_addr.vhd(28) " "Inferred latch for \"r6_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5_update reg_addr.vhd(28) " "Inferred latch for \"r5_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4_update reg_addr.vhd(28) " "Inferred latch for \"r4_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_update reg_addr.vhd(28) " "Inferred latch for \"r3_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_update reg_addr.vhd(28) " "Inferred latch for \"r2_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_update reg_addr.vhd(28) " "Inferred latch for \"r1_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0_update reg_addr.vhd(28) " "Inferred latch for \"r0_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add\[0\] reg_addr.vhd(28) " "Inferred latch for \"reg_add\[0\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add\[1\] reg_addr.vhd(28) " "Inferred latch for \"reg_add\[1\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add\[2\] reg_addr.vhd(28) " "Inferred latch for \"reg_add\[2\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_op pipeline:add_instance\|read_op:read_r " "Elaborating entity \"read_op\" for hierarchy \"pipeline:add_instance\|read_op:read_r\"" {  } { { "main.vhd" "read_r" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381259972 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump_here stage3.vhd(95) " "VHDL Process Statement warning at stage3.vhd(95): inferring latch(es) for signal or variable \"jump_here\", which holds its previous value in one or more paths through the process" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xin stage3.vhd(136) " "VHDL Process Statement warning at stage3.vhd(136): inferring latch(es) for signal or variable \"xin\", which holds its previous value in one or more paths through the process" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yin stage3.vhd(136) " "VHDL Process Statement warning at stage3.vhd(136): inferring latch(es) for signal or variable \"yin\", which holds its previous value in one or more paths through the process" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[0\] stage3.vhd(136) " "Inferred latch for \"yin\[0\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[1\] stage3.vhd(136) " "Inferred latch for \"yin\[1\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[2\] stage3.vhd(136) " "Inferred latch for \"yin\[2\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[3\] stage3.vhd(136) " "Inferred latch for \"yin\[3\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[4\] stage3.vhd(136) " "Inferred latch for \"yin\[4\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[5\] stage3.vhd(136) " "Inferred latch for \"yin\[5\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[6\] stage3.vhd(136) " "Inferred latch for \"yin\[6\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[7\] stage3.vhd(136) " "Inferred latch for \"yin\[7\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[8\] stage3.vhd(136) " "Inferred latch for \"yin\[8\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[9\] stage3.vhd(136) " "Inferred latch for \"yin\[9\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[10\] stage3.vhd(136) " "Inferred latch for \"yin\[10\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[11\] stage3.vhd(136) " "Inferred latch for \"yin\[11\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[12\] stage3.vhd(136) " "Inferred latch for \"yin\[12\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[13\] stage3.vhd(136) " "Inferred latch for \"yin\[13\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[14\] stage3.vhd(136) " "Inferred latch for \"yin\[14\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[15\] stage3.vhd(136) " "Inferred latch for \"yin\[15\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[0\] stage3.vhd(136) " "Inferred latch for \"xin\[0\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[1\] stage3.vhd(136) " "Inferred latch for \"xin\[1\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[2\] stage3.vhd(136) " "Inferred latch for \"xin\[2\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[3\] stage3.vhd(136) " "Inferred latch for \"xin\[3\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[4\] stage3.vhd(136) " "Inferred latch for \"xin\[4\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[5\] stage3.vhd(136) " "Inferred latch for \"xin\[5\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[6\] stage3.vhd(136) " "Inferred latch for \"xin\[6\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[7\] stage3.vhd(136) " "Inferred latch for \"xin\[7\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[8\] stage3.vhd(136) " "Inferred latch for \"xin\[8\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[9\] stage3.vhd(136) " "Inferred latch for \"xin\[9\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[10\] stage3.vhd(136) " "Inferred latch for \"xin\[10\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[11\] stage3.vhd(136) " "Inferred latch for \"xin\[11\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[12\] stage3.vhd(136) " "Inferred latch for \"xin\[12\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[13\] stage3.vhd(136) " "Inferred latch for \"xin\[13\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[14\] stage3.vhd(136) " "Inferred latch for \"xin\[14\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[15\] stage3.vhd(136) " "Inferred latch for \"xin\[15\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[0\] stage3.vhd(95) " "Inferred latch for \"jump_here\[0\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[1\] stage3.vhd(95) " "Inferred latch for \"jump_here\[1\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[2\] stage3.vhd(95) " "Inferred latch for \"jump_here\[2\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[3\] stage3.vhd(95) " "Inferred latch for \"jump_here\[3\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[4\] stage3.vhd(95) " "Inferred latch for \"jump_here\[4\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[5\] stage3.vhd(95) " "Inferred latch for \"jump_here\[5\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[6\] stage3.vhd(95) " "Inferred latch for \"jump_here\[6\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[7\] stage3.vhd(95) " "Inferred latch for \"jump_here\[7\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[8\] stage3.vhd(95) " "Inferred latch for \"jump_here\[8\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[9\] stage3.vhd(95) " "Inferred latch for \"jump_here\[9\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[10\] stage3.vhd(95) " "Inferred latch for \"jump_here\[10\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[11\] stage3.vhd(95) " "Inferred latch for \"jump_here\[11\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[12\] stage3.vhd(95) " "Inferred latch for \"jump_here\[12\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[13\] stage3.vhd(95) " "Inferred latch for \"jump_here\[13\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[14\] stage3.vhd(95) " "Inferred latch for \"jump_here\[14\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[15\] stage3.vhd(95) " "Inferred latch for \"jump_here\[15\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator pipeline:add_instance\|read_op:read_r\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"pipeline:add_instance\|read_op:read_r\|comparator:comparator1\"" {  } { { "stage3.vhd" "comparator1" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_hazard pipeline:add_instance\|read_op:read_r\|control_hazard:hazard_comp " "Elaborating entity \"control_hazard\" for hierarchy \"pipeline:add_instance\|read_op:read_r\|control_hazard:hazard_comp\"" {  } { { "stage3.vhd" "hazard_comp" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage34 pipeline:add_instance\|stage34:rr_ex " "Elaborating entity \"stage34\" for hierarchy \"pipeline:add_instance\|stage34:rr_ex\"" {  } { { "main.vhd" "rr_ex" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260034 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_flag pipereg3.vhd(73) " "VHDL Process Statement warning at pipereg3.vhd(73): signal \"lm_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg3.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381260081 "|DUT|pipeline:add_instance|stage34:rr_ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute pipeline:add_instance\|execute:execute1 " "Elaborating entity \"execute\" for hierarchy \"pipeline:add_instance\|execute:execute1\"" {  } { { "main.vhd" "execute1" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260081 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb_comp stage4.vhd(90) " "VHDL Process Statement warning at stage4.vhd(90): signal \"rb_comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb_comp stage4.vhd(117) " "VHDL Process Statement warning at stage4.vhd(117): signal \"rb_comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a_in stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"alu_a_in\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_en stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"alu_en\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_o stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"carry_o\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comp_en stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"comp_en\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b_in stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"alu_b_in\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[0\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[0\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[1\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[1\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[2\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[2\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[3\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[3\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[4\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[4\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[5\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[5\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[6\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[6\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[7\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[7\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[8\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[8\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[9\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[9\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[10\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[10\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[11\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[11\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[12\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[12\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[13\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[13\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[14\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[14\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[15\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[15\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp_en stage4.vhd(68) " "Inferred latch for \"comp_en\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_o stage4.vhd(68) " "Inferred latch for \"carry_o\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_en stage4.vhd(68) " "Inferred latch for \"alu_en\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[0\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[0\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[1\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[1\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[2\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[2\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[3\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[3\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[4\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[4\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[5\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[5\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[6\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[6\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[7\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[7\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[8\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[8\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[9\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[9\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[10\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[10\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[11\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[11\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[12\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[12\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[13\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[13\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[14\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[14\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[15\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[15\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel stage4.vhd(68) " "Inferred latch for \"alu_sel\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260112 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementor pipeline:add_instance\|execute:execute1\|complementor:compl " "Elaborating entity \"complementor\" for hierarchy \"pipeline:add_instance\|execute:execute1\|complementor:compl\"" {  } { { "stage4.vhd" "compl" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260128 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "complementor_out complement.vhd(16) " "VHDL Process Statement warning at complement.vhd(16): inferring latch(es) for signal or variable \"complementor_out\", which holds its previous value in one or more paths through the process" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[0\] complement.vhd(16) " "Inferred latch for \"complementor_out\[0\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[1\] complement.vhd(16) " "Inferred latch for \"complementor_out\[1\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[2\] complement.vhd(16) " "Inferred latch for \"complementor_out\[2\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[3\] complement.vhd(16) " "Inferred latch for \"complementor_out\[3\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[4\] complement.vhd(16) " "Inferred latch for \"complementor_out\[4\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[5\] complement.vhd(16) " "Inferred latch for \"complementor_out\[5\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[6\] complement.vhd(16) " "Inferred latch for \"complementor_out\[6\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[7\] complement.vhd(16) " "Inferred latch for \"complementor_out\[7\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[8\] complement.vhd(16) " "Inferred latch for \"complementor_out\[8\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[9\] complement.vhd(16) " "Inferred latch for \"complementor_out\[9\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[10\] complement.vhd(16) " "Inferred latch for \"complementor_out\[10\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[11\] complement.vhd(16) " "Inferred latch for \"complementor_out\[11\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[12\] complement.vhd(16) " "Inferred latch for \"complementor_out\[12\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[13\] complement.vhd(16) " "Inferred latch for \"complementor_out\[13\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[14\] complement.vhd(16) " "Inferred latch for \"complementor_out\[14\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[15\] complement.vhd(16) " "Inferred latch for \"complementor_out\[15\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage45 pipeline:add_instance\|stage45:ex_ma " "Elaborating entity \"stage45\" for hierarchy \"pipeline:add_instance\|stage45:ex_ma\"" {  } { { "main.vhd" "ex_ma" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory pipeline:add_instance\|memory:ma " "Elaborating entity \"memory\" for hierarchy \"pipeline:add_instance\|memory:ma\"" {  } { { "main.vhd" "ma" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260175 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data_add stage5.vhd(22) " "VHDL Process Statement warning at stage5.vhd(22): inferring latch(es) for signal or variable \"mem_data_add\", which holds its previous value in one or more paths through the process" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data_in stage5.vhd(22) " "VHDL Process Statement warning at stage5.vhd(22): inferring latch(es) for signal or variable \"mem_data_in\", which holds its previous value in one or more paths through the process" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[0\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[0\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[1\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[1\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[2\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[2\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[3\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[3\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[4\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[4\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[5\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[5\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[6\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[6\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[7\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[7\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[8\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[8\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[9\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[9\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[10\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[10\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[11\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[11\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[12\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[12\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[13\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[13\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[14\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[14\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[15\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[15\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[0\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[0\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[1\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[1\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[2\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[2\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[3\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[3\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[4\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[4\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[5\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[5\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[6\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[6\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[7\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[7\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[8\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[8\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[9\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[9\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[10\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[10\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[11\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[11\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[12\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[12\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[13\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[13\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[14\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[14\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[15\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[15\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage56 pipeline:add_instance\|stage56:ma_wb " "Elaborating entity \"stage56\" for hierarchy \"pipeline:add_instance\|stage56:ma_wb\"" {  } { { "main.vhd" "ma_wb" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback pipeline:add_instance\|writeback:wb " "Elaborating entity \"writeback\" for hierarchy \"pipeline:add_instance\|writeback:wb\"" {  } { { "main.vhd" "wb" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260237 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag stage6.vhd(28) " "VHDL Process Statement warning at stage6.vhd(28): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "stage6.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage6.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260253 "|DUT|pipeline:add_instance|writeback:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag stage6.vhd(28) " "Inferred latch for \"flag\" at stage6.vhd(28)" {  } { { "stage6.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage6.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260253 "|DUT|pipeline:add_instance|writeback:wb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward pipeline:add_instance\|forward:fwd_1 " "Elaborating entity \"forward\" for hierarchy \"pipeline:add_instance\|forward:fwd_1\"" {  } { { "main.vhd" "fwd_1" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260253 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwd_reg forwarding_unit.vhd(25) " "VHDL Process Statement warning at forwarding_unit.vhd(25): inferring latch(es) for signal or variable \"fwd_reg\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fod_en forwarding_unit.vhd(25) " "VHDL Process Statement warning at forwarding_unit.vhd(25): inferring latch(es) for signal or variable \"fod_en\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fod_en forwarding_unit.vhd(25) " "Inferred latch for \"fod_en\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[0\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[0\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[1\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[1\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[2\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[2\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[3\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[3\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[4\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[4\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[5\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[5\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[6\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[6\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[7\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[7\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[8\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[8\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[9\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[9\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[10\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[10\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[11\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[11\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[12\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[12\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[13\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[13\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[14\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[14\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[15\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[15\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381260268 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhd" "" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683381260721 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683381260721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683381260940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683381260940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhd" "" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683381260987 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhd" "" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683381260987 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683381260987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683381260987 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683381260987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683381260987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683381261018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 19:24:21 2023 " "Processing ended: Sat May 06 19:24:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683381261018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683381261018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683381261018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683381261018 ""}
