#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov  9 16:49:32 2022
# Process ID: 28964
# Current directory: C:/SoC_Fall2022/lab_7/Lab7_Serbin/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33932 C:\SoC_Fall2022\lab_7\Lab7_Serbin\vivado\SDR_Serbin.xpr
# Log file: C:/SoC_Fall2022/lab_7/Lab7_Serbin/vivado/vivado.log
# Journal file: C:/SoC_Fall2022/lab_7/Lab7_Serbin/vivado\vivado.jou
# Running On: DESKTOP-789PPEF, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 68523 MB
#-----------------------------------------------------------
start_gui
open_project C:/SoC_Fall2022/lab_7/Lab7_Serbin/vivado/SDR_Serbin.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/SoC_Fall2022/lab_7/Lab7_Serbin/vivado/SDR_Serbin.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
set_property location {5.5 1830 525} [get_bd_cells axis_broadcaster_0]
set_property location {3 1060 589} [get_bd_cells axis_broadcaster_0]
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins full_radio_0/m_axis] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
set_property location {5.5 2375 482} [get_bd_cells axi_fifo_mm_s_0]
set_property location {4.5 2210 474} [get_bd_cells axi_fifo_mm_s_0]
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {4.5 2235 495} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_broadcaster_0/aclk]
delete_bd_objs [get_bd_intf_nets axis_broadcaster_0_M00_AXIS]
delete_bd_objs [get_bd_cells axis_data_fifo_0]
ipx::edit_ip_in_project -upgrade true -name full_radio_v1_0_project -directory C:/SoC_Fall2022/lab_7/Lab7_Serbin/vivado/SDR_Serbin.tmp/full_radio_v1_0_project c:/SoC_Fall2022/lab_7/Lab7_Serbin/ip_repo/full_radio/component.xml
update_compile_order -fileset sources_1
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv jhu.edu:user:full_radio:1.0 [get_ips  design_1_full_radio_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_full_radio_0_0] -no_script -sync -force -quiet
