$date
	Tue Sep  2 22:28:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fetch $end
$var wire 32 ! pc_out [31:0] $end
$var wire 32 " next_pc [31:0] $end
$var wire 32 # instr [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module imem_inst $end
$var wire 32 & instr [31:0] $end
$var wire 32 ' addr [31:0] $end
$upscope $end
$scope module pc_inst $end
$var wire 1 $ clk $end
$var wire 32 ( next_pc [31:0] $end
$var wire 1 % reset $end
$var reg 32 ) pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b100 (
b0 '
b10011 &
1%
0$
b10011 #
b100 "
b0 !
$end
#5000
1$
#10000
0$
0%
#15000
b100000000000010010011 #
b100000000000010010011 &
b1000 "
b1000 (
b100 !
b100 '
b100 )
1$
#20000
0$
#25000
b1000000000000100010011 #
b1000000000000100010011 &
b1100 "
b1100 (
b1000 !
b1000 '
b1000 )
1$
#30000
0$
#35000
b1000001000000110110011 #
b1000001000000110110011 &
b10000 "
b10000 (
b1100 !
b1100 '
b1100 )
1$
#40000
0$
#45000
b1110011 #
b1110011 &
b10100 "
b10100 (
b10000 !
b10000 '
b10000 )
1$
#50000
0$
#55000
bx #
bx &
b11000 "
b11000 (
b10100 !
b10100 '
b10100 )
1$
#60000
0$
