---
layout: default
title: SemiDevKit
---

# ğŸ§ª SemiDevKit  
### *Open Educational Toolkit for Semiconductor Device Modeling, SPICE Simulation, Reliability Analysis, and VLSI Physical Design*

> **SemiDevKit** is a unified, open-source educational toolkit that spans the *entire semiconductor device workflow* â€”  
> from **device physics** and **compact modeling (BSIM4)** to **SPICE simulation**, **reliability analysis (NBTI / HCI)**,  
> and **OpenLane-based RTL-to-GDSII physical design**.

ğŸ“ Designed for **students**, **researchers**, and **practicing engineers**  
ğŸ”§ Focused on **practical, lightweight, and reproducible** experimentation  
ğŸ“¦ Built with **Python, ngspice, and OpenLane**

---

## ğŸ”— Official Links

| ğŸŒ Language | GitHub Pages | GitHub Repository |
|------------|-------------|------------------|
| ğŸ‡ºğŸ‡¸ English | [![Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/SemiDevKit/) | [![Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/SemiDevKit/tree/main) |

---

## ğŸ“š What You Can Learn with SemiDevKit

### ğŸ”¹ Device Physics
- ğŸ§® 1D **Poisson** & **Driftâ€“Diffusion** solvers  
- ğŸ“ˆ MOSFET **Vgâ€“Id / Vdâ€“Id** characteristics  
- âš¡ Ferroelectric **Pâ€“E modeling** (Landauâ€“Khalatnikov)

---

### ğŸ”¹ Compact Modeling (BSIM4)
- ğŸ§© Automatic **BSIM4 model card generation**  
- ğŸ§ª Physical-parameter-based extraction workflow  
  - tox / Na / Vfb / Î¼â‚€ / L / W  
- ğŸ” TCAD â†’ Compact Model consistency checks

---

### ğŸ”¹ SPICE Simulation
- ğŸ”Œ DC analysis: Vgâ€“Id, Vdâ€“Id  
- ğŸŒŠ AC / CV analysis: Vgâ€“Cgg  
- ğŸ“ Geometry scaling: L / W sweep  
- ğŸ§¯ Reliability degradation:
  - NBTI
  - HCI

---

### ğŸ”¹ VLSI Physical Design
- ğŸ— Lightweight **OpenLane-Lite** environment  
- ğŸ” Minimal example designs:
  - Inverter  
  - SPM (standard primitive module)  
- ğŸ³ Docker / ğŸªŸ WSL2 ready  
- ğŸ§­ Full **RTL â†’ GDSII** educational flow

---

## ğŸ§© Repository Structure (Conceptual View)

```text
SemiDevKit/
â”‚
â”œâ”€â”€ device_physics/        (implemented in tcad/)
â”‚   â”œâ”€â”€ TCAD_PLAYGROUND
â”‚   â””â”€â”€ TCAD_PLAYGROUND_PZT
â”‚
â”œâ”€â”€ compact_modeling/      (implemented in bsim/)
â”‚   â””â”€â”€ Paramus
â”‚
â”œâ”€â”€ spice_analysis/        (also under bsim/)
â”‚   â”œâ”€â”€ BSIM4_ANALYZER_DC
â”‚   â”œâ”€â”€ BSIM4_ANALYZER_CV
â”‚   â”œâ”€â”€ BSIM4_ANALYZER_DIM
â”‚   â””â”€â”€ BSIM4_ANALYZER_RELIABILITY
â”‚
â”œâ”€â”€ physical_design/
â”‚   â”œâ”€â”€ OpenLane-Lite
â”‚   â””â”€â”€ OpenLane-superstable
â”‚
â””â”€â”€ docs/
    â””â”€â”€ Tutorials / Theory / Math / Examples
```

ğŸ“Œ **Note**: Actual folder mapping  
- Device physics / TCAD â†’ `tcad/`  
- Compact modeling & SPICE â†’ `bsim/`  
- Physical design â†’ `openlane/`  
- Site & docs â†’ `docs/`, `assets/`, `_includes/`, `_layouts/`

---

## ğŸ“ Quick Navigation

| Module | GitHub Pages | Repository |
|------|--------------|------------|
| ğŸ”¬ **Device Physics / TCAD** | [Pages](https://samizo-aitl.github.io/SemiDevKit/tcad/) | [Repo](https://github.com/Samizo-AITL/SemiDevKit/tree/main/tcad) |
| ğŸ§© **BSIM4 & SPICE Suite** | [Pages](https://samizo-aitl.github.io/SemiDevKit/bsim/) | [Repo](https://github.com/Samizo-AITL/SemiDevKit/tree/main/bsim) |
| ğŸ—  **OpenLane-Lite** | [Pages](https://samizo-aitl.github.io/SemiDevKit/openlane/) | [Repo](https://github.com/Samizo-AITL/SemiDevKit/tree/main/openlane) |
| ğŸ“˜ **Documentation** | [Pages](https://samizo-aitl.github.io/SemiDevKit/docs/) | [Repo](https://github.com/Samizo-AITL/SemiDevKit/tree/main/docs) |

---

## ğŸš€ Getting Started

### âœ… Requirements

- ğŸ Python 3.10+  
- NumPy / SciPy / Matplotlib  
- ğŸ”Œ ngspice  
- ğŸ³ Docker (for OpenLane-Lite)  
- ğŸªŸ WSL2 (recommended on Windows)

---

### ğŸ“¥ Clone the Repository

```bash
git clone https://github.com/Samizo-AITL/SemiDevKit.git
cd SemiDevKit
```

---

### â–¶ Example: Run a SPICE DC Simulation

```bash
cd bsim/BSIM4_ANALYZER_DC/run
python run_vd.py
python run_vg.py
```

---

### â–¶ Example: Run OpenLane-Lite Flow

```bash
cd openlane/openlane-lite
./docker/run_in_docker.sh
```

This will:
1. Launch the OpenLane 2023 container  
2. Use the included minimal `spm` design  
3. Execute the full RTL â†’ GDSII flow  
4. Generate a verified `spm.gds` (Dec 2025)

---

## ğŸ“˜ Documentation

All tutorials and theory notes are provided under:

```text
docs/
```

Including:
- ğŸ“ Device physics fundamentals  
- ğŸ§© Compact modeling theory  
- ğŸ”Œ SPICE simulation techniques  
- ğŸ§¯ Reliability mechanisms (NBTI / HCI)  
- ğŸ— OpenLane RTL-to-GDS educational flow  

---

## ğŸ‘¤ Author

| Item | Details |
|----|--------|
| ğŸ‘¨â€ğŸ”¬ Name | **Shinichi Samizo** |
| ğŸ§  Expertise | Semiconductor devices (logic, memory, HV mixed-signal)<br>Thin-film piezo actuators (inkjet systems)<br>PrecisionCore printhead productization, BOM, ISO training |
| ğŸ’» GitHub | [Samizo-AITL](https://github.com/Samizo-AITL) |

---

## ğŸ“„ License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/SemiDevKit/#---license)

| Component | License | Notes |
|---------|---------|------|
| ğŸ’» Source Code | [**MIT License**](https://opensource.org/licenses/MIT) | Free use / modification |
| ğŸ“„ Text Materials | [**CC BY 4.0**](https://creativecommons.org/licenses/by/4.0/) / [**CC BY-SA 4.0**](https://creativecommons.org/licenses/by-sa/4.0/) | Attribution required |
| ğŸ¨ Figures & Diagrams | [**CC BY-NC 4.0**](https://creativecommons.org/licenses/by-nc/4.0/) | Non-commercial only |
| ğŸ”— External References | Original license | Proper citation required |

---

## ğŸ’¬ Feedback & Discussion

> Suggestions, improvements, and technical discussions are welcome!

[![GitHub Discussions](https://img.shields.io/badge/ğŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/SemiDevKit/discussions)
