
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>Field-programmable gate array - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"XpcvagpAMNIAA-NZgZMAAAEN","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Field-programmable_gate_array","wgTitle":"Field-programmable gate array","wgCurRevisionId":949575519,"wgRevisionId":949575519,"wgArticleId":10969,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Webarchive template wayback links","Use American English from April 2019","All Wikipedia articles written in American English","Articles needing additional references from June 2017","All articles needing additional references","All articles with vague or ambiguous time",
"Vague or ambiguous time from January 2017","All articles with unsourced statements","Articles with unsourced statements from May 2015","Wikipedia articles in need of updating from December 2018","All Wikipedia articles in need of updating","Articles with unsourced statements from December 2018","Wikipedia articles needing clarification from December 2018","Wikipedia articles needing clarification from January 2013","Articles containing potentially dated statements from 2018","All articles containing potentially dated statements","Vague or ambiguous time from October 2018","Articles containing potentially dated statements from 2017","Dynamic lists","Vague or ambiguous time from June 2016","Articles with specifically marked weasel-worded phrases from July 2015","Vague or ambiguous time from April 2014","Wikipedia articles with GND identifiers","Wikipedia articles with LCCN identifiers","Gate arrays","Integrated circuits","Semiconductor devices","Field-programmable gate arrays",
"OpenCL compute devices","American inventions","Hardware acceleration"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Field-programmable_gate_array","wgRelevantArticleId":10969,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q190411","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready",
"ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP",
"ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.27"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/f/fa/Altera_StratixIVGX_FPGA.jpg"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Field-programmable_gate_array"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Field-programmable_gate_array rootpage-Field-programmable_gate_array skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Field-programmable gate array</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div role="note" class="hatnote navigation-not-searchable">"FPGA" redirects here. It is not to be confused with <a href="/wiki/Flip-chip_pin_grid_array" class="mw-redirect" title="Flip-chip pin grid array">Flip-chip pin grid array</a>.</div>
<p class="mw-empty-elt">
</p>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:Altera_StratixIVGX_FPGA.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/220px-Altera_StratixIVGX_FPGA.jpg" decoding="async" width="220" height="147" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/330px-Altera_StratixIVGX_FPGA.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/440px-Altera_StratixIVGX_FPGA.jpg 2x" data-file-width="504" data-file-height="337" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Altera_StratixIVGX_FPGA.jpg" class="internal" title="Enlarge"></a></div>A <a href="/wiki/Stratix_(FPGA)" class="mw-redirect" title="Stratix (FPGA)">Stratix IV</a> FPGA from <a href="/wiki/Altera" title="Altera">Altera</a></div></div></div>
<p>A <b>field-programmable gate array</b> (<b>FPGA</b>) is an <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> designed to be configured by a customer or a designer after manufacturing&#160;&#8211;&#32;hence the term "<a href="/wiki/Field-programmability" title="Field-programmability">field-programmable</a>". The FPGA configuration is generally specified using a <a href="/wiki/Hardware_description_language" title="Hardware description language">hardware description language</a> (HDL), similar to that used for an <a href="/wiki/Application-Specific_Integrated_Circuit" class="mw-redirect" title="Application-Specific Integrated Circuit">application-specific integrated circuit</a> (ASIC). <a href="/wiki/Circuit_diagram" title="Circuit diagram">Circuit diagrams</a> were previously used to specify the configuration, but this is increasingly rare due to the advent of <a href="/wiki/Electronic_design_automation" title="Electronic design automation">electronic design automation</a> tools.
</p>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:Xerox_ColorQube_8570_-_Main_controller_-_Xilinx_Spartan_XC3S400A-0205.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/a/a1/Xerox_ColorQube_8570_-_Main_controller_-_Xilinx_Spartan_XC3S400A-0205.jpg/220px-Xerox_ColorQube_8570_-_Main_controller_-_Xilinx_Spartan_XC3S400A-0205.jpg" decoding="async" width="220" height="220" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/a1/Xerox_ColorQube_8570_-_Main_controller_-_Xilinx_Spartan_XC3S400A-0205.jpg/330px-Xerox_ColorQube_8570_-_Main_controller_-_Xilinx_Spartan_XC3S400A-0205.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/a1/Xerox_ColorQube_8570_-_Main_controller_-_Xilinx_Spartan_XC3S400A-0205.jpg/440px-Xerox_ColorQube_8570_-_Main_controller_-_Xilinx_Spartan_XC3S400A-0205.jpg 2x" data-file-width="2912" data-file-height="2912" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Xerox_ColorQube_8570_-_Main_controller_-_Xilinx_Spartan_XC3S400A-0205.jpg" class="internal" title="Enlarge"></a></div>A Spartan FPGA from <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a></div></div></div>
<p>FPGAs contain an array of <a href="/wiki/Programmable_logic_device" title="Programmable logic device">programmable</a> <a href="/wiki/Logic_block" title="Logic block">logic blocks</a>, and a hierarchy of "reconfigurable interconnects" that allow the blocks to be "wired together", like many logic gates that can be inter-wired in different configurations. <a href="/wiki/Logic_block" title="Logic block">Logic blocks</a> can be configured to perform complex <a href="/wiki/Combinational_logic" title="Combinational logic">combinational functions</a>, or merely simple <a href="/wiki/Logic_gate" title="Logic gate">logic gates</a> like <a href="/wiki/AND_gate" title="AND gate">AND</a> and <a href="/wiki/XOR_gate" title="XOR gate">XOR</a>. In most FPGAs, logic blocks also include <a href="/wiki/Memory_cell_(computing)" title="Memory cell (computing)">memory elements</a>, which may be simple <a href="/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">flip-flops</a> or more complete blocks of memory.<sup id="cite_ref-FPGA_1-0" class="reference"><a href="#cite_note-FPGA-1">&#91;1&#93;</a></sup> Many FPGAs can be reprogrammed to implement different <a href="/wiki/Boolean_function" title="Boolean function">logic functions</a>,<sup id="cite_ref-fpgacnn_2-0" class="reference"><a href="#cite_note-fpgacnn-2">&#91;2&#93;</a></sup> allowing flexible <a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">reconfigurable computing</a> as performed in <a href="/wiki/Software" title="Software">computer software</a>.
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Technical_design"><span class="tocnumber">1</span> <span class="toctext">Technical design</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#History"><span class="tocnumber">2</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Integration"><span class="tocnumber">2.1</span> <span class="toctext">Integration</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Soft_Core"><span class="tocnumber">2.2</span> <span class="toctext">Soft Core</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Timelines"><span class="tocnumber">2.3</span> <span class="toctext">Timelines</span></a>
<ul>
<li class="toclevel-3 tocsection-6"><a href="#Gates"><span class="tocnumber">2.3.1</span> <span class="toctext">Gates</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="#Market_size"><span class="tocnumber">2.3.2</span> <span class="toctext">Market size</span></a></li>
<li class="toclevel-3 tocsection-8"><a href="#Design_starts"><span class="tocnumber">2.3.3</span> <span class="toctext">Design starts</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#Comparisons"><span class="tocnumber">3</span> <span class="toctext">Comparisons</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#To_ASICs"><span class="tocnumber">3.1</span> <span class="toctext">To ASICs</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#Trends"><span class="tocnumber">3.1.1</span> <span class="toctext">Trends</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-12"><a href="#Complex_Programmable_Logic_Devices_(CPLD)"><span class="tocnumber">3.2</span> <span class="toctext">Complex Programmable Logic Devices (CPLD)</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Security_considerations"><span class="tocnumber">3.3</span> <span class="toctext">Security considerations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Applications"><span class="tocnumber">4</span> <span class="toctext">Applications</span></a>
<ul>
<li class="toclevel-2 tocsection-15"><a href="#Common_applications"><span class="tocnumber">4.1</span> <span class="toctext">Common applications</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="#Architecture"><span class="tocnumber">5</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-17"><a href="#Logic_blocks"><span class="tocnumber">5.1</span> <span class="toctext">Logic blocks</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#Hard_blocks"><span class="tocnumber">5.2</span> <span class="toctext">Hard blocks</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#Clocking"><span class="tocnumber">5.3</span> <span class="toctext">Clocking</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#3D_architectures"><span class="tocnumber">5.4</span> <span class="toctext">3D architectures</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-21"><a href="#Design_and_programming"><span class="tocnumber">6</span> <span class="toctext">Design and programming</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#Basic_process_technology_types"><span class="tocnumber">7</span> <span class="toctext">Basic process technology types</span></a></li>
<li class="toclevel-1 tocsection-23"><a href="#Major_manufacturers"><span class="tocnumber">8</span> <span class="toctext">Major manufacturers</span></a></li>
<li class="toclevel-1 tocsection-24"><a href="#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-25"><a href="#Notes"><span class="tocnumber">10</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1 tocsection-26"><a href="#References"><span class="tocnumber">11</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-27"><a href="#Further_reading"><span class="tocnumber">12</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-28"><a href="#External_links"><span class="tocnumber">13</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Technical_design">Technical design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=1" title="Edit section: Technical design">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Contemporary field-programmable gate arrays (FPGAs) have large resources of <a href="/wiki/Logic_gate" title="Logic gate">logic gates</a> and RAM blocks to implement complex digital computations.<sup id="cite_ref-fpgacnn_2-1" class="reference"><a href="#cite_note-fpgacnn-2">&#91;2&#93;</a></sup> As FPGA designs employ very fast I/O rates and bidirectional data <a href="/wiki/Bus_(computing)" title="Bus (computing)">buses</a>, it becomes a challenge to verify correct timing of valid data within setup time and hold time.
</p><p><a href="/wiki/Floorplan_(microelectronics)" title="Floorplan (microelectronics)">Floor planning</a> enables resource allocation within FPGAs to meet these time constraints. FPGAs can be used to implement any logical function that an <a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> can perform. The ability to update the functionality after shipping, <a href="/wiki/Partial_re-configuration" class="mw-redirect" title="Partial re-configuration">partial re-configuration</a> of a portion of the design<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup> and the low non-recurring engineering costs relative to an ASIC design (notwithstanding the generally higher unit cost), offer advantages for many applications.<sup id="cite_ref-FPGA_1-1" class="reference"><a href="#cite_note-FPGA-1">&#91;1&#93;</a></sup>
</p><p>Some FPGAs have analog features in addition to digital functions. The most common analog feature is a programmable <a href="/wiki/Slew_rate" title="Slew rate">slew rate</a> on each output pin, allowing the engineer to set low rates on lightly loaded pins that would otherwise <a href="/wiki/Electrical_resonance" title="Electrical resonance">ring</a> or <a href="/wiki/Coupling_(electronics)" title="Coupling (electronics)">couple</a> unacceptably, and to set higher rates on heavily loaded pins on high-speed channels that would otherwise run too slowly.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup><sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup> Also common are quartz-<a href="/wiki/Crystal_oscillator" title="Crystal oscillator">crystal oscillators</a>, on-chip resistance-capacitance oscillators, and <a href="/wiki/Phase-locked_loop" title="Phase-locked loop">phase-locked loops</a> with embedded <a href="/wiki/Voltage-controlled_oscillator" title="Voltage-controlled oscillator">voltage-controlled oscillators</a> used for clock generation and management and for high-speed serializer-deserializer (SERDES) transmit clocks and receiver clock recovery. Fairly common are differential <a href="/wiki/Comparator" title="Comparator">comparators</a> on input pins designed to be connected to <a href="/wiki/Differential_signaling" title="Differential signaling">differential signaling</a> channels. A few "<a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">mixed signal</a> FPGAs" have integrated peripheral <a href="/wiki/Analog-to-digital_converter" title="Analog-to-digital converter">analog-to-digital converters</a> (ADCs) and <a href="/wiki/Digital-to-analog_converter" title="Digital-to-analog converter">digital-to-analog converters</a> (DACs) with analog signal conditioning blocks allowing them to operate as a <a href="/wiki/System_on_a_chip" title="System on a chip">system-on-a-chip</a> (SoC).<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup> Such devices blur the line between an FPGA, which carries digital ones and zeros on its internal programmable interconnect fabric, and <a href="/wiki/Field-programmable_analog_array" title="Field-programmable analog array">field-programmable analog array</a> (FPAA), which carries analog values on its internal programmable interconnect fabric.
</p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=2" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The FPGA industry sprouted from <a href="/wiki/Programmable_read-only_memory" title="Programmable read-only memory">programmable read-only memory</a> (PROM) and <a href="/wiki/Programmable_logic_devices" class="mw-redirect" title="Programmable logic devices">programmable logic devices</a> (PLDs). PROMs and PLDs both had the option of being programmed in batches in a factory or in the field (field-programmable). However, programmable logic was hard-wired between logic gates.<sup id="cite_ref-history_7-0" class="reference"><a href="#cite_note-history-7">&#91;7&#93;</a></sup>
</p><p><a href="/wiki/Altera" title="Altera">Altera</a> was founded in 1983 and delivered the industry's first reprogrammable logic device in 1984 – the EP300 – which featured a quartz window in the package that allowed users to shine an ultra-violet lamp on the die to erase the <a href="/wiki/EPROM" title="EPROM">EPROM</a> cells that held the device configuration.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup> In December 2015, <a href="/wiki/Intel" title="Intel">Intel</a> acquired Altera.
</p><p><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> co-founders <a href="/wiki/Ross_Freeman" title="Ross Freeman">Ross Freeman</a> and <a href="/wiki/Bernard_Vonderschmitt" class="mw-redirect" title="Bernard Vonderschmitt">Bernard Vonderschmitt</a> invented the first commercially viable field-programmable <a href="/wiki/Gate_array" title="Gate array">gate array</a> in 1985&#160;– the XC2064.<sup id="cite_ref-:0_9-0" class="reference"><a href="#cite_note-:0-9">&#91;9&#93;</a></sup> The XC2064 had programmable gates and programmable interconnects between gates, the beginnings of a new technology and market.<sup id="cite_ref-four_10-0" class="reference"><a href="#cite_note-four-10">&#91;10&#93;</a></sup> The XC2064 had 64 configurable logic blocks (CLBs), with two three-input <a href="/wiki/Lookup_table" title="Lookup table">lookup tables</a> (LUTs).<sup id="cite_ref-clive_11-0" class="reference"><a href="#cite_note-clive-11">&#91;11&#93;</a></sup> More than 20 years later, Freeman was entered into the <a href="/wiki/National_Inventors_Hall_of_Fame" title="National Inventors Hall of Fame">National Inventors Hall of Fame</a> for his invention.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;12&#93;</a></sup><sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup>
</p><p>In 1987, the <a href="/wiki/Naval_Surface_Warfare_Center" title="Naval Surface Warfare Center">Naval Surface Warfare Center</a> funded an experiment proposed by Steve Casselman to develop a computer that would implement 600,000 reprogrammable gates. Casselman was successful and a patent related to the system was issued in 1992.<sup id="cite_ref-history_7-1" class="reference"><a href="#cite_note-history-7">&#91;7&#93;</a></sup>
</p><p>Altera and Xilinx continued unchallenged and quickly grew from 1985 to the mid-1990s, when competitors sprouted up, eroding significant market share. By 1993, Actel (now <a href="/wiki/Microsemi" title="Microsemi">Microsemi</a>) was serving about 18 percent of the market.<sup id="cite_ref-four_10-1" class="reference"><a href="#cite_note-four-10">&#91;10&#93;</a></sup> By 2013, Altera (31 percent), Actel (10 percent) and Xilinx (36 percent) together represented approximately 77 percent of the FPGA market.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup>
</p><p>The 1990s were a period of rapid growth for FPGAs, both in circuit sophistication and the volume of production. In the early 1990s, FPGAs were primarily used in <a href="/wiki/Telecommunication" title="Telecommunication">telecommunications</a> and <a href="/wiki/Computer_network" title="Computer network">networking</a>. By the end of the decade, FPGAs found their way into consumer, automotive, and industrial applications.<sup id="cite_ref-book_15-0" class="reference"><a href="#cite_note-book-15">&#91;15&#93;</a></sup>
</p><p>Companies like Microsoft have started to use FPGAs to accelerate high-performance, computationally intensive systems (like the <a href="/wiki/Data_center" title="Data center">data centers</a> that operate their <a href="/wiki/Bing_(search_engine)" title="Bing (search engine)">Bing search engine</a>), due to the <a href="/wiki/Performance_per_watt" title="Performance per watt">performance per watt</a> advantage FPGAs deliver.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup> Microsoft began using FPGAs to <a href="/wiki/Hardware_acceleration" title="Hardware acceleration">accelerate</a> Bing in 2014, and in 2018 began deploying FPGAs across other data center workloads for their <a href="/wiki/Microsoft_Azure" title="Microsoft Azure">Azure</a> <a href="/wiki/Cloud_computing" title="Cloud computing">cloud computing</a> platform.<sup id="cite_ref-ProjCatapult_17-0" class="reference"><a href="#cite_note-ProjCatapult-17">&#91;17&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Integration">Integration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=3" title="Edit section: Integration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="box-More_citations_needed_section plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing_with_Wiki_Markup/1" title="Help:Introduction to referencing with Wiki Markup/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?as_eq=wikipedia&amp;q=%22Field-programmable+gate+array%22">"Field-programmable gate array"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?tbm=nws&amp;q=%22Field-programmable+gate+array%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?&amp;q=%22Field-programmable+gate+array%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?tbs=bks:1&amp;q=%22Field-programmable+gate+array%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//scholar.google.com/scholar?q=%22Field-programmable+gate+array%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22Field-programmable+gate+array%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">June 2017</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p>In 2012 the coarse-grained architectural approach was taken a step further by combining the <a href="/wiki/Logic_block" title="Logic block">logic blocks</a> and interconnects of traditional FPGAs with embedded <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a> and related peripherals to form a complete "<a href="/wiki/System_on_a_chip" title="System on a chip">system on a programmable chip</a>". This work mirrors the architecture created by Ron Perloff and Hanan Potash of Burroughs Advanced Systems Group in 1982 which combined a reconfigurable <a href="/wiki/CPU_architecture" class="mw-redirect" title="CPU architecture">CPU architecture</a> on a single chip called the SB24.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup>
</p><p>Examples of such hybrid technologies can be found in the <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> Zynq-7000 all <a href="/wiki/Programmable_system-on-chip" title="Programmable system-on-chip">Programmable SoC</a>,<sup id="cite_ref-Xilinx-Inc-Oct-2011-8-K_19-0" class="reference"><a href="#cite_note-Xilinx-Inc-Oct-2011-8-K-19">&#91;19&#93;</a></sup> which includes a 1.0&#160;<a href="/wiki/Gigahertz" class="mw-redirect" title="Gigahertz">GHz</a> dual-core <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a> MPCore processor <a href="/wiki/Embedded_system" title="Embedded system">embedded</a> within the FPGA's logic fabric<sup id="cite_ref-Xilinx-Inc-May-2011-10-K_20-0" class="reference"><a href="#cite_note-Xilinx-Inc-May-2011-10-K-20">&#91;20&#93;</a></sup> or in the <a href="/wiki/Altera" title="Altera">Altera</a> Arria V FPGA, which includes an 800&#160;MHz <a href="/wiki/Dual_core" class="mw-redirect" title="Dual core">dual-core</a> <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a> MPCore. The <a href="/wiki/Atmel" title="Atmel">Atmel</a> FPSLIC is another such device, which uses an <a href="/wiki/Atmel_AVR" class="mw-redirect" title="Atmel AVR">AVR</a> processor in combination with Atmel's programmable logic architecture. The <a href="/wiki/Microsemi" title="Microsemi">Microsemi</a> <a href="/wiki/SmartFusion" class="mw-redirect" title="SmartFusion">SmartFusion</a> devices incorporate an ARM Cortex-M3 hard processor core (with up to 512&#160;kB of <a href="/wiki/Flash_memory" title="Flash memory">flash</a> and 64&#160;kB of RAM) and analog <a href="/wiki/Peripheral" title="Peripheral">peripherals</a> such as a multi-channel <a href="/wiki/Analog-to-digital_converter" title="Analog-to-digital converter">analog-to-digital converters</a> and <a href="/wiki/Digital-to-analog_converter" title="Digital-to-analog converter">digital-to-analog converters</a> to their <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a>-based FPGA fabric.
</p>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:Xilinx_Zynq-7000_AP_SoC.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/3/36/Xilinx_Zynq-7000_AP_SoC.jpg/300px-Xilinx_Zynq-7000_AP_SoC.jpg" decoding="async" width="300" height="188" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/36/Xilinx_Zynq-7000_AP_SoC.jpg/450px-Xilinx_Zynq-7000_AP_SoC.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/3/36/Xilinx_Zynq-7000_AP_SoC.jpg 2x" data-file-width="520" data-file-height="325" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Xilinx_Zynq-7000_AP_SoC.jpg" class="internal" title="Enlarge"></a></div>A <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> Zynq-7000 All Programmable System on a Chip.</div></div></div>
<h3><span class="mw-headline" id="Soft_Core">Soft Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=4" title="Edit section: Soft Core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>An alternate approach to using hard-macro processors is to make use of <a href="/wiki/Soft_microprocessor" title="Soft microprocessor">soft processor</a> <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">IP cores</a> that are implemented within the FPGA logic. <a href="/wiki/Nios_II" title="Nios II">Nios II</a>, <a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a> and <a href="/wiki/LatticeMico32" title="LatticeMico32">Mico32</a> are examples of popular <a href="/wiki/Soft_microprocessor" title="Soft microprocessor">softcore processors</a>. Many modern FPGAs are programmed at "run time", which has led to the idea of <a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">reconfigurable computing</a> or reconfigurable systems&#160;– <a href="/wiki/Central_processing_unit" title="Central processing unit">CPUs</a> that reconfigure themselves to suit the task at hand. Additionally, new, non-FPGA architectures are beginning to emerge. Software-configurable microprocessors such as the Stretch S5000 adopt a hybrid approach by providing an array of processor cores and FPGA-like programmable cores on the same chip.
</p>
<h3><span class="mw-headline" id="Timelines">Timelines</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=5" title="Edit section: Timelines">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Gates">Gates</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=6" title="Edit section: Gates">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>1987: 9,000 gates, Xilinx<sup id="cite_ref-four_10-2" class="reference"><a href="#cite_note-four-10">&#91;10&#93;</a></sup></li>
<li>1992: 600,000, Naval Surface Warfare Department<sup id="cite_ref-history_7-2" class="reference"><a href="#cite_note-history-7">&#91;7&#93;</a></sup></li>
<li>Early 2000s: Millions<sup id="cite_ref-book_15-1" class="reference"><a href="#cite_note-book-15">&#91;15&#93;</a></sup></li>
<li>2013: 50 Million, Xilinx<sup id="cite_ref-gates2013_21-0" class="reference"><a href="#cite_note-gates2013-21">&#91;21&#93;</a></sup></li></ul>
<h4><span class="mw-headline" id="Market_size">Market size</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=7" title="Edit section: Market size">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>1985: First commercial FPGA&#160;: Xilinx XC2064<sup id="cite_ref-:0_9-1" class="reference"><a href="#cite_note-:0-9">&#91;9&#93;</a></sup><sup id="cite_ref-four_10-3" class="reference"><a href="#cite_note-four-10">&#91;10&#93;</a></sup></li>
<li>1987: $14 million<sup id="cite_ref-four_10-4" class="reference"><a href="#cite_note-four-10">&#91;10&#93;</a></sup></li>
<li>≈1993: &gt;$385 million<sup id="cite_ref-four_10-5" class="reference"><a href="#cite_note-four-10">&#91;10&#93;</a></sup></li>
<li>2005: $1.9 billion<sup id="cite_ref-instat_22-0" class="reference"><a href="#cite_note-instat-22">&#91;22&#93;</a></sup></li>
<li>2010 estimates: $2.75 billion<sup id="cite_ref-instat_22-1" class="reference"><a href="#cite_note-instat-22">&#91;22&#93;</a></sup></li>
<li>2013: $5.4 billion<sup id="cite_ref-grandviewresearch.com_23-0" class="reference"><a href="#cite_note-grandviewresearch.com-23">&#91;23&#93;</a></sup></li>
<li>2020 estimate: $9.8 billion<sup id="cite_ref-grandviewresearch.com_23-1" class="reference"><a href="#cite_note-grandviewresearch.com-23">&#91;23&#93;</a></sup></li></ul>
<h4><span class="mw-headline" id="Design_starts">Design starts</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=8" title="Edit section: Design starts">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>A <i>design start</i> is a new custom design for implementation on an FPGA.
</p>
<ul><li>2005: 80,000<sup id="cite_ref-designstarts_24-0" class="reference"><a href="#cite_note-designstarts-24">&#91;24&#93;</a></sup></li>
<li>2008: 90,000<sup id="cite_ref-eweekly_25-0" class="reference"><a href="#cite_note-eweekly-25">&#91;25&#93;</a></sup></li></ul>
<h2><span class="mw-headline" id="Comparisons">Comparisons</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=9" title="Edit section: Comparisons">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="To_ASICs">To ASICs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=10" title="Edit section: To ASICs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Historically, FPGAs have been slower, less energy efficient and generally achieved less functionality than their fixed <a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> counterparts. An older study<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (January 2017)">when?</span></a></i>&#93;</sup> showed that designs implemented on FPGAs need on average 40 times as much area, draw 12 times as much dynamic power, and run at one third the speed of corresponding ASIC implementations.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2015)">citation needed</span></a></i>&#93;</sup>
</p><p>More recently, FPGAs such as the <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> Virtex-7 or the <a href="/wiki/Altera" title="Altera">Altera</a> Stratix 5 have come to rival corresponding ASIC and ASSP ("Application-specific standard part", such as a standalone USB interface chip<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;26&#93;</a></sup>) solutions by providing significantly reduced <a href="/wiki/Energy_consumption" title="Energy consumption">power usage</a>, increased speed, lower materials cost, minimal implementation real-estate, and increased possibilities for re-configuration 'on-the-fly'. A design that included 6 to 10 ASICs can now be achieved using only one FPGA.<sup id="cite_ref-FPGA-ASIC-comparison_27-0" class="reference"><a href="#cite_note-FPGA-ASIC-comparison-27">&#91;27&#93;</a></sup>
</p><p>Advantages of FPGAs include the ability to re-program when already deployed (i.e. "in the field") to fix <a href="/wiki/Bug_(computer_programming)" class="mw-redirect" title="Bug (computer programming)">bugs</a>, and often include shorter <a href="/wiki/Time_to_market" title="Time to market">time to market</a> and lower <a href="/wiki/Non-recurring_engineering" title="Non-recurring engineering">non-recurring engineering</a> costs. Vendors can also take a middle road via <a href="/wiki/FPGA_prototyping" title="FPGA prototyping">FPGA prototyping</a>: developing their prototype hardware on FPGAs, but manufacture their final version as an ASIC so that it can no longer be modified after the design has been committed.
</p>
<h4><span class="mw-headline" id="Trends">Trends</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=11" title="Edit section: Trends">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="box-Update plainlinks metadata ambox ambox-content ambox-Update" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="Ambox current red.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/42px-Ambox_current_red.svg.png" decoding="async" width="42" height="34" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/63px-Ambox_current_red.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/98/Ambox_current_red.svg/84px-Ambox_current_red.svg.png 2x" data-file-width="360" data-file-height="290" /></div></td><td class="mbox-text"><div class="mbox-text-span">This article needs to be <b>updated</b>. In particular: It relies on a report from February 2009, nearly 10 years ago; in which many changes have occurred.<span class="hide-when-compact"> Please update this section to reflect recent events or newly available information.</span>  <small class="date-container"><i>(<span class="date">December 2018</span>)</i></small></div></td></tr></tbody></table>
<p>Xilinx claimed that several market and technology dynamics are changing the ASIC/FPGA paradigm as of February 2009:<sup id="cite_ref-whitepaper_28-0" class="reference"><a href="#cite_note-whitepaper-28">&#91;28&#93;</a></sup>
</p>
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a> development costs were rising aggressively<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (December 2018)">citation needed</span></a></i>&#93;</sup></li>
<li>ASIC complexity has lengthened development time</li>
<li><a href="/wiki/R%26D" class="mw-redirect" title="R&amp;D">R&amp;D</a> resources and headcount were decreasing<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The reason for this is unclear. (December 2018)">why?</span></a></i>&#93;</sup></li>
<li>Revenue losses for slow time-to-market were increasing<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The reason for this is unclear. (December 2018)">why?</span></a></i>&#93;</sup></li>
<li>Financial constraints in a poor economy were driving low-cost technologies.<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The global economy is much stronger as of late 2018 than February 2009, when the source was published (December 2018)">needs update</span></a></i>&#93;</sup></li></ul>
<p>These trends make FPGAs a better alternative than ASICs for a larger number of higher-volume applications than they have been historically used for, to which the company attributes the growing number of FPGA design starts (see <a href="#History">§&#160;History</a>).<sup id="cite_ref-whitepaper_28-1" class="reference"><a href="#cite_note-whitepaper-28">&#91;28&#93;</a></sup>
</p><p>Some FPGAs have the capability of <a href="/wiki/Partial_re-configuration" class="mw-redirect" title="Partial re-configuration">partial re-configuration</a> that lets one portion of the device be re-programmed while other portions continue running.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;29&#93;</a></sup><sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;30&#93;</a></sup>
</p>
<h3><span id="Complex_Programmable_Logic_Devices_.28CPLD.29"></span><span class="mw-headline" id="Complex_Programmable_Logic_Devices_(CPLD)">Complex Programmable Logic Devices (CPLD)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=12" title="Edit section: Complex Programmable Logic Devices (CPLD)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The primary differences between <a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">complex programmable logic devices</a> (CPLDs) and FPGAs are <a href="/wiki/Computer_architecture" title="Computer architecture">architectural</a>. A CPLD has a comparatively restrictive structure consisting of one or more programmable <a href="/wiki/Canonical_normal_form" title="Canonical normal form">sum-of-products</a> logic arrays feeding a relatively small number of clocked <a href="/wiki/Register_(computing)" class="mw-redirect" title="Register (computing)">registers</a>. As a result, CPLDs are less flexible, but have the advantage of more predictable <a href="/wiki/Latency_(engineering)" title="Latency (engineering)">timing delays</a> and <span class="citation-needed-content" style="padding-left:0.1em; padding-right:0.1em; color:#595959; border:1px solid #DDD;">a higher logic-to-interconnect ratio.</span><sup class="noprint Inline-Template Template-Fact" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="(December 2018)">citation needed</span></a></i>&#93;</sup> FPGA architectures, on the other hand, are dominated by <a href="/wiki/Communications_subsystem" class="mw-redirect" title="Communications subsystem">interconnect</a>. This makes them far more flexible (in terms of the range of designs that are practical for implementation on them) but also far more complex to design for, or at least requiring more complex <a href="/wiki/Electronic_design_automation" title="Electronic design automation">electronic design automation</a> (EDA) software.
</p><p>In practice, the distinction between FPGAs and CPLDs is often one of size as FPGAs are usually much larger in terms of resources than CPLDs. Typically only FPGAs contain more complex <a href="/wiki/Functional_unit" class="mw-redirect" title="Functional unit">embedded functions</a> such as <a href="/wiki/Adder_(electronics)" title="Adder (electronics)">adders</a>, <a href="/wiki/Binary_multiplier" title="Binary multiplier">multipliers</a>, <a href="/wiki/Computer_memory" title="Computer memory">memory</a>, and <a href="/wiki/SerDes" title="SerDes">serializer/deserializers</a>. Another common distinction is that CPLDs contain embedded <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a> to store their configuration while FPGAs usually require external <a href="/wiki/Non-volatile_memory" title="Non-volatile memory">non-volatile memory</a> (but not always).
</p><p>When a design requires simple instant-on <a href="/wiki/Glue_logic" title="Glue logic">(logic is already configured at power-up)</a> CPLDs are generally preferred. For most other applications FPGAs are generally preferred. Sometimes both CPLDs and FPGAs are used in a single system design. In those designs, CPLDs generally perform glue logic functions, and are responsible for “<a href="/wiki/Booting" title="Booting">booting</a>” the FPGA as well as controlling <a href="/wiki/Reset_(computing)" title="Reset (computing)">reset</a> and boot sequence of the complete circuit board. Therefore, depending on the application it may be judicious to use both FPGAs and CPLDs in a single design.<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;31&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Security_considerations">Security considerations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=13" title="Edit section: Security considerations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>FPGAs have both advantages and disadvantages as compared to ASICs or secure microprocessors, concerning <a href="/wiki/Hardware_security" title="Hardware security">hardware security</a>. FPGAs' flexibility makes malicious modifications during <a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">fabrication</a> a lower risk.<sup id="cite_ref-paper_32-0" class="reference"><a href="#cite_note-paper-32">&#91;32&#93;</a></sup> Previously, for many FPGAs, the design <a href="/wiki/Bitstream" title="Bitstream">bitstream</a> was exposed while the FPGA loads it from external memory (typically on every power-on). All major FPGA vendors now offer a spectrum of security solutions to designers such as bitstream <a href="/wiki/Encryption" title="Encryption">encryption</a> and <a href="/wiki/Authentication" title="Authentication">authentication</a>. For example, <a href="/wiki/Altera" title="Altera">Altera</a> and <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> offer <a href="/wiki/Advanced_Encryption_Standard" title="Advanced Encryption Standard">AES</a> encryption (up to 256-bit) for bitstreams stored in an external flash memory.
</p><p>FPGAs that store their configuration internally in nonvolatile flash memory, such as <a href="/wiki/Microsemi" title="Microsemi">Microsemi</a>'s ProAsic 3 or <a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a>'s XP2 programmable devices, do not expose the bitstream and do not need <a href="/wiki/Encryption" title="Encryption">encryption</a>. In addition, flash memory for a <a href="/wiki/Lookup_table" title="Lookup table">lookup table</a> provides <a href="/wiki/Single_event_upset" class="mw-redirect" title="Single event upset">single event upset</a> protection for space applications.<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (January 2013)">clarification needed</span></a></i>&#93;</sup> Customers wanting a higher guarantee of tamper resistance can use write-once, <a href="/wiki/Antifuse" title="Antifuse">antifuse</a> FPGAs from vendors such as <a href="/wiki/Microsemi" title="Microsemi">Microsemi</a>.
</p><p>With its Stratix 10 FPGAs and SoCs, <a href="/wiki/Altera" title="Altera">Altera</a> introduced a Secure Device Manager and physically uncloneable functions to provide high levels of protection against physical attacks.<sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;33&#93;</a></sup>
</p><p>In 2012 researchers Sergei Skorobogatov and Christopher Woods demonstrated that FPGAs can be vulnerable to hostile intent. They discovered a critical <a href="/wiki/Backdoor_(computing)" title="Backdoor (computing)">backdoor</a> <a href="/wiki/Vulnerability_(computing)" title="Vulnerability (computing)">vulnerability</a> had been manufactured in silicon as part of the Actel/Microsemi ProAsic 3 making it vulnerable on many levels such as reprogramming crypto and <a href="/wiki/Access_key" title="Access key">access keys</a>, accessing unencrypted bitstream, modifying <a href="/wiki/High-_and_low-level" title="High- and low-level">low-level</a> silicon features, and extracting <a href="/wiki/Computer_configuration" title="Computer configuration">configuration</a> data.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;34&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Applications">Applications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=14" title="Edit section: Applications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></div>
<p>An FPGA can be used to solve any problem which is <a href="/wiki/Computability" title="Computability">computable</a>. This is trivially proven by the fact that FPGAs can be used to implement a <a href="/wiki/Soft_microprocessor" title="Soft microprocessor">soft microprocessor</a>, such as the Xilinx <a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a> or Altera <a href="/wiki/Nios_II" title="Nios II">Nios II</a>. Their advantage lies in that they are significantly faster for some applications because of their <a href="/wiki/Parallel_computing" title="Parallel computing">parallel nature</a> and <a href="/wiki/Logic_optimization" title="Logic optimization">optimality</a> in terms of the number of gates used for certain processes.<sup id="cite_ref-Xilinx-Inc-Apr-2006-8-K_35-0" class="reference"><a href="#cite_note-Xilinx-Inc-Apr-2006-8-K-35">&#91;35&#93;</a></sup>
</p><p>FPGAs originally began as competitors to <a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLDs</a> to implement <a href="/wiki/Glue_logic" title="Glue logic">glue logic</a> for <a href="/wiki/Printed_circuit_board" title="Printed circuit board">printed circuit boards</a>. As their size, capabilities, and speed increased, FPGAs took over additional functions to the point where some are now marketed as full <a href="/wiki/System_on_a_chip" title="System on a chip">systems on chips</a> (SoCs). Particularly with the introduction of dedicated <a href="/wiki/Binary_multiplier" title="Binary multiplier">multipliers</a> into FPGA architectures in the late 1990s, applications which had traditionally been the sole reserve of <a href="/wiki/Digital_signal_processor" title="Digital signal processor">digital signal processor hardware</a> (DSPs) began to incorporate FPGAs instead.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;36&#93;</a></sup><sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;37&#93;</a></sup>
</p><p>Another trend in the use of FPGAs is <a href="/wiki/Hardware_acceleration" title="Hardware acceleration">hardware acceleration</a>, where one can use the FPGA to accelerate certain parts of an algorithm and share part of the computation between the FPGA and a generic processor.<sup id="cite_ref-fpgacnn_2-2" class="reference"><a href="#cite_note-fpgacnn-2">&#91;2&#93;</a></sup> The search engine <a href="/wiki/Bing_(search_engine)" title="Bing (search engine)">Bing</a> is noted for adopting FPGA acceleration for its search algorithm in 2014.<sup id="cite_ref-BingFPGA_38-0" class="reference"><a href="#cite_note-BingFPGA-38">&#91;38&#93;</a></sup> As of 2018<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit">&#91;update&#93;</a></sup>, FPGAs are seeing increased use as <a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerators</a> including Microsoft's so-termed "Project Catapult"<sup id="cite_ref-ProjCatapult_17-1" class="reference"><a href="#cite_note-ProjCatapult-17">&#91;17&#93;</a></sup> and for accelerating <a href="/wiki/Artificial_neural_network" title="Artificial neural network">artificial neural networks</a> for <a href="/wiki/Machine_learning" title="Machine learning">machine learning</a> applications.
</p><p>Traditionally,<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (October 2018)">when?</span></a></i>&#93;</sup> FPGAs have been reserved for specific <a href="/wiki/Vertical_application" class="mw-redirect" title="Vertical application">vertical applications</a> where the volume of production is small. For these low-volume applications, the premium that companies pay in hardware cost per unit for a programmable chip is more affordable than the development resources spent on creating an ASIC. As of 2017<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit">&#91;update&#93;</a></sup>, new cost and performance dynamics have broadened the range of viable applications.
</p>
<h3><span class="mw-headline" id="Common_applications">Common applications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=15" title="Edit section: Common applications">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable plainlinks">This is a <a href="/wiki/Wikipedia:WikiProject_Lists#Incomplete_lists" title="Wikipedia:WikiProject Lists">dynamic list</a> and may never be able to satisfy particular standards for completeness. You can help by <a class="external text" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit">expanding it</a> with <a href="/wiki/Wikipedia:Reliable_sources" title="Wikipedia:Reliable sources">reliably sourced</a> entries.</div><div class="div-col columns column-width" style="-moz-column-width: 20em; -webkit-column-width: 20em; column-width: 20em;">
<ul><li>Aerospace and Defense
<ul><li>Avionics/<a href="/wiki/DO-254" title="DO-254">DO-254</a></li>
<li>Communications</li>
<li>Missiles &amp; Munitions</li>
<li>Secure Solutions</li>
<li>Space (i.e. with <a href="/wiki/Radiation_hardening" title="Radiation hardening">radiation hardening</a><sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;39&#93;</a></sup>)</li></ul></li>
<li>Audio
<ul><li>Connectivity Solutions</li>
<li><a href="/wiki/Digital-to-analog_converter" title="Digital-to-analog converter">Digital-to-analog converter</a></li>
<li>Portable Electronics</li>
<li><a href="/wiki/Software-Defined_Radio" class="mw-redirect" title="Software-Defined Radio">Software-Defined Radio</a></li>
<li><a href="/wiki/Digital_signal_processing" title="Digital signal processing">Digital Signal Processing (DSP)</a></li>
<li><a href="/wiki/Speech_Recognition" class="mw-redirect" title="Speech Recognition">Speech Recognition</a></li></ul></li>
<li>Automotive
<ul><li>High Resolution Video</li>
<li>Image Processing</li>
<li>Vehicle Networking and Connectivity</li>
<li>Automotive Infotainment</li></ul></li>
<li><a href="/wiki/Bioinformatics" title="Bioinformatics">Bioinformatics</a></li>
<li>Broadcast
<ul><li>Color Grading</li>
<li>Real-Time Video Engine</li>
<li>EdgeQAM</li>
<li>Encoders</li>
<li>Displays</li>
<li>Switches and Routers</li></ul></li>
<li>Consumer Electronics
<ul><li>Digital Displays</li>
<li>Digital Cameras</li>
<li>Multi-function Printers</li>
<li>Portable Electronics</li>
<li><a href="/wiki/Set-top_box" title="Set-top box">Set-top Boxes</a></li>
<li><a href="/wiki/Flash_cartridge" title="Flash cartridge">Flash Cartridges</a></li></ul></li>
<li><a href="/wiki/Data_Center" class="mw-redirect" title="Data Center">Data Center</a>
<ul><li><a href="/wiki/Server_(computing)" title="Server (computing)">Servers</a></li>
<li>Security</li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a><sup id="cite_ref-auto_40-0" class="reference"><a href="#cite_note-auto-40">&#91;40&#93;</a></sup></li>
<li><a href="/wiki/Router_(computing)" title="Router (computing)">Routers</a></li>
<li><a href="/wiki/Network_switch" title="Network switch">Switches</a></li>
<li><a href="/wiki/Gateway_(telecommunications)" title="Gateway (telecommunications)">Gateways</a></li>
<li><a href="/wiki/Load_balancing_(computing)" title="Load balancing (computing)">Load Balancing</a></li></ul></li>
<li>High Performance Computing
<ul><li>Servers</li>
<li>Super Computers</li>
<li>SIGINT Systems</li>
<li>High-end RADARs</li>
<li>High-end Beam Forming Systems</li>
<li><a href="/wiki/Data_mining" title="Data mining">Data Mining Systems</a></li></ul></li>
<li>Industrial
<ul><li>Industrial Imaging</li>
<li>Industrial Networking</li>
<li>Motor Control</li></ul></li>
<li><a href="/wiki/Integrated_circuit_design" title="Integrated circuit design">Integrated Circuit Design</a>
<ul><li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> Prototyping</li>
<li><a href="/wiki/Hardware_emulation" title="Hardware emulation">Computer Hardware Emulation</a></li></ul></li>
<li>Financial
<ul><li><a href="/wiki/Cryptocurrency" title="Cryptocurrency">Crypto</a> mining</li>
<li><a href="/wiki/High-frequency_trading" title="High-frequency trading">High-frequency trading</a></li></ul></li>
<li>Medical
<ul><li><a href="/wiki/Ultrasound" title="Ultrasound">Ultrasound</a></li>
<li><a href="/wiki/CT_scan" title="CT scan">CT Scan</a></li>
<li><a href="/wiki/Magnetic_resonance_imaging" title="Magnetic resonance imaging">MRI</a></li>
<li><a href="/wiki/X-ray" title="X-ray">X-ray</a></li>
<li><a href="/wiki/Positron_emission_tomography" title="Positron emission tomography">PET</a></li>
<li><a href="/wiki/Remote_surgery#Surgical_systems" title="Remote surgery">Surgical Systems</a></li></ul></li>
<li>Scientific Instruments
<ul><li>Lock-in amplifiers</li>
<li>Boxcar averagers</li>
<li>Phase-locked loops</li>
<li><a href="/wiki/Radio_Astronomy" class="mw-redirect" title="Radio Astronomy">Radio Astronomy</a></li></ul></li>
<li>Security
<ul><li>Industrial Imaging</li>
<li>Secure Solutions</li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a><sup id="cite_ref-auto_40-1" class="reference"><a href="#cite_note-auto-40">&#91;40&#93;</a></sup></li>
<li>Image Processing</li></ul></li>
<li>Video &amp; Image Processing
<ul><li>High Resolution Video</li>
<li>Video Over IP Gateway</li>
<li>Digital Displays</li>
<li>Industrial Imaging</li>
<li><a href="/wiki/Computer_Vision" class="mw-redirect" title="Computer Vision">Computer Vision</a></li></ul></li>
<li>Wired Communications
<ul><li>Optical Transport Networks</li>
<li>Network Processing</li>
<li>Connectivity Interfaces</li></ul></li>
<li>Wireless Communications
<ul><li>Baseband</li>
<li>Connectivity Interfaces</li>
<li>Mobile Backhaul</li>
<li>Radio</li></ul></li></ul>
</div>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=16" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Logic_blocks">Logic blocks</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=17" title="Edit section: Logic blocks">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Logic_block" title="Logic block">Logic block</a></div>
<div class="thumb tright"><div class="thumbinner" style="width:352px;"><a href="/wiki/File:FPGA_cell_example.png" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/1/1c/FPGA_cell_example.png/350px-FPGA_cell_example.png" decoding="async" width="350" height="157" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/1c/FPGA_cell_example.png/525px-FPGA_cell_example.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/1c/FPGA_cell_example.png/700px-FPGA_cell_example.png 2x" data-file-width="957" data-file-height="430" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:FPGA_cell_example.png" class="internal" title="Enlarge"></a></div>Simplified example illustration of a logic cell (LUT&#160;&#8211;&#32;<a href="/wiki/Lookup_table" title="Lookup table">Lookup table</a>, FA&#160;&#8211;&#32;<a href="/wiki/Full_adder" class="mw-redirect" title="Full adder">Full adder</a>, DFF&#160;&#8211;&#32;<a href="/wiki/D_flip-flop" class="mw-redirect" title="D flip-flop">D-type flip-flop</a>)</div></div></div>
<p>The most common FPGA architecture consists of an array of <a href="/wiki/Logic_block" title="Logic block">logic blocks</a>,<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">&#91;note 1&#93;</a></sup> <a href="/wiki/I/O_address" class="mw-redirect" title="I/O address">I/O pads</a>, and routing channels.<sup id="cite_ref-FPGA_1-2" class="reference"><a href="#cite_note-FPGA-1">&#91;1&#93;</a></sup> Generally, all the routing channels have the same width (number of wires). Multiple I/O pads may fit into the height of one row or the width of one column in the array.
</p><p>An application circuit must be mapped into an FPGA with adequate resources. While the number of CLBs/LABs and I/Os required is easily determined from the design, the number of routing tracks needed may vary considerably even among designs with the same amount of logic.<sup id="cite_ref-:0_42-0" class="reference"><a href="#cite_note-:0-42">&#91;note 2&#93;</a></sup>
</p><p>For example, a <a href="/wiki/Crossbar_switch" title="Crossbar switch">crossbar switch</a> requires much more routing than a <a href="/wiki/Systolic_array" title="Systolic array">systolic array</a> with the same gate count. Since unused routing tracks increase the cost (and decrease the performance) of the part without providing any benefit, FPGA manufacturers try to provide just enough tracks so that most designs that will fit in terms of <a href="/wiki/Lookup_table#Hardware_LUTs" title="Lookup table">lookup tables</a> (LUTs) and I/Os can be <a href="/wiki/Routing" title="Routing">routed</a>.<sup id="cite_ref-:0_42-1" class="reference"><a href="#cite_note-:0-42">&#91;note 2&#93;</a></sup> This is determined by estimates such as those derived from <a href="/wiki/Rent%27s_rule" title="Rent&#39;s rule">Rent's rule</a> or by experiments with existing designs. As of 2018<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit">&#91;update&#93;</a></sup>, <a href="/wiki/Network_on_a_chip" title="Network on a chip">network-on-chip</a> architectures for routing and interconnection are being developed.
</p><p>In general, a logic block consists of a few logical cells (called ALM, LE, slice etc.). A typical cell consists of a 4-input LUT<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Words_to_watch#Relative_time_references" title="Wikipedia:Manual of Style/Words to watch"><span title="Clarify the applicable timeframe so that it is unambiguous when read at a later date. (June 2016)">timeframe?</span></a></i>&#93;</sup>, a <a href="/wiki/Adder_(electronics)" title="Adder (electronics)">full adder</a> (FA) and a <a href="/wiki/Flip-flop_(electronics)#D_flip-flop" title="Flip-flop (electronics)">D-type flip-flop</a>, as shown above. The LUTs are in this figure split into two 3-input LUTs. In <i>normal mode</i> those are combined into a 4-input LUT through the left <a href="/wiki/Multiplexer" title="Multiplexer">multiplexer</a> (mux). In <i>arithmetic</i> mode, their outputs are fed to the adder. The selection of mode is programmed into the middle MUX. The output can be either <a href="/wiki/Synchronous_circuit" title="Synchronous circuit">synchronous</a> or <a href="/wiki/Asynchronous_circuit" title="Asynchronous circuit">asynchronous</a>, depending on the programming of the mux to the right, in the figure example. In practice, entire or parts of the adder are <a href="/wiki/Shannon_expansion" class="mw-redirect" title="Shannon expansion">stored as functions</a> into the LUTs in order to save <a href="/wiki/Circuit_utilization" class="mw-redirect" title="Circuit utilization">space</a>.<sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;41&#93;</a></sup><sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;42&#93;</a></sup><sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;43&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Hard_blocks">Hard blocks</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=18" title="Edit section: Hard blocks">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Modern FPGA families expand upon the above capabilities to include higher level functionality fixed in silicon. Having these common functions embedded in the circuit reduces the area required and gives those functions increased speed compared to building them from logical primitives. Examples of these include <a href="/wiki/Binary_multiplier" title="Binary multiplier">multipliers</a>, generic <a href="/wiki/Digital_signal_processor" title="Digital signal processor">DSP blocks</a>, <a href="/wiki/Embedded_microprocessor" class="mw-redirect" title="Embedded microprocessor">embedded processors</a>, high speed I/O logic and embedded <a href="/wiki/Computer_memory" title="Computer memory">memories</a>.
</p><p>Higher-end FPGAs can contain high speed <a href="/wiki/Multi-gigabit_transceiver" title="Multi-gigabit transceiver">multi-gigabit transceivers</a> and <i>hard IP cores</i> such as <a href="/wiki/Processor_core" class="mw-redirect" title="Processor core">processor cores</a>, <a href="/wiki/Ethernet" title="Ethernet">Ethernet</a> <a href="/wiki/Medium_access_control" title="Medium access control">medium access control units</a>, <a href="/wiki/Conventional_PCI" title="Conventional PCI">PCI</a>/<a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> controllers, and external memory controllers. These cores exist alongside the programmable fabric, but they are built out of <a href="/wiki/Transistor" title="Transistor">transistors</a> instead of LUTs so they have ASIC-level <a href="/wiki/Computer_performance" title="Computer performance">performance</a> and <a href="/wiki/Electric_energy_consumption" title="Electric energy consumption">power consumption</a> without consuming a significant amount of fabric resources, leaving more of the fabric free for the application-specific logic. The multi-gigabit transceivers also contain high performance analog input and output circuitry along with high-speed serializers and deserializers, components which cannot be built out of LUTs. Higher-level physical layer (PHY) functionality such as <a href="/wiki/Line_code" title="Line code">line coding</a> may or may not be implemented alongside the serializers and deserializers in hard logic, depending on the FPGA.
</p>
<h3><span class="mw-headline" id="Clocking">Clocking</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=19" title="Edit section: Clocking">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Most of the circuitry built inside of an FPGA is synchronous circuitry that requires a clock signal. FPGAs contain dedicated global and regional routing networks for clock and reset so they can be delivered with minimal <a href="/wiki/Clock_skew" title="Clock skew">skew</a>. Also, FPGAs generally contain analog <a href="/wiki/Phase-locked_loop" title="Phase-locked loop">phase-locked loop</a> and/or <a href="/wiki/Delay-locked_loop" title="Delay-locked loop">delay-locked loop</a> components to synthesize new <a href="/wiki/Clock_frequency" class="mw-redirect" title="Clock frequency">clock frequencies</a> as well as attenuate <a href="/wiki/Jitter" title="Jitter">jitter</a>. Complex designs can use multiple clocks with different frequency and phase relationships, each forming separate <a href="/wiki/Clock_domain" class="mw-redirect" title="Clock domain">clock domains</a>. These clock signals can be generated locally by an oscillator or they can be recovered from a high speed serial data stream. Care must be taken when building <a href="/wiki/Clock_domain_crossing" title="Clock domain crossing">clock domain crossing</a> circuitry to avoid <a href="/wiki/Metastability_(electronics)" title="Metastability (electronics)">metastability</a>. FPGAs generally contain block RAMs that are capable of working as <a href="/wiki/Dual-ported_RAM" title="Dual-ported RAM">dual port RAMs</a> with different clocks, aiding in the construction of building <a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFOs</a> and dual port buffers that connect differing clock domains.
</p>
<h3><span class="mw-headline" id="3D_architectures">3D architectures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=20" title="Edit section: 3D architectures">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To shrink the size and power consumption of FPGAs, vendors such as <a href="/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a> and <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> have introduced <a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D or stacked architectures</a>.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;44&#93;</a></sup><sup id="cite_ref-lawrence_47-0" class="reference"><a href="#cite_note-lawrence-47">&#91;45&#93;</a></sup> Following the introduction of its <a href="/wiki/28_nm" class="mw-redirect" title="28 nm">28&#160;nm</a> 7-series FPGAs, Xilinx said that several of the highest-density parts in those FPGA product lines will be constructed using multiple dies in one package, employing technology developed for 3D construction and stacked-die assemblies.
</p><p>Xilinx's approach stacks several (three or four) active FPGA dies side by side on a silicon <a href="/wiki/Interposer" title="Interposer">interposer</a>&#160;– a single piece of silicon that carries passive interconnect.<sup id="cite_ref-lawrence_47-1" class="reference"><a href="#cite_note-lawrence-47">&#91;45&#93;</a></sup><sup id="cite_ref-48" class="reference"><a href="#cite_note-48">&#91;46&#93;</a></sup> The multi-die construction also allows different parts of the FPGA to be created with different process technologies, as the process requirements are different between the FPGA fabric itself and the very high speed 28 Gbit/s serial transceivers. An FPGA built in this way is called a <i><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">heterogeneous</a> FPGA</i>.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;47&#93;</a></sup>
</p><p>Altera's heterogeneous approach involves using a single monolithic FPGA die and connecting other die/technologies to the FPGA using Intel's embedded multi-die interconnect bridge (EMIB) technology.<sup id="cite_ref-50" class="reference"><a href="#cite_note-50">&#91;48&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Design_and_programming">Design and programming</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=21" title="Edit section: Design and programming">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div role="note" class="hatnote navigation-not-searchable">Further information: <a href="/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a>, <a href="/wiki/Verification_and_validation" title="Verification and validation">Verification and validation</a>, and <a href="/wiki/Place_and_route" title="Place and route">Place and route</a></div>
<p>To define the behavior of the FPGA, the user provides a design in a <a href="/wiki/Hardware_description_language" title="Hardware description language">hardware description language</a> (HDL) or as a <a href="/wiki/Schematic" title="Schematic">schematic</a> design. The HDL form is more suited to work with large structures because it's possible to specify high-level functional behavior rather than drawing every piece by hand. However, schematic entry can allow for easier visualization of a design and its component <a href="/wiki/Module_system" class="mw-redirect" title="Module system">modules</a>.
</p><p>Using an <a href="/wiki/Electronic_design_automation" title="Electronic design automation">electronic design automation</a> tool, a technology-mapped <a href="/wiki/Netlist" title="Netlist">netlist</a> is generated. The netlist can then be fit to the actual FPGA architecture using a process called <a href="/wiki/Place_and_route" title="Place and route">place-and-route</a>, usually performed by the FPGA company's proprietary place-and-route software. The user will validate the map, place and route results via <a href="/wiki/Timing_analysis" class="mw-redirect" title="Timing analysis">timing analysis</a>, <a href="/wiki/Simulation" title="Simulation">simulation</a>, and other <a href="/wiki/Verification_and_validation" title="Verification and validation">verification and validation</a> methodologies. Once the design and validation process is complete, the binary file generated, typically using the FPGA vendor's proprietary software, is used to (re-)configure the FPGA. This file is transferred to the FPGA/CPLD via a <a href="/wiki/Serial_communication" title="Serial communication">serial interface</a> (<a href="/wiki/Joint_Test_Action_Group" class="mw-redirect" title="Joint Test Action Group">JTAG</a>) or to an external memory device like an <a href="/wiki/EEPROM" title="EEPROM">EEPROM</a>.
</p><p>The most common HDLs are <a href="/wiki/VHDL" title="VHDL">VHDL</a> and <a href="/wiki/Verilog" title="Verilog">Verilog</a> as well as extensions such as <a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a>. However, in an attempt to reduce the complexity of designing in HDLs, which have been compared to the equivalent of <a href="/wiki/Assembly_language" title="Assembly language">assembly languages</a>, there are moves<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Words_to_watch#Unsupported_attributions" title="Wikipedia:Manual of Style/Words to watch"><span title="The material near this tag may use weasel words or too-vague attribution. (July 2015)">by whom?</span></a></i>&#93;</sup> to raise the <a href="/wiki/Abstraction_level" class="mw-redirect" title="Abstraction level">abstraction level</a> through the introduction of <a href="/wiki/Hardware_description_language#HDL_and_programming_languages" title="Hardware description language">alternative languages</a>. <a href="/wiki/National_Instruments" title="National Instruments">National Instruments</a>' <a href="/wiki/LabVIEW" title="LabVIEW">LabVIEW</a> graphical programming language (sometimes referred to as "G") has an FPGA add-in module available to target and program FPGA hardware.
</p><p>To simplify the design of complex systems in FPGAs, there exist libraries of predefined complex functions and circuits that have been tested and optimized to speed up the design process. These predefined circuits are commonly called <i><a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">intellectual property (IP) cores</a></i>, and are available from FPGA vendors and third-party IP suppliers. They are rarely free, and typically released under proprietary licenses. Other predefined circuits are available from developer communities such as <a href="/wiki/OpenCores" title="OpenCores">OpenCores</a> (typically released under <a href="/wiki/Free_and_open-source_software" title="Free and open-source software">free and open source</a> licenses such as the <a href="/wiki/GNU_General_Public_License" title="GNU General Public License">GPL</a>, <a href="/wiki/BSD_license" class="mw-redirect" title="BSD license">BSD</a> or similar license), and other sources.Such designs are known as "<a href="/wiki/Open-source_hardware" title="Open-source hardware">open-source hardware</a>."
</p><p>In a typical <a href="/wiki/Design_flow_(EDA)" title="Design flow (EDA)">design flow</a>, an FPGA application developer will simulate the design at multiple stages throughout the design process. Initially the <a href="/wiki/Register-transfer_level" title="Register-transfer level">RTL</a> description in <a href="/wiki/VHDL" title="VHDL">VHDL</a> or <a href="/wiki/Verilog" title="Verilog">Verilog</a> is simulated by creating <a href="/wiki/Test_bench" title="Test bench">test benches</a> to simulate the system and observe results. Then, after the <a href="/wiki/Logic_synthesis" title="Logic synthesis">synthesis</a> engine has mapped the design to a netlist, the netlist is translated to a <a href="/wiki/Logic_gate" title="Logic gate">gate-level</a> description where simulation is repeated to confirm the synthesis proceeded without errors. Finally the design is laid out in the FPGA at which point <a href="/wiki/Propagation_delay" title="Propagation delay">propagation delays</a> can be added and the simulation run again with these values <a href="/wiki/Back_annotation" class="mw-redirect" title="Back annotation">back-annotated</a> onto the netlist.
</p><p>More recently, <a href="/wiki/OpenCL" title="OpenCL">OpenCL</a> (Open Computing Language) is being used by programmers to take advantage of the performance and power efficiencies that FPGAs provide. OpenCL allows programmers to develop code in the C programming language and target FPGA functions as OpenCL kernels using OpenCL constructs.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;49&#93;</a></sup> For further information, see <a href="/wiki/High-level_synthesis" title="High-level synthesis">high-level synthesis</a> and <a href="/wiki/C_to_HDL" title="C to HDL">C to HDL</a>.
</p>
<h2><span class="mw-headline" id="Basic_process_technology_types">Basic process technology types</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=22" title="Edit section: Basic process technology types">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/Static_random-access_memory" title="Static random-access memory">SRAM</a> – based on static memory technology. In-system programmable and re-programmable. Requires external boot devices. <a href="/wiki/CMOS" title="CMOS">CMOS</a>. Currently in use.<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (April 2014)">when?</span></a></i>&#93;</sup> Notably, <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a> or <a href="/wiki/EEPROM" title="EEPROM">EEPROM</a> devices may often load contents into internal SRAM that controls routing and logic.</li>
<li><a href="/wiki/Fuse_(electrical)" title="Fuse (electrical)">Fuse</a> – One-time programmable. Bipolar. Obsolete.</li>
<li><a href="/wiki/Antifuse" title="Antifuse">Antifuse</a> – One-time programmable. CMOS.</li>
<li><a href="/wiki/Programmable_read-only_memory" title="Programmable read-only memory">PROM</a> – Programmable Read-Only Memory technology. One-time programmable because of plastic packaging. Obsolete.</li>
<li><a href="/wiki/EPROM" title="EPROM">EPROM</a> – Erasable Programmable Read-Only Memory technology. One-time programmable but with window, can be erased with ultraviolet (UV) light. CMOS. Obsolete.</li>
<li><a href="/wiki/EEPROM" title="EEPROM">EEPROM</a> – Electrically Erasable Programmable Read-Only Memory technology. Can be erased, even in plastic packages. Some but not all EEPROM devices can be in-system programmed. CMOS.</li>
<li><a href="/wiki/Flash_memory" title="Flash memory">Flash</a> – Flash-erase EPROM technology. Can be erased, even in plastic packages. Some but not all flash devices can be in-system programmed. Usually, a flash cell is smaller than an equivalent EEPROM cell and is therefore less expensive to manufacture. CMOS.</li></ul>
<h2><span class="mw-headline" id="Major_manufacturers">Major manufacturers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=23" title="Edit section: Major manufacturers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In 2016, long-time industry rivals <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> and <a href="/wiki/Altera" title="Altera">Altera</a> (now an Intel <a href="/wiki/Subsidiary" title="Subsidiary">subsidiary</a>) were the FPGA market leaders.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;50&#93;</a></sup> At that time, they controlled nearly 90 percent of the market.
</p><p>Both Xilinx and Altera<sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;note 3&#93;</a></sup> provide <a href="/wiki/Proprietary_software" title="Proprietary software">proprietary</a> <a href="/wiki/Electronic_design_automation" title="Electronic design automation">electronic design automation</a> software for <a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Windows</a> and <a href="/wiki/Linux" title="Linux">Linux</a> (<a href="/wiki/Xilinx_ISE" title="Xilinx ISE">ISE</a>/<a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Vivado</a> and <a href="/wiki/Altera_Quartus" class="mw-redirect" title="Altera Quartus">Quartus</a>) which enables engineers to <a href="/wiki/Hardware_design" class="mw-redirect" title="Hardware design">design</a>, analyze, <a href="/wiki/Simulation" title="Simulation">simulate</a>, and <a href="/wiki/Logic_synthesis" title="Logic synthesis">synthesize</a> (<a href="/wiki/Compiling" class="mw-redirect" title="Compiling">compile</a>) their designs.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;51&#93;</a></sup><sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;52&#93;</a></sup>
</p><p>Other manufacturers include:
</p>
<ul><li><a href="/wiki/Microchip_Technology" title="Microchip Technology">Microchip</a>:
<ul><li><a href="/wiki/Microsemi" title="Microsemi">Microsemi</a> (previously <a href="/wiki/Actel" title="Actel">Actel</a>), producing antifuse, flash-based, <a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">mixed-signal</a> FPGAs; acquired by Microchip in 2018</li>
<li><a href="/wiki/Atmel" title="Atmel">Atmel</a>, a second source of some Altera-compatible devices; also FPSLIC<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="(December 2018)">clarification needed</span></a></i>&#93;</sup> mentioned above;<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;53&#93;</a></sup> acquired by Microchip in 2016</li></ul></li>
<li><a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice Semiconductor</a>, which manufactures <a href="/wiki/Low-power_electronics" title="Low-power electronics">low-power</a> SRAM-based FPGAs featuring integrated configuration flash, <a href="/wiki/Instant-on" title="Instant-on">instant-on</a> and live <a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">reconfiguration</a>
<ul><li><a href="/wiki/SiliconBlue_Technologies" class="mw-redirect" title="SiliconBlue Technologies">SiliconBlue Technologies</a>, which provides extremely low power SRAM-based FPGAs with optional integrated <a href="/wiki/Non-volatile_memory" title="Non-volatile memory">nonvolatile</a> configuration memory; acquired by Lattice in 2011</li></ul></li>
<li>QuickLogic,<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;54&#93;</a></sup> which manufactures Ultra Low Power Sensor Hubs, extremely low powered, low density SRAM-based FPGAs, with display bridges MIPI &amp; RGB inputs, MIPI, RGB and LVDS outputs</li>
<li><a href="/wiki/Achronix" title="Achronix">Achronix</a>, manufacturing SRAM based FPGAS with 1.5&#160;GHz fabric speed<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;55&#93;</a></sup></li></ul>
<p>In March 2010, <a href="/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a> announced their FPGA technology that uses <a href="/wiki/Time-division_multiplexing" title="Time-division multiplexing">time-multiplexed</a> logic and interconnect that claims potential cost savings for high-density applications.<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;56&#93;</a></sup> On March 24, 2015, Tabula officially shut down.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60">&#91;57&#93;</a></sup>
</p><p>On June 1, 2015, Intel announced it would acquire Altera for approximately $16.7 billion and completed the acquisition on December 30, 2015.<sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;58&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=24" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r936637989">.mw-parser-output .portal{border:solid #aaa 1px;padding:0}.mw-parser-output .portal.tleft{margin:0.5em 1em 0.5em 0}.mw-parser-output .portal.tright{margin:0.5em 0 0.5em 1em}.mw-parser-output .portal>ul{display:table;box-sizing:border-box;padding:0.1em;max-width:175px;background:#f9f9f9;font-size:85%;line-height:110%;font-style:italic;font-weight:bold}.mw-parser-output .portal>ul>li{display:table-row}.mw-parser-output .portal>ul>li>span:first-child{display:table-cell;padding:0.2em;vertical-align:middle;text-align:center}.mw-parser-output .portal>ul>li>span:last-child{display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle}</style><div role="navigation" aria-label="Portals" class="noprint portal plainlist tright">
<ul>
<li><span><a href="/wiki/File:Nuvola_apps_ksim.png" class="image"><img alt="icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" decoding="async" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" data-file-width="128" data-file-height="128" /></a></span><span><a href="/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></span></li></ul></div>
<ul><li><a href="/wiki/FPGA_prototyping" title="FPGA prototyping">FPGA prototyping</a></li>
<li><a href="/wiki/List_of_HDL_simulators" title="List of HDL simulators">List of HDL simulators</a></li>
<li><a href="/wiki/List_of_Xilinx_FPGAs" title="List of Xilinx FPGAs">List of Xilinx FPGAs</a></li>
<li><a href="/wiki/Verilog" title="Verilog">Verilog</a> and <a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a> hardware description languages</li>
<li><a href="/wiki/VHDL" title="VHDL">VHDL</a>, <a href="/wiki/Very_High_Speed_Integrated_Circuit" class="mw-redirect" title="Very High Speed Integrated Circuit">Very High Speed Integrated Circuit</a> hardware description language</li>
<li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a> for an overview of computing based primarily in hardware</li></ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=25" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: decimal;">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text">Called configurable logic block (CLB) or logic array block (LAB), depending on vendor</span>
</li>
<li id="cite_note-:0-42"><span class="mw-cite-backlink">^ <a href="#cite_ref-:0_42-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:0_42-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">For more information, see <a href="/wiki/Routing_(electronic_design_automation)" title="Routing (electronic design automation)">routing in electronic design automation</a>, as part of the <a href="/wiki/Place_and_route" title="Place and route">place and route</a> step of integrated circuit manufacturing.</span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text">now Intel</span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=26" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-FPGA-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-FPGA_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-FPGA_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-FPGA_1-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.eecg.toronto.edu/~vaughn/challenge/fpga_arch.html">"FPGA Architecture for the Challenge"</a>. <i>toronto.edu</i>. <a href="/wiki/University_of_Toronto" title="University of Toronto">University of Toronto</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=toronto.edu&amp;rft.atitle=FPGA+Architecture+for+the+Challenge&amp;rft_id=http%3A%2F%2Fwww.eecg.toronto.edu%2F~vaughn%2Fchallenge%2Ffpga_arch.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-fpgacnn-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-fpgacnn_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-fpgacnn_2-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-fpgacnn_2-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">"<a rel="nofollow" class="external text" href="https://www.researchgate.net/publication/327931012_A_Survey_of_FPGA-based_Accelerators_for_Convolutional_Neural_Networks">A Survey of FPGA-based Accelerators for Convolutional Neural Networks</a>", S. Mittal, NCAA, 2018</span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation book">Wisniewski, Remigiusz (2009). <a rel="nofollow" class="external text" href="http://zbc.uz.zgora.pl/Content/27955"><i>Synthesis of compositional microprogram control units for programmable devices</i></a>. Zielona Góra: University of Zielona Góra. p.&#160;153. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-83-7481-293-1" title="Special:BookSources/978-83-7481-293-1"><bdi>978-83-7481-293-1</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Synthesis+of+compositional+microprogram+control+units+for+programmable+devices&amp;rft.place=Zielona+G%C3%B3ra&amp;rft.pages=153&amp;rft.pub=University+of+Zielona+G%C3%B3ra&amp;rft.date=2009&amp;rft.isbn=978-83-7481-293-1&amp;rft.aulast=Wisniewski&amp;rft.aufirst=Remigiusz&amp;rft_id=http%3A%2F%2Fzbc.uz.zgora.pl%2FContent%2F27955&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160307162907/http://wiki.altium.com/display/adoh/fpga+si+tutorial+-+simulating+the+reflection+characteristics">"FPGA Signal Integrity tutorial"</a>. <i>altium.com</i>. Archived from <a rel="nofollow" class="external text" href="http://wiki.altium.com/display/ADOH/FPGA+SI+Tutorial+-+Simulating+the+Reflection+Characteristics">the original</a> on 2016-03-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2010-06-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=altium.com&amp;rft.atitle=FPGA+Signal+Integrity+tutorial&amp;rft_id=http%3A%2F%2Fwiki.altium.com%2Fdisplay%2FADOH%2FFPGA%2BSI%2BTutorial%2B-%2BSimulating%2Bthe%2BReflection%2BCharacteristics&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://klabs.org/richcontent/fpga_content/DesignNotes/signal_quality/actel_drive_strength/index.htm">NASA: FPGA drive strength</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20101205230408/http://klabs.org/richcontent/fpga_content/DesignNotes/signal_quality/actel_drive_strength/index.htm">Archived</a> 2010-12-05 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text">Mike Thompson. <a rel="nofollow" class="external text" href="http://www.eetimes.com/showArticle.jhtml?articleID=200000777">"Mixed-signal FPGAs provide GREEN POWER"</a>.
EE Times, 2007-07-02.</span>
</li>
<li id="cite_note-history-7"><span class="mw-cite-backlink">^ <a href="#cite_ref-history_7-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-history_7-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-history_7-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070412183416/http://filebox.vt.edu/users/tmagin/history.htm">"History of FPGAs"</a>. Archived from <a rel="nofollow" class="external text" href="http://filebox.vt.edu/users/tmagin/history.htm">the original</a> on April 12, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-07-11</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=History+of+FPGAs&amp;rft_id=http%3A%2F%2Ffilebox.vt.edu%2Fusers%2Ftmagin%2Fhistory.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.altera.com/solutions/technology/system-design/articles/_2013/in-the-beginning.html">"In the Beginning"</a>. <i>altera.com</i>. 21 April 2015.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=altera.com&amp;rft.atitle=In+the+Beginning&amp;rft.date=2015-04-21&amp;rft_id=https%3A%2F%2Fwww.altera.com%2Fsolutions%2Ftechnology%2Fsystem-design%2Farticles%2F_2013%2Fin-the-beginning.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-:0-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-:0_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:0_9-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/archives/xcell/Xcell32.pdf">"XCELL issue 32"</a> <span class="cs1-format">(PDF)</span>. Xilinx.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=XCELL+issue+32&amp;rft.pub=Xilinx&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fpublications%2Farchives%2Fxcell%2FXcell32.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-four-10"><span class="mw-cite-backlink">^ <a href="#cite_ref-four_10-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-four_10-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-four_10-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-four_10-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-four_10-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-four_10-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text">Funding Universe. “<a rel="nofollow" class="external text" href="http://www.fundinguniverse.com/company-histories/Xilinx-Inc-Company-History.html">Xilinx, Inc.</a>” Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-clive-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-clive_11-0">^</a></b></span> <span class="reference-text">Clive Maxfield, Programmable Logic DesignLine, "<a rel="nofollow" class="external text" href="http://www.pldesignline.com/products/187203173">Xilinx unveil revolutionary 65nm FPGA architecture: the Virtex-5 family</a>. May 15, 2006. Retrieved February 5, 2009.</span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text">Press Release, "<a rel="nofollow" class="external text" href="http://press.xilinx.com/2009-02-11-Xilinx-Co-Founder-Ross-Freeman-Honored-as-2009-National-Inventors-Hall-of-Fame-Inductee-for-Invention-of-FPGA">Xilinx Co-Founder Ross Freeman Honored as 2009 National Inventors Hall of Fame Inductee for Invention of FPGA</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20161006232834/http://press.xilinx.com/2009-02-11-Xilinx-Co-Founder-Ross-Freeman-Honored-as-2009-National-Inventors-Hall-of-Fame-Inductee-for-Invention-of-FPGA#">Archived</a> 2016-10-06 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>"</span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><span class="citation patent" id="CITEREFFreeman1989"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US4870302">US 4870302</a>,&#32;Freeman, Ross H.,&#32;"Configurable electrical circuit having configurable logic elements and configurable interconnects",&#32;published 19 February 1988,&#32;issued 26 September 1989</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=4870302&amp;rft.cc=US&amp;rft.title=Configurable+electrical+circuit+having+configurable+logic+elements+and+configurable+interconnects&amp;rft.inventor=Freeman&amp;rft.date=26 September 1989&amp;rft.pubdate=19 February 1988"><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://sourcetech411.com/2013/04/top-fpga-companies-for-2013/">"Top FPGA Companies For 2013"</a>. <i>sourcetech411.com</i>. 2013-04-28.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=sourcetech411.com&amp;rft.atitle=Top+FPGA+Companies+For+2013&amp;rft.date=2013-04-28&amp;rft_id=http%3A%2F%2Fsourcetech411.com%2F2013%2F04%2Ftop-fpga-companies-for-2013%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-book-15"><span class="mw-cite-backlink">^ <a href="#cite_ref-book_15-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-book_15-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Maxfield, Clive (2004). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=ZOadcQAACAAJ&amp;pg=PA4"><i>The Design Warrior's Guide to FPGAs: Devices, Tools and Flows</i></a>. Elsevier. p.&#160;4. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7506-7604-5" title="Special:BookSources/978-0-7506-7604-5"><bdi>978-0-7506-7604-5</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Design+Warrior%27s+Guide+to+FPGAs%3A+Devices%2C+Tools+and+Flows&amp;rft.pages=4&amp;rft.pub=Elsevier&amp;rft.date=2004&amp;rft.isbn=978-0-7506-7604-5&amp;rft.aulast=Maxfield&amp;rft.aufirst=Clive&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DZOadcQAACAAJ%26pg%3DPA4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><cite class="citation journal"><a rel="nofollow" class="external text" href="https://www.wired.com/2014/06/microsoft-fpga/">"Microsoft Supercharges Bing Search With Programmable Chips"</a>. <i>WIRED</i>. 16 June 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=WIRED&amp;rft.atitle=Microsoft+Supercharges+Bing+Search+With+Programmable+Chips&amp;rft.date=2014-06-16&amp;rft_id=https%3A%2F%2Fwww.wired.com%2F2014%2F06%2Fmicrosoft-fpga%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-ProjCatapult-17"><span class="mw-cite-backlink">^ <a href="#cite_ref-ProjCatapult_17-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ProjCatapult_17-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.microsoft.com/en-us/research/project/project-catapult/">"Project Catapult"</a>. <i>Microsoft Research</i>. July 2018.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Research&amp;rft.atitle=Project+Catapult&amp;rft.date=2018-07&amp;rft_id=https%3A%2F%2Fwww.microsoft.com%2Fen-us%2Fresearch%2Fproject%2Fproject-catapult%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><span class="citation patent"><a rel="nofollow" class="external autonumber" href="https://patents.google.com/patent/WO1983001325A1/en">[1]</a>,&#32;"Digital device with interconnect matrix",&#32;issued 1981-09-29</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=&amp;rft.cc=&amp;rft.title=Digital+device+with+interconnect+matrix&amp;rft.date=1981-09-29"><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-Xilinx-Inc-Oct-2011-8-K-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-Xilinx-Inc-Oct-2011-8-K_19-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://edgar.secdatabase.com/520/95012311090713/filing-main.htm">"Xilinx Inc, Form 8-K, Current Report, Filing Date Oct 19, 2011"</a>. secdatabase.com<span class="reference-accessdate">. Retrieved <span class="nowrap">May 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+Inc%2C+Form+8-K%2C+Current+Report%2C+Filing+Date+Oct+19%2C+2011&amp;rft.pub=secdatabase.com&amp;rft_id=http%3A%2F%2Fedgar.secdatabase.com%2F520%2F95012311090713%2Ffiling-main.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Xilinx-Inc-May-2011-10-K-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-Xilinx-Inc-May-2011-10-K_20-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://edgar.secdatabase.com/1249/95012311055454/filing-main.htm">"Xilinx Inc, Form 10-K, Annual Report, Filing Date May 31, 2011"</a>. secdatabase.com<span class="reference-accessdate">. Retrieved <span class="nowrap">May 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+Inc%2C+Form+10-K%2C+Annual+Report%2C+Filing+Date+May+31%2C+2011&amp;rft.pub=secdatabase.com&amp;rft_id=http%3A%2F%2Fedgar.secdatabase.com%2F1249%2F95012311055454%2Ffiling-main.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-gates2013-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-gates2013_21-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Maxfield, Max. <a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1320345">"Xilinx UltraScale FPGA Offers 50 Million Equivalent ASIC Gates"</a>. <i>www.eetimes.com</i>. EE Times.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.eetimes.com&amp;rft.atitle=Xilinx+UltraScale+FPGA+Offers+50+Million+Equivalent+ASIC+Gates&amp;rft.aulast=Maxfield&amp;rft.aufirst=Max&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1320345&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-instat-22"><span class="mw-cite-backlink">^ <a href="#cite_ref-instat_22-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-instat_22-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Dylan McGrath, <i>EE Times</i>, "<a rel="nofollow" class="external text" href="http://www.eetimes.com/news/design/business/showArticle.jhtml?articleID=188102617">FPGA Market to Pass $2.7 Billion by '10, In-Stat Says</a>". May 24, 2006. Retrieved February 5, 2009.</span>
</li>
<li id="cite_note-grandviewresearch.com-23"><span class="mw-cite-backlink">^ <a href="#cite_ref-grandviewresearch.com_23-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-grandviewresearch.com_23-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.grandviewresearch.com/industry-analysis/fpga-market">"Global FPGA Market Analysis And Segment Forecasts To 2020 – FPGA Industry, Outlook, Size, Application, Product, Share, Growth Prospects, Key Opportunities, Dynamics, Trends, Analysis, FPGA Report – Grand View Research Inc"</a>. <i>grandviewresearch.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=grandviewresearch.com&amp;rft.atitle=Global+FPGA+Market+Analysis+And+Segment+Forecasts+To+2020+%E2%80%93+FPGA+Industry%2C+Outlook%2C+Size%2C+Application%2C+Product%2C+Share%2C+Growth+Prospects%2C+Key+Opportunities%2C+Dynamics%2C+Trends%2C+Analysis%2C+FPGA+Report+%E2%80%93+Grand+View+Research+Inc&amp;rft_id=http%3A%2F%2Fwww.grandviewresearch.com%2Findustry-analysis%2Ffpga-market&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-designstarts-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-designstarts_24-0">^</a></b></span> <span class="reference-text">Dylan McGrath, <i>EE Times</i>, "<a rel="nofollow" class="external text" href="http://www.eetimes.com/conf/dac/showArticle.jhtml?articleID=164302400">Gartner Dataquest Analyst Gives ASIC, FPGA Markets Clean Bill of Health</a>". June 13, 2005. Retrieved February 5, 2009.</span>
</li>
<li id="cite_note-eweekly-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-eweekly_25-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/data_sheets/ds112.pdf">"Virtex-4 Family Overview"</a> <span class="cs1-format">(PDF)</span>. <i>xilinx.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">14 April</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=xilinx.com&amp;rft.atitle=Virtex-4+Family+Overview&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fsupport%2Fdocumentation%2Fdata_sheets%2Fds112.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.eetimes.com/author.asp?section_id=216&amp;doc_id=1322856">"ASIC, ASSP, SoC, FPGA – What's the Difference?"</a>. <i>eetimes.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eetimes.com&amp;rft.atitle=ASIC%2C+ASSP%2C+SoC%2C+FPGA+%E2%80%93+What%27s+the+Difference%3F&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fauthor.asp%3Fsection_id%3D216%26doc_id%3D1322856&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-FPGA-ASIC-comparison-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-FPGA-ASIC-comparison_27-0">^</a></b></span> <span class="reference-text"><cite class="citation conference">Kuon, Ian; Rose, Jonathan (2006). <a rel="nofollow" class="external text" href="http://ece.gmu.edu/coursewebpages/ECE/ECE448/S09/viewgraphs/Gap_between_FPGAs_and_ASICs.pdf">"Measuring the gap between FPGAs and ASICs"</a> <span class="cs1-format">(PDF)</span>. <i>Proceedings of the international symposium on Field programmable gate arrays – FPGA'06</i>. New York, NY: ACM. pp.&#160;21–30. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F1117201.1117205">10.1145/1117201.1117205</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1-59593-292-5" title="Special:BookSources/1-59593-292-5"><bdi>1-59593-292-5</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=Measuring+the+gap+between+FPGAs+and+ASICs&amp;rft.btitle=Proceedings+of+the+international+symposium+on+Field+programmable+gate+arrays+%E2%80%93+FPGA%2706&amp;rft.place=New+York%2C+NY&amp;rft.pages=21-30&amp;rft.pub=ACM&amp;rft.date=2006&amp;rft_id=info%3Adoi%2F10.1145%2F1117201.1117205&amp;rft.isbn=1-59593-292-5&amp;rft.aulast=Kuon&amp;rft.aufirst=Ian&amp;rft.au=Rose%2C+Jonathan&amp;rft_id=http%3A%2F%2Fece.gmu.edu%2Fcoursewebpages%2FECE%2FECE448%2FS09%2Fviewgraphs%2FGap_between_FPGAs_and_ASICs.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-whitepaper-28"><span class="mw-cite-backlink">^ <a href="#cite_ref-whitepaper_28-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-whitepaper_28-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Tim Erjavec, White Paper, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/prod_mktg/Targeted_Design_Platforms.pdf">Introducing the Xilinx Targeted Design Platform: Fulfilling the Programmable Imperative</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090206003629/http://www.xilinx.com/publications/prod_mktg/Targeted_Design_Platforms.pdf">Archived</a> 2009-02-06 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." February 2, 2009. Retrieved February 2, 2009</span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/programmable/documentation/ekx1496870149834.html">"AN 818: Static Update Partial Reconfiguration Tutorial: for Intel Stratix 10 GX FPGA Development Board"</a>. <i>www.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-12-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.intel.com&amp;rft.atitle=AN+818%3A+Static+Update+Partial+Reconfiguration+Tutorial%3A+for+Intel+Stratix+10+GX+FPGA+Development+Board&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprogrammable%2Fdocumentation%2Fekx1496870149834.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://electronics.stackexchange.com/questions/45115/can-fpgas-dynamically-modify-their-logic">"Can FPGAs dynamically modify their logic?"</a>. <i>Electrical Engineering Stack Exchange</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-12-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electrical+Engineering+Stack+Exchange&amp;rft.atitle=Can+FPGAs+dynamically+modify+their+logic%3F&amp;rft_id=https%3A%2F%2Felectronics.stackexchange.com%2Fquestions%2F45115%2Fcan-fpgas-dynamically-modify-their-logic&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://numato.com/kb/cpld-vs-fpga-differences-one-use/">"CPLD vs FPGA: Differences between them and which one to use? – Numato Lab Help Center"</a>. <i>numato.com</i>. 2017-11-29.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=numato.com&amp;rft.atitle=CPLD+vs+FPGA%3A+Differences+between+them+and+which+one+to+use%3F+%E2%80%93+Numato+Lab+Help+Center&amp;rft.date=2017-11-29&amp;rft_id=https%3A%2F%2Fnumato.com%2Fkb%2Fcpld-vs-fpga-differences-one-use%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-paper-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-paper_32-0">^</a></b></span> <span class="reference-text"><cite class="citation journal">Huffmire, Ted; Brotherton, Brett; Sherwood, Timothy; Kastner, Ryan; Levin, Timothy; Nguyen, Thuy D.; Irvine, Cynthia (2008). "Managing Security in FPGA-Based Embedded Systems". <i>IEEE Design &amp; Test of Computers</i>. <b>25</b> (6): 590–598. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FMDT.2008.166">10.1109/MDT.2008.166</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Design+%26+Test+of+Computers&amp;rft.atitle=Managing+Security+in+FPGA-Based+Embedded+Systems&amp;rft.volume=25&amp;rft.issue=6&amp;rft.pages=590-598&amp;rft.date=2008&amp;rft_id=info%3Adoi%2F10.1109%2FMDT.2008.166&amp;rft.aulast=Huffmire&amp;rft.aufirst=Ted&amp;rft.au=Brotherton%2C+Brett&amp;rft.au=Sherwood%2C+Timothy&amp;rft.au=Kastner%2C+Ryan&amp;rft.au=Levin%2C+Timothy&amp;rft.au=Nguyen%2C+Thuy+D.&amp;rft.au=Irvine%2C+Cynthia&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.intrinsic-id.com/eetimes-security-features-for-non-security-experts/">"EETimes on PUF: Security features for non-security experts – Intrinsic ID"</a>. <i>Intrinsic ID</i>. 2015-06-09.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intrinsic+ID&amp;rft.atitle=EETimes+on+PUF%3A+Security+features+for+non-security+experts+%E2%80%93+Intrinsic+ID&amp;rft.date=2015-06-09&amp;rft_id=https%3A%2F%2Fwww.intrinsic-id.com%2Feetimes-security-features-for-non-security-experts%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><cite class="citation book">Skorobogatov, Sergei; Woods, Christopher (2012). "Breakthrough Silicon Scanning Discovers Backdoor in Military Chip". <i>Cryptographic Hardware and Embedded Systems – CHES 2012</i>. Lecture Notes in Computer Science. <b>7428</b>. pp.&#160;23–40. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1007%2F978-3-642-33027-8_2">10.1007/978-3-642-33027-8_2</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-3-642-33026-1" title="Special:BookSources/978-3-642-33026-1"><bdi>978-3-642-33026-1</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Breakthrough+Silicon+Scanning+Discovers+Backdoor+in+Military+Chip&amp;rft.btitle=Cryptographic+Hardware+and+Embedded+Systems+%E2%80%93+CHES+2012&amp;rft.series=Lecture+Notes+in+Computer+Science&amp;rft.pages=23-40&amp;rft.date=2012&amp;rft_id=info%3Adoi%2F10.1007%2F978-3-642-33027-8_2&amp;rft.isbn=978-3-642-33026-1&amp;rft.aulast=Skorobogatov&amp;rft.aufirst=Sergei&amp;rft.au=Woods%2C+Christopher&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Xilinx-Inc-Apr-2006-8-K-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-Xilinx-Inc-Apr-2006-8-K_35-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://edgar.secdatabase.com/657/110465906027899/filing-main.htm">"Xilinx Inc, Form 8-K, Current Report, Filing Date Apr 26, 2006"</a>. secdatabase.com<span class="reference-accessdate">. Retrieved <span class="nowrap">May 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+Inc%2C+Form+8-K%2C+Current+Report%2C+Filing+Date+Apr+26%2C+2006&amp;rft.pub=secdatabase.com&amp;rft_id=http%3A%2F%2Fedgar.secdatabase.com%2F657%2F110465906027899%2Ffiling-main.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100821182813/http://www.bdti.com/articles/info_eet0207fpga.htm#">"Publications and Presentations"</a>. <i>bdti.com</i>. Archived from <a rel="nofollow" class="external text" href="https://www.bdti.com/articles/info_eet0207fpga.htm">the original</a> on 2010-08-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-11-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=bdti.com&amp;rft.atitle=Publications+and+Presentations&amp;rft_id=https%3A%2F%2Fwww.bdti.com%2Farticles%2Finfo_eet0207fpga.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><cite class="citation web">LaPedus, Mark. <a rel="nofollow" class="external text" href="https://www.eetimes.com/showArticle.jhtml?articleID=197001881">"Xilinx aims 65-nm FPGAs at DSP applications"</a>. <i>EETimes</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EETimes&amp;rft.atitle=Xilinx+aims+65-nm+FPGAs+at+DSP+applications&amp;rft.aulast=LaPedus&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2FshowArticle.jhtml%3FarticleID%3D197001881&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-BingFPGA-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-BingFPGA_38-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Morgan, Timothy Pricket (2014-09-03). <a rel="nofollow" class="external text" href="https://www.enterprisetech.com/2014/09/03/microsoft-using-fpgas-speed-bing-search/">"How Microsoft Is Using FPGAs To Speed Up Bing Search"</a>. Enterprise Tech<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-09-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=How+Microsoft+Is+Using+FPGAs+To+Speed+Up+Bing+Search&amp;rft.date=2014-09-03&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy+Pricket&amp;rft_id=https%3A%2F%2Fwww.enterprisetech.com%2F2014%2F09%2F03%2Fmicrosoft-using-fpgas-speed-bing-search%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.militaryaerospace.com/articles/2016/06/radiation-hardened-space-fpga.html">"FPGA development devices for radiation-hardened space applications introduced by Microsemi"</a>. <i>www.militaryaerospace.com</i>. 2016-06-03<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-11-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.militaryaerospace.com&amp;rft.atitle=FPGA+development+devices+for+radiation-hardened+space+applications+introduced+by+Microsemi&amp;rft.date=2016-06-03&amp;rft_id=https%3A%2F%2Fwww.militaryaerospace.com%2Farticles%2F2016%2F06%2Fradiation-hardened-space-fpga.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-auto-40"><span class="mw-cite-backlink">^ <a href="#cite_ref-auto_40-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-auto_40-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://cryptech.is/wp-content/uploads/2016/02/CrypTech_Building_Transparency.pdf">"CrypTech: Building Transparency into Cryptography t"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CrypTech%3A+Building+Transparency+into+Cryptography+t&amp;rft_id=https%3A%2F%2Fcryptech.is%2Fwp-content%2Fuploads%2F2016%2F02%2FCrypTech_Building_Transparency.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.altera.com/literature/hb/cyc2/cyc2_cii51002.pdf">2. CycloneII Architecture</a>. Altera. February 2007</span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110926214034/http://www.altera.com/literature/hb/stratix-iv/stx4_5v1_01.pdf">"Documentation: Stratix IV Devices"</a> <span class="cs1-format">(PDF)</span>. Altera.com. 2008-06-11. Archived from <a rel="nofollow" class="external text" href="http://www.altera.com/literature/hb/stratix-iv/stx4_5v1_01.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2011-09-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-05-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Documentation%3A+Stratix+IV+Devices&amp;rft.pub=Altera.com&amp;rft.date=2008-06-11&amp;rft_id=http%3A%2F%2Fwww.altera.com%2Fliterature%2Fhb%2Fstratix-iv%2Fstx4_5v1_01.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/user_guides/ug070.pdf">Virtex-4 FPGA User Guide</a> (December 1st, 2008). Xilinx, Inc.</span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text">Dean Takahashi, VentureBeat. "<a rel="nofollow" class="external text" href="https://venturebeat.com/2011/05/02/intel-connection-helped-chip-startup-tabula-raise-108m">Intel connection helped chip startup Tabula raise $108M</a>." May 2, 2011. Retrieved May 13, 2011.</span>
</li>
<li id="cite_note-lawrence-47"><span class="mw-cite-backlink">^ <a href="#cite_ref-lawrence_47-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-lawrence_47-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Lawrence Latif, The Inquirer. "<a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/1811460/fpga-manufacturer-claims-beat-moores-law">FPGA manufacturer claims to beat Moore's Law</a>." October 27, 2010. Retrieved May 12, 2011.</span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text">EDN Europe. "<a rel="nofollow" class="external text" href="http://www.edn-europe.com/xilinxadoptsstackeddie3dpackaging+article+4461+Europe.html">Xilinx adopts stacked-die 3D packaging</a>." November 1, 2010. Retrieved May 12, 2011.</span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><cite class="citation web">Saban, Kirk (December 11, 2012). <a rel="nofollow" class="external text" href="https://www.xilinx.com/support/documentation/white_papers/wp380_Stacked_Silicon_Interconnect_Technology.pdf">"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency"</a> <span class="cs1-format">(PDF)</span>. <i>xilinx.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-11-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=xilinx.com&amp;rft.atitle=Xilinx+Stacked+Silicon+Interconnect+Technology+Delivers+Breakthrough+FPGA+Capacity%2C+Bandwidth%2C+and+Power+Efficiency&amp;rft.date=2012-12-11&amp;rft.aulast=Saban&amp;rft.aufirst=Kirk&amp;rft_id=https%3A%2F%2Fwww.xilinx.com%2Fsupport%2Fdocumentation%2Fwhite_papers%2Fwp380_Stacked_Silicon_Interconnect_Technology.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/foundry/emib.html">"Intel Custom Foundry EMIB"</a>. <i>Intel</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+Custom+Foundry+EMIB&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Ffoundry%2Femib.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://streamcomputing.eu/blog/2014-09-16/use-opencl-fpgas/">"Why use OpenCL on FPGAs?"</a>. <i>StreamComputing</i>. 2014-09-16.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=StreamComputing&amp;rft.atitle=Why+use+OpenCL+on+FPGAs%3F&amp;rft.date=2014-09-16&amp;rft_id=http%3A%2F%2Fstreamcomputing.eu%2Fblog%2F2014-09-16%2Fuse-opencl-fpgas%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><cite class="citation web">Dillien, Paul (March 6, 2017). <a rel="nofollow" class="external text" href="http://www.eetimes.com/author.asp?doc_id=1331443">"And the Winner of Best FPGA of 2016 is..."</a> <i>EETimes</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EETimes&amp;rft.atitle=And+the+Winner+of+Best+FPGA+of+2016+is...&amp;rft.date=2017-03-06&amp;rft.aulast=Dillien&amp;rft.aufirst=Paul&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Fauthor.asp%3Fdoc_id%3D1331443&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.xilinx.com/products/design-tools/ise-design-suite.html">"Xilinx ISE Design Suite"</a>. <i>www.xilinx.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-12-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.xilinx.com&amp;rft.atitle=Xilinx+ISE+Design+Suite&amp;rft_id=https%3A%2F%2Fwww.xilinx.com%2Fproducts%2Fdesign-tools%2Fise-design-suite.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.altera.com/products/design-software/fpga-design/quartus-prime/overview.html">"FPGA Design Software - Intel® Quartus® Prime"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-12-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=FPGA+Design+Software+-+Intel%C2%AE+Quartus%C2%AE+Prime&amp;rft_id=https%3A%2F%2Fwww.altera.com%2Fproducts%2Fdesign-software%2Ffpga-design%2Fquartus-prime%2Foverview.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="http://sourcetech411.com/2013/04/top-fpga-companies-for-2013/">"Top FPGA Companies For 2013"</a>. <i>SourceTech411</i>. 2013-04-28<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-12-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=SourceTech411&amp;rft.atitle=Top+FPGA+Companies+For+2013&amp;rft.date=2013-04-28&amp;rft_id=http%3A%2F%2Fsourcetech411.com%2F2013%2F04%2Ftop-fpga-companies-for-2013%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.quicklogic.com/">"QuickLogic — Customizable Semiconductor Solutions for Mobile Devices"</a>. <i>www.quicklogic.com</i>. QuickLogic Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-10-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.quicklogic.com&amp;rft.atitle=QuickLogic+%E2%80%94+Customizable+Semiconductor+Solutions+for+Mobile+Devices&amp;rft_id=http%3A%2F%2Fwww.quicklogic.com%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2010/11/01/chip-shot-achronix-to-use-intel-s-22nm-manufacturing">"Achronix to Use Intel's 22nm Manufacturing"</a>. <i>Intel Newsroom</i>. 2010-11-01<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-12-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Intel+Newsroom&amp;rft.atitle=Achronix+to+Use+Intel%27s+22nm+Manufacturing&amp;rft.date=2010-11-01&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2010%2F11%2F01%2Fchip-shot-achronix-to-use-intel-s-22nm-manufacturing&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110410094902/http://www.tabula.com/news/M11_Tabula_Reprint.pdf">"Tabula's Time Machine&#160;— Micro Processor Report"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.tabula.com/news/M11_Tabula_Reprint.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2011-04-10.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Tabula%27s+Time+Machine+%E2%80%94+Micro+Processor+Report&amp;rft_id=http%3A%2F%2Fwww.tabula.com%2Fnews%2FM11_Tabula_Reprint.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.bizjournals.com/sanjose/news/2015/02/11/tabula-to-shut-down-120-jobs-lost-at-fabless-chip.html">Tabula to shut down; 120 jobs lost at fabless chip company</a> Silicon Valley Business Journal</span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://www.reuters.com/article/2015/06/01/us-altera-m-a-intel-idUSKBN0OH2E020150601">"Intel to buy Altera for $16.7 billion in its biggest deal ever"</a>. <i>Reuters</i>. June 2015.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Reuters&amp;rft.atitle=Intel+to+buy+Altera+for+%2416.7+billion+in+its+biggest+deal+ever&amp;rft.date=2015-06&amp;rft_id=https%3A%2F%2Fwww.reuters.com%2Farticle%2F2015%2F06%2F01%2Fus-altera-m-a-intel-idUSKBN0OH2E020150601&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=27" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><cite class="citation book">Sadrozinski, Hartmut F.-W.; Wu, Jinyuan (2010). <i>Applications of Field-Programmable Gate Arrays in Scientific Research</i>. Taylor &amp; Francis. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-4398-4133-4" title="Special:BookSources/978-1-4398-4133-4"><bdi>978-1-4398-4133-4</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Applications+of+Field-Programmable+Gate+Arrays+in+Scientific+Research&amp;rft.pub=Taylor+%26+Francis&amp;rft.date=2010&amp;rft.isbn=978-1-4398-4133-4&amp;rft.aulast=Sadrozinski&amp;rft.aufirst=Hartmut+F.-W.&amp;rft.au=Wu%2C+Jinyuan&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation book">Wirth, Niklaus (1995). <i>Digital Circuit Design An Introduction Textbook</i>. Springer. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-3-540-58577-0" title="Special:BookSources/978-3-540-58577-0"><bdi>978-3-540-58577-0</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Digital+Circuit+Design+An+Introduction+Textbook&amp;rft.pub=Springer&amp;rft.date=1995&amp;rft.isbn=978-3-540-58577-0&amp;rft.aulast=Wirth&amp;rft.aufirst=Niklaus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation journal">Mitra, Jubin (2018). "An FPGA-Based Phase Measurement System". <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i>. IEEE. <b>26</b>: 133–142. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FTVLSI.2017.2758807">10.1109/TVLSI.2017.2758807</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems&amp;rft.atitle=An+FPGA-Based+Phase+Measurement+System&amp;rft.volume=26&amp;rft.pages=133-142&amp;rft.date=2018&amp;rft_id=info%3Adoi%2F10.1109%2FTVLSI.2017.2758807&amp;rft.aulast=Mitra&amp;rft.aufirst=Jubin&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li></ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=28" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=gUsHwi4M4xE"><span class="plainlinks">What is an FPGA?</span></a> on <a href="/wiki/YouTube" title="YouTube">YouTube</a></li></ul>
<div role="navigation" class="navbox" aria-labelledby="Electronic_components" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Electronic_components" title="Template:Electronic components"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Electronic_components" title="Template talk:Electronic components"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Electronic_components&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Electronic_components" style="font-size:114%;margin:0 4em"><a href="/wiki/Electronic_component" title="Electronic component">Electronic components</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Semiconductor_device" title="Semiconductor device">Semiconductor<br />devices</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/MOSFET" title="MOSFET">MOS transistors</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/BiCMOS" title="BiCMOS">BiCMOS</a></li>
<li><a href="/wiki/Bio-FET" title="Bio-FET">BioFET</a></li>
<li><a href="/wiki/Chemical_field-effect_transistor" title="Chemical field-effect transistor">Chemical field-effect transistor</a> (ChemFET)</li>
<li><a href="/wiki/CMOS" title="CMOS">Complementary MOS</a> (CMOS)</li>
<li><a href="/wiki/Depletion-load_NMOS_logic" title="Depletion-load NMOS logic">Depletion-load NMOS</a></li>
<li><a href="/wiki/FinFET" title="FinFET">Fin field-effect transistor</a> (FinFET)</li>
<li><a href="/wiki/Floating-gate_MOSFET" title="Floating-gate MOSFET">Floating-gate MOSFET</a> (FGMOS)</li>
<li><a href="/wiki/Insulated-gate_bipolar_transistor" title="Insulated-gate bipolar transistor">Insulated-gate bipolar transistor</a> (IGBT)</li>
<li><a href="/wiki/ISFET" title="ISFET">ISFET</a></li>
<li><a href="/wiki/LDMOS" title="LDMOS">LDMOS</a></li>
<li><a href="/wiki/MOSFET" title="MOSFET">MOS field-effect transistor</a> (MOSFET)</li>
<li><a href="/wiki/Multigate_device" title="Multigate device">Multi-gate field-effect transistor</a> (MuGFET)</li>
<li><a href="/wiki/NMOS_logic" title="NMOS logic">NMOS</a></li>
<li><a href="/wiki/PMOS_logic" title="PMOS logic">PMOS</a></li>
<li><a href="/wiki/Power_MOSFET" title="Power MOSFET">Power MOSFET</a></li>
<li><a href="/wiki/Thin-film_transistor" title="Thin-film transistor">Thin-film transistor</a> (TFT)</li>
<li><a href="/wiki/VMOS" title="VMOS">VMOS</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Transistor" title="Transistor">Other transistors</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Bipolar_junction_transistor" title="Bipolar junction transistor">Bipolar junction transistor</a> (BJT)</li>
<li><a href="/wiki/Darlington_transistor" title="Darlington transistor">Darlington transistor</a></li>
<li><a href="/wiki/Diffusion_transistor" class="mw-redirect" title="Diffusion transistor">Diffusion transistor</a></li>
<li><a href="/wiki/Field-effect_transistor" title="Field-effect transistor">Field-effect transistor</a> (FET)</li>
<li><a href="/wiki/JFET" title="JFET">JFET</a></li>
<li><a href="/wiki/Light-emitting_transistor" title="Light-emitting transistor">Light-emitting transistor</a> (LET)</li>
<li><a href="/wiki/Organic_field-effect_transistor" title="Organic field-effect transistor">Organic field-effect transistor</a> (OFET)</li>
<li><a href="/wiki/Organic_light-emitting_transistor" title="Organic light-emitting transistor">Organic light-emitting transistor</a> (OLET)</li>
<li><a href="/wiki/Pentode_transistor" title="Pentode transistor">Pentode transistor</a></li>
<li><a href="/wiki/Point-contact_transistor" title="Point-contact transistor">Point-contact transistor</a></li>
<li><a href="/wiki/Programmable_unijunction_transistor" title="Programmable unijunction transistor">Programmable unijunction transistor</a> (PUT)</li>
<li><a href="/wiki/Static_induction_transistor" title="Static induction transistor">Static induction transistor</a> (SIT)</li>
<li><a href="/wiki/Tetrode_transistor" title="Tetrode transistor">Tetrode transistor</a></li>
<li><a href="/wiki/Unijunction_transistor" title="Unijunction transistor">Unijunction transistor</a> (UJT)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Diode" title="Diode">Diodes</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Avalanche_diode" title="Avalanche diode">Avalanche diode</a></li>
<li><a href="/wiki/Constant-current_diode" title="Constant-current diode">Constant-current diode</a> (CLD, CRD)</li>
<li><a href="/wiki/Laser_diode" title="Laser diode">Laser diode</a> (LD)</li>
<li><a href="/wiki/Light-emitting_diode" title="Light-emitting diode">Light-emitting diode</a> (LED)</li>
<li><a href="/wiki/OLED" title="OLED">Organic light-emitting diode</a> (OLED)</li>
<li><a href="/wiki/Photodiode" title="Photodiode">Photodiode</a></li>
<li><a href="/wiki/PIN_diode" title="PIN diode">PIN diode</a></li>
<li><a href="/wiki/Schottky_diode" title="Schottky diode">Schottky diode</a></li>
<li><a href="/wiki/Step_recovery_diode" title="Step recovery diode">Step recovery diode</a></li>
<li><a href="/wiki/Zener_diode" title="Zener diode">Zener diode</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Other devices</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/DIAC" title="DIAC">DIAC</a></li>
<li><a href="/wiki/Heterostructure_barrier_varactor" title="Heterostructure barrier varactor">Heterostructure barrier varactor</a></li>
<li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a> (IC)</li>
<li><a href="/wiki/Memistor" title="Memistor">Memistor</a></li>
<li><a href="/wiki/Memory_cell_(computing)" title="Memory cell (computing)">Memory cell</a></li>
<li><a href="/wiki/Memristor" title="Memristor">Memristor</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal integrated circuit</a></li>
<li><a href="/wiki/MOS_integrated_circuit" class="mw-redirect" title="MOS integrated circuit">MOS integrated circuit</a> (MOS IC)</li>
<li><a href="/wiki/Organic_semiconductor" title="Organic semiconductor">Organic semiconductor</a></li>
<li><a href="/wiki/Photodetector" title="Photodetector">Photodetector</a></li>
<li><a href="/wiki/RF_CMOS" title="RF CMOS">RF CMOS</a></li>
<li><a href="/wiki/Solaristor" title="Solaristor">Solaristor</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum circuit</a></li>
<li><a href="/wiki/Silicon_controlled_rectifier" title="Silicon controlled rectifier">Silicon controlled rectifier</a> (SCR)</li>
<li><a href="/wiki/Static_induction_thyristor" title="Static induction thyristor">Static induction thyristor</a> (SITh)</li>
<li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">Three-dimensional integrated circuit</a> (3D IC)</li>
<li><a href="/wiki/Thyristor" title="Thyristor">Thyristor</a></li>
<li><a href="/wiki/TRIAC" title="TRIAC">TRIAC</a></li>
<li><a href="/wiki/Varicap" title="Varicap">Varicap</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Voltage_regulator" title="Voltage regulator">Voltage regulators</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Linear_regulator" title="Linear regulator">Linear regulator</a></li>
<li><a href="/wiki/Low-dropout_regulator" title="Low-dropout regulator">Low-dropout regulator</a></li>
<li><a href="/wiki/Switching_regulator" class="mw-redirect" title="Switching regulator">Switching regulator</a></li>
<li><a href="/wiki/Buck_converter" title="Buck converter">Buck</a></li>
<li><a href="/wiki/Boost_converter" title="Boost converter">Boost</a></li>
<li><a href="/wiki/Buck%E2%80%93boost_converter" title="Buck–boost converter">Buck–boost</a></li>
<li><a href="/wiki/Split-pi_topology" title="Split-pi topology">Split-pi</a></li>
<li><a href="/wiki/%C4%86uk_converter" title="Ćuk converter">Ćuk</a></li>
<li><a href="/wiki/Single-ended_primary-inductor_converter" title="Single-ended primary-inductor converter">SEPIC</a></li>
<li><a href="/wiki/Charge_pump" title="Charge pump">Charge pump</a></li>
<li><a href="/wiki/Switched_capacitor" title="Switched capacitor">Switched capacitor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Vacuum_tube" title="Vacuum tube">Vacuum tubes</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Acorn_tube" title="Acorn tube">Acorn tube</a></li>
<li><a href="/wiki/Audion" title="Audion">Audion</a></li>
<li><a href="/wiki/Beam_tetrode" title="Beam tetrode">Beam tetrode</a></li>
<li><a href="/wiki/Hot_wire_barretter" class="mw-redirect" title="Hot wire barretter">Barretter</a></li>
<li><a href="/wiki/Compactron" title="Compactron">Compactron</a></li>
<li><a href="/wiki/Vacuum_diode" class="mw-redirect" title="Vacuum diode">Diode</a></li>
<li><a href="/wiki/Fleming_valve" title="Fleming valve">Fleming valve</a></li>
<li><a href="/wiki/Nonode" title="Nonode">Nonode</a></li>
<li><a href="/wiki/Nuvistor" title="Nuvistor">Nuvistor</a></li>
<li><a href="/wiki/Pentagrid_converter" title="Pentagrid converter">Pentagrid</a> (Hexode, Heptode, Octode)</li>
<li><a href="/wiki/Pentode" title="Pentode">Pentode</a></li>
<li><a href="/wiki/Photomultiplier_tube" title="Photomultiplier tube">Photomultiplier</a></li>
<li><a href="/wiki/Phototube" title="Phototube">Phototube</a></li>
<li><a href="/wiki/Tetrode" title="Tetrode">Tetrode</a></li>
<li><a href="/wiki/Triode" title="Triode">Triode</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Vacuum_tube" title="Vacuum tube">Vacuum tubes</a> (<a href="/wiki/Microwave" title="Microwave">RF</a>)</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Backward-wave_oscillator" title="Backward-wave oscillator">Backward-wave oscillator</a> (BWO)</li>
<li><a href="/wiki/Cavity_magnetron" title="Cavity magnetron">Cavity magnetron</a></li>
<li><a href="/wiki/Crossed-field_amplifier" title="Crossed-field amplifier">Crossed-field amplifier</a> (CFA)</li>
<li><a href="/wiki/Gyrotron" title="Gyrotron">Gyrotron</a></li>
<li><a href="/wiki/Inductive_output_tube" title="Inductive output tube">Inductive output tube</a> (IOT)</li>
<li><a href="/wiki/Klystron" title="Klystron">Klystron</a></li>
<li><a href="/wiki/Maser" title="Maser">Maser</a></li>
<li><a href="/wiki/Sutton_tube" title="Sutton tube">Sutton tube</a></li>
<li><a href="/wiki/Traveling-wave_tube" title="Traveling-wave tube">Traveling-wave tube</a> (TWT)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Cathode_ray_tube" class="mw-redirect" title="Cathode ray tube">Cathode ray tubes</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Beam_deflection_tube" title="Beam deflection tube">Beam deflection tube</a></li>
<li><a href="/wiki/Charactron" title="Charactron">Charactron</a></li>
<li><a href="/wiki/Iconoscope" title="Iconoscope">Iconoscope</a></li>
<li><a href="/wiki/Magic_eye_tube" title="Magic eye tube">Magic eye tube</a></li>
<li><a href="/wiki/Monoscope" title="Monoscope">Monoscope</a></li>
<li><a href="/wiki/Selectron_tube" title="Selectron tube">Selectron tube</a></li>
<li><a href="/wiki/Storage_tube" title="Storage tube">Storage tube</a></li>
<li><a href="/wiki/Trochotron" class="mw-redirect" title="Trochotron">Trochotron</a></li>
<li><a href="/wiki/Video_camera_tube" title="Video camera tube">Video camera tube</a></li>
<li><a href="/wiki/Williams_tube" title="Williams tube">Williams tube</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Gas-filled_tube" title="Gas-filled tube">Gas-filled tubes</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Cold_cathode" title="Cold cathode">Cold cathode</a></li>
<li><a href="/wiki/Crossatron" title="Crossatron">Crossatron</a></li>
<li><a href="/wiki/Dekatron" title="Dekatron">Dekatron</a></li>
<li><a href="/wiki/Ignitron" title="Ignitron">Ignitron</a></li>
<li><a href="/wiki/Krytron" title="Krytron">Krytron</a></li>
<li><a href="/wiki/Mercury-arc_valve" title="Mercury-arc valve">Mercury-arc valve</a></li>
<li><a href="/wiki/Neon_lamp" title="Neon lamp">Neon lamp</a></li>
<li><a href="/wiki/Nixie_tube" title="Nixie tube">Nixie tube</a></li>
<li><a href="/wiki/Thyratron" title="Thyratron">Thyratron</a></li>
<li><a href="/wiki/Trigatron" title="Trigatron">Trigatron</a></li>
<li><a href="/wiki/Voltage-regulator_tube" title="Voltage-regulator tube">Voltage-regulator tube</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Adjustable</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Potentiometer" title="Potentiometer">Potentiometer</a>
<ul><li><a href="/wiki/Digital_potentiometer" title="Digital potentiometer">digital</a></li></ul></li>
<li><a href="/wiki/Variable_capacitor" title="Variable capacitor">Variable capacitor</a></li>
<li><a href="/wiki/Varicap" title="Varicap">Varicap</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Passive</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Connector
<ul><li><a href="/wiki/Audio_and_video_interfaces_and_connectors" title="Audio and video interfaces and connectors">audio and video</a></li>
<li><a href="/wiki/AC_power_plugs_and_sockets" title="AC power plugs and sockets">electrical power</a></li>
<li><a href="/wiki/RF_connector" title="RF connector">RF</a></li></ul></li>
<li><a href="/wiki/Electrolytic_detector" title="Electrolytic detector">Electrolytic detector</a></li>
<li><a href="/wiki/Ferrite_core" title="Ferrite core">Ferrite</a></li>
<li><a href="/wiki/Fuse_(electrical)" title="Fuse (electrical)">Fuse</a>
<ul><li><a href="/wiki/Resettable_fuse" title="Resettable fuse">resettable</a></li></ul></li>
<li><a href="/wiki/Resistor" title="Resistor">Resistor</a></li>
<li><a href="/wiki/Switch" title="Switch">Switch</a></li>
<li><a href="/wiki/Thermistor" title="Thermistor">Thermistor</a></li>
<li><a href="/wiki/Transformer" title="Transformer">Transformer</a></li>
<li><a href="/wiki/Varistor" title="Varistor">Varistor</a></li>
<li><a href="/wiki/Wire" title="Wire">Wire</a>
<ul><li><a href="/wiki/Wollaston_wire" title="Wollaston wire">Wollaston wire</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Electrical_reactance" title="Electrical reactance">Reactive</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Capacitor" title="Capacitor">Capacitor</a>
<ul><li><a href="/wiki/Capacitor_types" title="Capacitor types">types</a></li></ul></li>
<li><a href="/wiki/Ceramic_resonator" title="Ceramic resonator">Ceramic resonator</a></li>
<li><a href="/wiki/Crystal_oscillator" title="Crystal oscillator">Crystal oscillator</a></li>
<li><a href="/wiki/Inductor" title="Inductor">Inductor</a></li>
<li><a href="/wiki/Parametron" title="Parametron">Parametron</a></li>
<li><a href="/wiki/Relay" title="Relay">Relay</a>
<ul><li><a href="/wiki/Reed_relay" title="Reed relay">reed relay</a></li>
<li><a href="/wiki/Mercury_relay" title="Mercury relay">mercury relay</a></li></ul></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Semiconductor_packages" style="wide;padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Semiconductor_packages" title="Template:Semiconductor packages"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Semiconductor_packages" title="Template talk:Semiconductor packages"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Semiconductor_packages&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Semiconductor_packages" style="font-size:114%;margin:0 4em"><a href="/wiki/Semiconductor_package" title="Semiconductor package">Semiconductor packages</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:left;"><a href="/wiki/Diode" title="Diode">Diode</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/DO-204" title="DO-204">DO-204</a> (DO-7 / DO-35 / DO-41)</li>
<li><a href="/wiki/Metal_electrode_leadless_face" title="Metal electrode leadless face">DO-213</a> (MELF)</li>
<li><a href="/wiki/DO-214" title="DO-214">DO-214</a> (SMA / SMB / SMC)</li>
<li><a href="/wiki/Small_Outline_Diode" title="Small Outline Diode">SOD</a> (SOD-123 / SOD-323 / SOD-523 / SOD-923)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:left;"><a href="/wiki/Transistor" title="Transistor">Transistor</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Small-outline_transistor" title="Small-outline transistor">SOT / TSOT</a></li>
<li><a href="/wiki/TO-3" title="TO-3">TO-3</a> (TH / Panel)</li>
<li><a href="/wiki/TO-5" title="TO-5">TO-5</a> (TH)</li>
<li><a href="/wiki/TO-18" title="TO-18">TO-18</a> (TH)</li>
<li><a href="/w/index.php?title=TO-39&amp;action=edit&amp;redlink=1" class="new" title="TO-39 (page does not exist)">TO-39</a> (TH)</li>
<li><a href="/wiki/TO-66" title="TO-66">TO-66</a> (TH / Panel)</li>
<li><a href="/wiki/TO-92" title="TO-92">TO-92</a> (TH)</li>
<li><a href="/wiki/TO-126" title="TO-126">TO-126</a> (TH / Panel)</li>
<li><a href="/w/index.php?title=TO-202&amp;action=edit&amp;redlink=1" class="new" title="TO-202 (page does not exist)">TO-202</a> (TH / Panel)</li>
<li><a href="/wiki/TO-220" title="TO-220">TO-220</a> (TH / Panel)</li>
<li><a href="/w/index.php?title=TO-247&amp;action=edit&amp;redlink=1" class="new" title="TO-247 (page does not exist)">TO-247</a> (TH / Panel)</li>
<li><a href="/w/index.php?title=TO-251&amp;action=edit&amp;redlink=1" class="new" title="TO-251 (page does not exist)">TO-251</a> (IPAK) (SMT)</li>
<li><a href="/wiki/TO-252" title="TO-252">TO-252</a> (DPAK) (SMT)</li>
<li><a href="/w/index.php?title=TO-262&amp;action=edit&amp;redlink=1" class="new" title="TO-262 (page does not exist)">TO-262</a> (I2PAK) (SMT)</li>
<li><a href="/wiki/TO-263" title="TO-263">TO-263</a> (D2PAK) (SMT)</li>
<li><a href="/w/index.php?title=TO-273&amp;action=edit&amp;redlink=1" class="new" title="TO-273 (page does not exist)">TO-273</a> (Super-220) (SMT)</li>
<li><a href="/w/index.php?title=TO-274&amp;action=edit&amp;redlink=1" class="new" title="TO-274 (page does not exist)">TO-274</a> (Super-247) (SMT)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:left;">Single row</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Single_in-line_package" class="mw-redirect" title="Single in-line package">SIP / SIL</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:left;">Dual row</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Quad_Flat_No-leads_package" title="Quad Flat No-leads package">DFN</a></li>
<li><a href="/wiki/Dual_in-line_package" title="Dual in-line package">DIP / DIL</a></li>
<li><a href="/wiki/Flatpack_(electronics)" title="Flatpack (electronics)">Flat Pack</a></li>
<li><a href="/wiki/Small_Outline_Integrated_Circuit" class="mw-redirect" title="Small Outline Integrated Circuit">SO / SOIC</a></li>
<li><a href="/wiki/Small_Outline_Integrated_Circuit#SOP" class="mw-redirect" title="Small Outline Integrated Circuit">SOP / SSOP</a></li>
<li><a href="/wiki/Thin_small_outline_package" title="Thin small outline package">TSOP / TSSOP</a></li>
<li><a href="/wiki/Zig-zag_in-line_package" title="Zig-zag in-line package">ZIP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:left;">Quad row</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>LCC</li>
<li><a href="/wiki/Plastic_leaded_chip_carrier" class="mw-redirect" title="Plastic leaded chip carrier">PLCC</a></li>
<li><a href="/wiki/Quad_Flat_No-leads_package" title="Quad Flat No-leads package">QFN</a></li>
<li><a href="/wiki/Quad_Flat_Package" title="Quad Flat Package">QFP</a></li>
<li>QUIP / QUIL</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:left;">Grid array</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Ball_grid_array" title="Ball grid array">BGA</a></li>
<li><a href="/wiki/Embedded_Wafer_Level_Ball_Grid_Array" title="Embedded Wafer Level Ball Grid Array">eWLB</a></li>
<li><a href="/wiki/Land_grid_array" title="Land grid array">LGA</a></li>
<li><a href="/wiki/Pin_grid_array" title="Pin grid array">PGA</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:left;"><a href="/wiki/Wafer_(electronics)" title="Wafer (electronics)">Wafer</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>COB</li>
<li>COF</li>
<li>COG</li>
<li><a href="/wiki/Chip-scale_package" title="Chip-scale package">CSP</a></li>
<li><a href="/wiki/Flip_chip" title="Flip chip">Flip Chip</a></li>
<li><a href="/wiki/Package_on_package" title="Package on package">PoP</a></li>
<li><a href="/wiki/Quilt_packaging" title="Quilt packaging">QP</a></li>
<li><a href="/wiki/Universal_Integrated_Circuit_Card" class="mw-redirect" title="Universal Integrated Circuit Card">UICC</a></li>
<li><a href="/wiki/Wafer-level_packaging" title="Wafer-level packaging">WL-CSP / WLP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:left;">Related topics</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Electronic_packaging" title="Electronic packaging">Electronic packaging</a></li>
<li><a href="/wiki/Integrated_circuit_packaging" title="Integrated circuit packaging">Integrated circuit packaging</a></li>
<li><a href="/wiki/List_of_integrated_circuit_packaging_types" title="List of integrated circuit packaging types">List of integrated circuit packaging types</a></li>
<li><a href="/wiki/Printed_circuit_board" title="Printed circuit board">Printed circuit board</a></li>
<li><a href="/wiki/Surface-mount_technology" title="Surface-mount technology">Surface-mount technology</a></li>
<li><a href="/wiki/Through-hole_technology" title="Through-hole technology">Through-hole technology</a></li></ul>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2"><div>Note: It's relatively common to find packages that contain other components than their designated ones, such as diodes or <a href="/wiki/Voltage_regulator" title="Voltage regulator">voltage regulators</a> in transistor packages, etc.</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Digital_electronics" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Digital_electronics" title="Template:Digital electronics"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Digital_electronics" title="Template talk:Digital electronics"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Digital_electronics&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Digital_electronics" style="font-size:114%;margin:0 4em"><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Electronic_component" title="Electronic component">Components</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational logic</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential logic</a></li>
<li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a> (IC)</li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Theory</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Digital_signal" title="Digital signal">Digital signal</a></li>
<li><a href="/wiki/Boolean_algebra" title="Boolean algebra">Boolean algebra</a></li>
<li><a href="/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a></li>
<li><a href="/wiki/Logic_in_computer_science" title="Logic in computer science">Logic in computer science</a></li>
<li><a href="/wiki/Computer_architecture" title="Computer architecture">Computer architecture</a></li>
<li><a href="/wiki/Digital_signal_(signal_processing)" title="Digital signal (signal processing)">Digital signal</a>
<ul><li><a href="/wiki/Digital_signal_processing" title="Digital signal processing">Digital signal processing</a></li></ul></li>
<li><a href="/wiki/Circuit_minimization_for_Boolean_functions" class="mw-redirect" title="Circuit minimization for Boolean functions">Circuit minimization</a></li>
<li><a href="/wiki/Switching_circuit_theory" title="Switching circuit theory">Switching circuit theory</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Electronics_design" class="mw-redirect" title="Electronics design">Design</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a></li>
<li><a href="/wiki/Place_and_route" title="Place and route">Place and route</a>
<ul><li><a href="/wiki/Placement_(electronic_design_automation)" title="Placement (electronic design automation)">Placement</a></li>
<li><a href="/wiki/Routing_(electronic_design_automation)" title="Routing (electronic design automation)">Routing</a></li></ul></li>
<li><a href="/wiki/Register-transfer_level" title="Register-transfer level">Register-transfer level</a>
<ul><li><a href="/wiki/Hardware_description_language" title="Hardware description language">Hardware description language</a></li>
<li><a href="/wiki/High-level_synthesis" title="High-level synthesis">High-level synthesis</a></li></ul></li>
<li><a href="/wiki/Formal_equivalence_checking" title="Formal equivalence checking">Formal equivalence checking</a></li>
<li><a href="/wiki/Synchronous_circuit" title="Synchronous circuit">Synchronous logic</a></li>
<li><a href="/wiki/Asynchronous_circuit" title="Asynchronous circuit">Asynchronous logic</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical state machine</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Applications</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Computer_hardware" title="Computer hardware">Computer hardware</a>
<ul><li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></li></ul></li>
<li><a href="/wiki/Digital_audio" title="Digital audio">Digital audio</a>
<ul><li><a href="/wiki/Digital_radio" title="Digital radio">radio</a></li></ul></li>
<li><a href="/wiki/Digital_photography" title="Digital photography">Digital photography</a></li>
<li><a href="/wiki/Telephony#Digital_telephony" title="Telephony">Digital telephone</a></li>
<li><a href="/wiki/Digital_video" title="Digital video">Digital video</a>
<ul><li><a href="/wiki/Digital_cinema" title="Digital cinema">cinema</a></li>
<li><a href="/wiki/Digital_television" title="Digital television">television</a></li></ul></li>
<li><a href="/wiki/Electronic_literature" title="Electronic literature">Electronic literature</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Design issues</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Metastability_(electronics)" title="Metastability (electronics)">Metastability</a></li>
<li><a href="/wiki/Runt_pulse" title="Runt pulse">Runt pulse</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Programmable_logic" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Programmable_Logic" title="Template:Programmable Logic"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Programmable_Logic" title="Template talk:Programmable Logic"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Programmable_Logic&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Programmable_logic" style="font-size:114%;margin:0 4em"><a href="/wiki/Programmable_logic_device" title="Programmable logic device">Programmable logic</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Concepts</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a></li>
<li><a class="mw-selflink selflink">FPGA</a>
<ul><li><a href="/wiki/Logic_block" title="Logic block">Logic block</a></li></ul></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Erasable_programmable_logic_device" title="Erasable programmable logic device">EPLD</a></li>
<li><a href="/wiki/Programmable_logic_array" title="Programmable logic array">PLA</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Generic_array_logic" title="Generic array logic">GAL</a></li>
<li><a href="/wiki/Programmable_system-on-chip" title="Programmable system-on-chip">PSoC</a></li>
<li><a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a>
<ul><li><a href="/wiki/Xputer" title="Xputer">Xputer</a></li></ul></li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li>
<li><a href="/wiki/Circuit_underutilization" title="Circuit underutilization">Circuit underutilization</a></li>
<li><a href="/wiki/High-level_synthesis" title="High-level synthesis">High-level synthesis</a></li>
<li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_description_language" title="Hardware description language">Languages</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Verilog" title="Verilog">Verilog</a>
<ul><li><a href="/wiki/Verilog-A" title="Verilog-A">A</a></li>
<li><a href="/wiki/Verilog-AMS" title="Verilog-AMS">AMS</a></li></ul></li>
<li><a href="/wiki/VHDL" title="VHDL">VHDL</a>
<ul><li><a href="/wiki/VHDL-AMS" title="VHDL-AMS">AMS</a></li>
<li><a href="/wiki/VHDL-VITAL" title="VHDL-VITAL">VITAL</a></li></ul></li>
<li><a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a>
<ul><li><a href="/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">DPI</a></li></ul></li>
<li><a href="/wiki/SystemC" title="SystemC">SystemC</a></li>
<li><a href="/wiki/Altera_Hardware_Description_Language" title="Altera Hardware Description Language">AHDL</a></li>
<li><a href="/wiki/Handel-C" title="Handel-C">Handel-C</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">PSL</a></li>
<li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">UPF</a></li>
<li><a href="/wiki/PALASM" title="PALASM">PALASM</a></li>
<li><a href="/wiki/Advanced_Boolean_Expression_Language" title="Advanced Boolean Expression Language">ABEL</a></li>
<li><a href="/wiki/Programmable_Array_Logic#CUPL" title="Programmable Array Logic">CUPL</a></li>
<li><a href="/wiki/OpenVera" title="OpenVera">OpenVera</a></li>
<li><a href="/wiki/C_to_HDL" title="C to HDL">C to HDL</a></li>
<li><a href="/wiki/Flow_to_HDL" title="Flow to HDL">Flow to HDL</a></li>
<li><a href="/wiki/MyHDL" title="MyHDL">MyHDL</a></li>
<li><a href="/wiki/JHDL" title="JHDL">JHDL</a></li>
<li><a href="/wiki/ELLA_(programming_language)" title="ELLA (programming language)">ELLA</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Companies</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Accellera" title="Accellera">Accellera</a></li>
<li><a href="/wiki/Actel" title="Actel">Actel</a></li>
<li><a href="/wiki/Achronix" title="Achronix">Achronix</a></li>
<li><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a></li>
<li><a href="/wiki/Aldec" title="Aldec">Aldec</a></li>
<li><a href="/wiki/Atmel" title="Atmel">Atmel</a></li>
<li><a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence</a></li>
<li><a href="/wiki/Cypress_Semiconductor" title="Cypress Semiconductor">Cypress</a></li>
<li><a href="/wiki/Duolog" title="Duolog">Duolog</a></li>
<li><a href="/wiki/Forte_Design_Systems" title="Forte Design Systems">Forte</a></li>
<li><a href="/wiki/Intel" title="Intel">Intel</a>
<ul><li><a href="/wiki/Altera" title="Altera">Altera</a></li></ul></li>
<li><a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a></li>
<li><a href="/wiki/National_Semiconductor" title="National Semiconductor">National</a></li>
<li><a href="/wiki/Mentor_Graphics" title="Mentor Graphics">Mentor Graphics</a></li>
<li><a href="/wiki/Microsemi" title="Microsemi">Microsemi</a></li>
<li><a href="/wiki/Signetics" title="Signetics">Signetics</a></li>
<li><a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>
<ul><li><a href="/wiki/Magma_Design_Automation" title="Magma Design Automation">Magma</a></li>
<li><a href="/wiki/Virage_Logic" title="Virage Logic">Virage Logic</a></li></ul></li>
<li><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></li>
<li><a href="/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a></li>
<li><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Products</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Hardware</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/ICE_(FPGA)" title="ICE (FPGA)">iCE</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Software</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_Quartus_Prime" title="Intel Quartus Prime">Intel Quartus Prime</a></li>
<li><a href="/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li>
<li><a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Xilinx Vivado</a></li>
<li><a href="/wiki/ModelSim" title="ModelSim">ModelSim</a></li>
<li><a href="/wiki/Verilog-to-Routing" title="Verilog-to-Routing">VTR</a></li>
<li><a href="/wiki/List_of_HDL_simulators" title="List of HDL simulators">Simulators</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">IP</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Proprietary</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/LEON" title="LEON">LEON</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li>
<li><a href="/wiki/Nios_embedded_processor" title="Nios embedded processor">Nios</a></li>
<li><a href="/wiki/Nios_II" title="Nios II">Nios II</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Open-source</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Java_Optimized_Processor" title="Java Optimized Processor">JOP</a></li>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/OpenCores" title="OpenCores">OpenCores</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a>
<ul><li><a href="/wiki/OpenRISC_1200" title="OpenRISC 1200">1200</a></li></ul></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Zet_(hardware)" title="Zet (hardware)">Zet</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Hardware_acceleration" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Hardware_acceleration" title="Template:Hardware acceleration"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Hardware_acceleration" title="Template talk:Hardware acceleration"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Hardware_acceleration&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Hardware_acceleration" style="font-size:114%;margin:0 4em"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Models_of_computation" class="mw-redirect" title="Models of computation">Theory</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal Turing machine</a></li>
<li><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel computing</a></li>
<li><a href="/wiki/Distributed_computing" title="Distributed computing">Distributed computing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Applications</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a>
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>
<li><a href="/wiki/DirectX_Video_Acceleration" title="DirectX Video Acceleration">DirectX</a></li></ul></li>
<li><a href="/wiki/Sound_card" title="Sound card">Audio</a></li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processing</a></li>
<li><a href="/wiki/Hardware_random_number_generator" title="Hardware random number generator">Hardware random number generation</a></li>
<li><a href="/wiki/AI_accelerator" title="AI accelerator">Artificial intelligence</a></li>
<li><a href="/wiki/Cryptographic_accelerator" title="Cryptographic accelerator">Cryptography</a>
<ul><li><a href="/wiki/TLS_acceleration" title="TLS acceleration">TLS</a></li></ul></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Machine vision</a></li>
<li><a href="/wiki/Custom_hardware_attack" title="Custom hardware attack">Custom hardware attack</a>
<ul><li><a href="/wiki/Scrypt" title="Scrypt">scrypt</a></li></ul></li>
<li><a href="/wiki/Network_processor" title="Network processor">Networking</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Implementations</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/High-level_synthesis" title="High-level synthesis">High-level synthesis</a>
<ul><li><a href="/wiki/C_to_HDL" title="C to HDL">C to HDL</a></li></ul></li>
<li><a class="mw-selflink selflink">FPGA</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">System on Chip</a>
<ul><li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on Chip</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architectures</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Data flow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport triggered</a></li>
<li><a href="/wiki/Multicore" class="mw-redirect" title="Multicore">Multicore</a></li>
<li><a href="/wiki/Manycore" class="mw-redirect" title="Manycore">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous</a></li>
<li><a href="/wiki/In-memory_processing" title="In-memory processing">In-memory computing</a></li>
<li><a href="/wiki/Systolic_array" title="Systolic array">Systolic array</a></li>
<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Programmable_logic" class="mw-redirect" title="Programmable logic">Programmable logic</a></li>
<li><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor</a>
<ul><li><a href="/wiki/Processor_design" title="Processor design">design</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">chronology</a></li></ul></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Virtualization" title="Virtualization">Virtualization</a>
<ul><li><a href="/wiki/Hardware_emulation" title="Hardware emulation">Hardware emulation</a></li></ul></li>
<li><a href="/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a></li>
<li><a href="/wiki/Embedded_system" title="Embedded system">Embedded systems</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox authority-control" aria-labelledby="Authority_control_frameless_&amp;#124;text-top_&amp;#124;10px_&amp;#124;alt=Edit_this_at_Wikidata_&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q190411&amp;#124;Edit_this_at_Wikidata" style="padding:3px"><table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th id="Authority_control_frameless_&amp;#124;text-top_&amp;#124;10px_&amp;#124;alt=Edit_this_at_Wikidata_&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q190411&amp;#124;Edit_this_at_Wikidata" scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Help:Authority_control" title="Help:Authority control">Authority control</a> <a href="https://www.wikidata.org/wiki/Q190411" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" style="vertical-align: text-top" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><span class="nowrap"><a href="/wiki/Integrated_Authority_File" title="Integrated Authority File">GND</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://d-nb.info/gnd/4347749-5">4347749-5</a></span></span></li>
<li><span class="nowrap"><a href="/wiki/Library_of_Congress_Control_Number" title="Library of Congress Control Number">LCCN</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/subjects/sh93009062">sh93009062</a></span></span></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1368
Cached time: 20200415155939
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 1.000 second
Real time usage: 1.262 seconds
Preprocessor visited node count: 5989/1000000
Post‐expand include size: 219190/2097152 bytes
Template argument size: 10608/2097152 bytes
Highest expansion depth: 13/40
Expensive parser function count: 19/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 147945/5000000 bytes
Number of Wikibase entities loaded: 2/400
Lua time usage: 0.503/10.000 seconds
Lua memory usage: 8.91 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1048.740      1 -total
 40.43%  424.045      2 Template:Reflist
 21.94%  230.107     31 Template:Cite_web
  9.24%   96.954     10 Template:Fix
  8.43%   88.439      1 Template:More_citations_needed_section
  8.07%   84.598      1 Template:More_citations_needed
  7.99%   83.830      2 Template:Ambox
  6.12%   64.153      8 Template:Navbox
  5.08%   53.233     13 Template:Delink
  4.94%   51.762     22 Template:Category_handler
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:10969-0!canonical and timestamp 20200415155938 and revision id 949575519
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;oldid=949575519">https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;oldid=949575519</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Gate_arrays" title="Category:Gate arrays">Gate arrays</a></li><li><a href="/wiki/Category:Integrated_circuits" title="Category:Integrated circuits">Integrated circuits</a></li><li><a href="/wiki/Category:Semiconductor_devices" title="Category:Semiconductor devices">Semiconductor devices</a></li><li><a href="/wiki/Category:Field-programmable_gate_arrays" title="Category:Field-programmable gate arrays">Field-programmable gate arrays</a></li><li><a href="/wiki/Category:OpenCL_compute_devices" title="Category:OpenCL compute devices">OpenCL compute devices</a></li><li><a href="/wiki/Category:American_inventions" title="Category:American inventions">American inventions</a></li><li><a href="/wiki/Category:Hardware_acceleration" title="Category:Hardware acceleration">Hardware acceleration</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:Use_American_English_from_April_2019" title="Category:Use American English from April 2019">Use American English from April 2019</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_written_in_American_English" title="Category:All Wikipedia articles written in American English">All Wikipedia articles written in American English</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_June_2017" title="Category:Articles needing additional references from June 2017">Articles needing additional references from June 2017</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:All_articles_with_vague_or_ambiguous_time" title="Category:All articles with vague or ambiguous time">All articles with vague or ambiguous time</a></li><li><a href="/wiki/Category:Vague_or_ambiguous_time_from_January_2017" title="Category:Vague or ambiguous time from January 2017">Vague or ambiguous time from January 2017</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_May_2015" title="Category:Articles with unsourced statements from May 2015">Articles with unsourced statements from May 2015</a></li><li><a href="/wiki/Category:Wikipedia_articles_in_need_of_updating_from_December_2018" title="Category:Wikipedia articles in need of updating from December 2018">Wikipedia articles in need of updating from December 2018</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_in_need_of_updating" title="Category:All Wikipedia articles in need of updating">All Wikipedia articles in need of updating</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_December_2018" title="Category:Articles with unsourced statements from December 2018">Articles with unsourced statements from December 2018</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_December_2018" title="Category:Wikipedia articles needing clarification from December 2018">Wikipedia articles needing clarification from December 2018</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_January_2013" title="Category:Wikipedia articles needing clarification from January 2013">Wikipedia articles needing clarification from January 2013</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2018" title="Category:Articles containing potentially dated statements from 2018">Articles containing potentially dated statements from 2018</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:Vague_or_ambiguous_time_from_October_2018" title="Category:Vague or ambiguous time from October 2018">Vague or ambiguous time from October 2018</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2017" title="Category:Articles containing potentially dated statements from 2017">Articles containing potentially dated statements from 2017</a></li><li><a href="/wiki/Category:Dynamic_lists" title="Category:Dynamic lists">Dynamic lists</a></li><li><a href="/wiki/Category:Vague_or_ambiguous_time_from_June_2016" title="Category:Vague or ambiguous time from June 2016">Vague or ambiguous time from June 2016</a></li><li><a href="/wiki/Category:Articles_with_specifically_marked_weasel-worded_phrases_from_July_2015" title="Category:Articles with specifically marked weasel-worded phrases from July 2015">Articles with specifically marked weasel-worded phrases from July 2015</a></li><li><a href="/wiki/Category:Vague_or_ambiguous_time_from_April_2014" title="Category:Vague or ambiguous time from April 2014">Vague or ambiguous time from April 2014</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_GND_identifiers" title="Category:Wikipedia articles with GND identifiers">Wikipedia articles with GND identifiers</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_LCCN_identifiers" title="Category:Wikipedia articles with LCCN identifiers">Wikipedia articles with LCCN identifiers</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Field-programmable+gate+array" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Field-programmable+gate+array" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/Field-programmable_gate_array" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:Field-programmable_gate_array" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/Field-programmable_gate_array">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Field-programmable_gate_array" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Field-programmable_gate_array" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Field-programmable_gate_array&amp;oldid=949575519" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Field-programmable_gate_array&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q190411" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Field-programmable_gate_array&amp;id=949575519&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-wikibase-otherprojects"  aria-labelledby="p-wikibase-otherprojects-label">
    		<h3  id="p-wikibase-otherprojects-label">
    			In other projects
    		</h3>
    		<div class="body">
    			<ul><li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:Field-programmable_gate_arrays" hreflang="en">Wikimedia Commons</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Field-programmable+gate+array">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=Field-programmable+gate+array&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=Field-programmable_gate_array&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-ar"><a href="https://ar.wikipedia.org/wiki/%D9%85%D8%B5%D9%81%D9%88%D9%81%D8%A9_%D8%A7%D9%84%D8%A8%D9%88%D8%A7%D8%A8%D8%A7%D8%AA_%D8%A7%D9%84%D9%85%D9%86%D8%B7%D9%82%D9%8A%D8%A9_%D8%A7%D9%84%D9%82%D8%A7%D8%A8%D9%84%D8%A9_%D9%84%D9%84%D8%A8%D8%B1%D9%85%D8%AC%D8%A9" title="مصفوفة البوابات المنطقية القابلة للبرمجة – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target">العربية</a></li><li class="interlanguage-link interwiki-bn"><a href="https://bn.wikipedia.org/wiki/%E0%A6%AB%E0%A6%BF%E0%A6%B2%E0%A7%8D%E0%A6%A1-%E0%A6%AA%E0%A7%8D%E0%A6%B0%E0%A7%8B%E0%A6%97%E0%A7%8D%E0%A6%B0%E0%A6%BE%E0%A6%AE%E0%A7%87%E0%A6%AC%E0%A6%B2_%E0%A6%97%E0%A7%87%E0%A6%87%E0%A6%9F_%E0%A6%85%E0%A7%8D%E0%A6%AF%E0%A6%BE%E0%A6%B0%E0%A7%87" title="ফিল্ড-প্রোগ্রামেবল গেইট অ্যারে – Bangla" lang="bn" hreflang="bn" class="interlanguage-link-target">বাংলা</a></li><li class="interlanguage-link interwiki-bg"><a href="https://bg.wikipedia.org/wiki/FPGA" title="FPGA – Bulgarian" lang="bg" hreflang="bg" class="interlanguage-link-target">Български</a></li><li class="interlanguage-link interwiki-bar"><a href="https://bar.wikipedia.org/wiki/Field_Programmable_Gate_Array" title="Field Programmable Gate Array – Bavarian" lang="bar" hreflang="bar" class="interlanguage-link-target">Boarisch</a></li><li class="interlanguage-link interwiki-ca"><a href="https://ca.wikipedia.org/wiki/Matriu_de_portes_programable_in_situ" title="Matriu de portes programable in situ – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/Programovateln%C3%A9_hradlov%C3%A9_pole" title="Programovatelné hradlové pole – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-da"><a href="https://da.wikipedia.org/wiki/Field-Programmable_Gate_Array" title="Field-Programmable Gate Array – Danish" lang="da" hreflang="da" class="interlanguage-link-target">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Field_Programmable_Gate_Array" title="Field Programmable Gate Array – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/FPGA" title="FPGA – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-el"><a href="https://el.wikipedia.org/wiki/FPGA" title="FPGA – Greek" lang="el" hreflang="el" class="interlanguage-link-target">Ελληνικά</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-eo"><a href="https://eo.wikipedia.org/wiki/Agordebla_Matrico_de_Logikaj_Elementoj" title="Agordebla Matrico de Logikaj Elementoj – Esperanto" lang="eo" hreflang="eo" class="interlanguage-link-target">Esperanto</a></li><li class="interlanguage-link interwiki-eu"><a href="https://eu.wikipedia.org/wiki/Ate-matrize_programagarri" title="Ate-matrize programagarri – Basque" lang="eu" hreflang="eu" class="interlanguage-link-target">Euskara</a></li><li class="interlanguage-link interwiki-fa"><a href="https://fa.wikipedia.org/wiki/%D9%85%D8%AF%D8%A7%D8%B1_%D9%85%D8%AC%D8%AA%D9%85%D8%B9_%D8%AF%DB%8C%D8%AC%DB%8C%D8%AA%D8%A7%D9%84_%D8%A8%D8%B1%D9%86%D8%A7%D9%85%D9%87%E2%80%8C%D9%BE%D8%B0%DB%8C%D8%B1" title="مدار مجتمع دیجیتال برنامه‌پذیر – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/Circuit_logique_programmable#FPGA" title="Circuit logique programmable – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-gl"><a href="https://gl.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Galician" lang="gl" hreflang="gl" class="interlanguage-link-target">Galego</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/FPGA" title="FPGA – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-hi"><a href="https://hi.wikipedia.org/wiki/%E0%A4%8F%E0%A4%AB%E0%A4%AA%E0%A5%80%E0%A4%9C%E0%A5%80%E0%A4%8F" title="एफपीजीए – Hindi" lang="hi" hreflang="hi" class="interlanguage-link-target">हिन्दी</a></li><li class="interlanguage-link interwiki-id"><a href="https://id.wikipedia.org/wiki/FPGA" title="FPGA – Indonesian" lang="id" hreflang="id" class="interlanguage-link-target">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/Field_Programmable_Gate_Array" title="Field Programmable Gate Array – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="https://he.wikipedia.org/wiki/FPGA" title="FPGA – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target">עברית</a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-mk"><a href="https://mk.wikipedia.org/wiki/FPGA" title="FPGA – Macedonian" lang="mk" hreflang="mk" class="interlanguage-link-target">Македонски</a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/FPGA" title="FPGA – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no"><a href="https://no.wikipedia.org/wiki/FPGA" title="FPGA – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target">Norsk bokmål</a></li><li class="interlanguage-link interwiki-nn"><a href="https://nn.wikipedia.org/wiki/FPGA" title="FPGA – Norwegian Nynorsk" lang="nn" hreflang="nn" class="interlanguage-link-target">Norsk nynorsk</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/Bezpo%C5%9Brednio_programowalna_macierz_bramek" title="Bezpośrednio programowalna macierz bramek – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/FPGA" title="FPGA – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Română</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/%D0%9F%D1%80%D0%BE%D0%B3%D1%80%D0%B0%D0%BC%D0%BC%D0%B8%D1%80%D1%83%D0%B5%D0%BC%D0%B0%D1%8F_%D0%BF%D0%BE%D0%BB%D1%8C%D0%B7%D0%BE%D0%B2%D0%B0%D1%82%D0%B5%D0%BB%D0%B5%D0%BC_%D0%B2%D0%B5%D0%BD%D1%82%D0%B8%D0%BB%D1%8C%D0%BD%D0%B0%D1%8F_%D0%BC%D0%B0%D1%82%D1%80%D0%B8%D1%86%D0%B0" title="Программируемая пользователем вентильная матрица – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-simple"><a href="https://simple.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a href="https://sk.wikipedia.org/wiki/Field_programmable_gate_array" title="Field programmable gate array – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-sr"><a href="https://sr.wikipedia.org/wiki/FPGA" title="FPGA – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target">Српски / srpski</a></li><li class="interlanguage-link interwiki-fi"><a href="https://fi.wikipedia.org/wiki/FPGA" title="FPGA – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-tl"><a href="https://tl.wikipedia.org/wiki/FPGA" title="FPGA – Tagalog" lang="tl" hreflang="tl" class="interlanguage-link-target">Tagalog</a></li><li class="interlanguage-link interwiki-th"><a href="https://th.wikipedia.org/wiki/%E0%B9%80%E0%B8%AD%E0%B8%9F%E0%B8%9E%E0%B8%B5%E0%B8%88%E0%B8%B5%E0%B9%80%E0%B8%AD" title="เอฟพีจีเอ – Thai" lang="th" hreflang="th" class="interlanguage-link-target">ไทย</a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/Alanda_programlanabilir_kap%C4%B1_dizisi" title="Alanda programlanabilir kapı dizisi – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/FPGA" title="FPGA – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/%E7%8E%B0%E5%9C%BA%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E9%97%A8%E9%98%B5%E5%88%97" title="现场可编程逻辑门阵列 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q190411#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 7 April 2020, at 08:36<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.000","walltime":"1.262","ppvisitednodes":{"value":5989,"limit":1000000},"postexpandincludesize":{"value":219190,"limit":2097152},"templateargumentsize":{"value":10608,"limit":2097152},"expansiondepth":{"value":13,"limit":40},"expensivefunctioncount":{"value":19,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":147945,"limit":5000000},"entityaccesscount":{"value":2,"limit":400},"timingprofile":["100.00% 1048.740      1 -total"," 40.43%  424.045      2 Template:Reflist"," 21.94%  230.107     31 Template:Cite_web","  9.24%   96.954     10 Template:Fix","  8.43%   88.439      1 Template:More_citations_needed_section","  8.07%   84.598      1 Template:More_citations_needed","  7.99%   83.830      2 Template:Ambox","  6.12%   64.153      8 Template:Navbox","  5.08%   53.233     13 Template:Delink","  4.94%   51.762     22 Template:Category_handler"]},"scribunto":{"limitreport-timeusage":{"value":"0.503","limit":"10.000"},"limitreport-memusage":{"value":9344758,"limit":52428800}},"cachereport":{"origin":"mw1368","timestamp":"20200415155939","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Field-programmable gate array","url":"https:\/\/en.wikipedia.org\/wiki\/Field-programmable_gate_array","sameAs":"http:\/\/www.wikidata.org\/entity\/Q190411","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q190411","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2001-08-10T21:44:52Z","dateModified":"2020-04-07T08:36:00Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/f\/fa\/Altera_StratixIVGX_FPGA.jpg","headline":"array of logic gates that are reprogrammable"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":1384,"wgHostname":"mw1368"});});</script></body></html>
