Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Wed Sep 21 10:58:33 2022
| Host              : c2 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -file ./report/systolic_array_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (94)
6. checking no_output_delay (212)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (94)
-------------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (212)
---------------------------------
 There are 212 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.787        0.000                      0                21277        0.064        0.000                      0                21277        0.958        0.000                       0                  8893  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.787        0.000                      0                21277        0.064        0.000                      0                21277        0.958        0.000                       0                  8893  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.212    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.285 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.285    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.894 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.894    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.940 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.940    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.511 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.511    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.633 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.647    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.193 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.193    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     3.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[0])
                                                      0.015     2.980    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          2.980    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  0.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U231/buff0_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_ln21_10_reg_3308_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.057ns (51.818%)  route 0.053ns (48.182%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U231/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U231/buff0_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U231/buff0_reg[16]__0/Q
                         net (fo=1, unplaced)         0.046     0.084    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U231/buff0_reg[16]__0_n_2
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     0.103 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U231/mul_ln21_10_reg_3308_reg[23]_i_1/O[0]
                         net (fo=1, unplaced)         0.007     0.110    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/buff0_reg__1_7[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_ln21_10_reg_3308_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_ln21_10_reg_3308_reg[16]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_ln21_10_reg_3308_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.000       1.431                bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK



