Info: Starting: Create simulation model
Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\simulation --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading fyp_clkctrl/fyp_clkctrl.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10.
: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: fyp_clkctrl: Generating fyp_clkctrl "fyp_clkctrl" for SIM_VERILOG
Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0.
Info: altclkctrl_0: "fyp_clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: fyp_clkctrl: Done "fyp_clkctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\fyp_clkctrl.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\fyp_clkctrl.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading fyp_clkctrl/fyp_clkctrl.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10.
: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading fyp_clkctrl/fyp_clkctrl.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10.
: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: fyp_clkctrl: Generating fyp_clkctrl "fyp_clkctrl" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0.
Info: altclkctrl_0: "fyp_clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: fyp_clkctrl: Done "fyp_clkctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
