// ===========================================================
// HLS sources generated by ActiveCore framework
// Date: 2021-06-10
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

#include <ap_int.h>
#include <hls_stream.h>
#include "riscv_6stage.hpp"

typedef struct {
	ap_uint<1> DUMMY;
} genpstage_IADDR_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_instr_mem_struct;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<1> instr_req_done;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IFETCH_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> rs1_rdata;
	ap_uint<32> rs2_rdata;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IDECODE_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<32> curinstr_addr;
	ap_uint<1> mret_req;
	ap_uint<33> alu_op1_wide;
	ap_uint<1> alu_req;
	ap_uint<4> alu_opcode;
	ap_uint<33> alu_op2_wide;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<1> alu_unsigned;
	ap_uint<3> rd_source;
	ap_uint<32> immediate;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> csr_rdata;
	ap_uint<1> jump_src;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<32> rs2_rdata;
	ap_uint<1> jump_req;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<1> irq_recv;
	ap_uint<8> irq_mcause;
} genpstage_EXEC_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_data_mem_struct;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<32> curinstr_addr;
	ap_uint<32> immediate;
	ap_uint<1> jump_src;
	ap_uint<32> alu_result;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_CF;
	ap_uint<32> rs2_rdata;
	ap_uint<1> jump_req;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	ap_uint<1> data_req_done;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
} genpstage_MEM_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
} genpstage_WB_TRX_BUF_STRUCT;

ap_uint<32> genpsticky_glbl_pc;
ap_uint<32> genpsticky_glbl_regfile [32];
ap_uint<1> genpsticky_glbl_jump_req_cmd;
ap_uint<32> genpsticky_glbl_jump_vector_cmd;
ap_uint<8> genpsticky_glbl_CSR_MCAUSE;
ap_uint<1> genpsticky_glbl_MIRQEN;
ap_uint<32> genpsticky_glbl_MRETADDR;
ap_uint<1> genmcopipe_instr_mem_wr_done;
ap_uint<1> genmcopipe_instr_mem_rd_done;
ap_uint<1> genmcopipe_instr_mem_full_flag;
ap_uint<1> genmcopipe_instr_mem_empty_flag;
ap_uint<1> genmcopipe_instr_mem_wr_ptr;
ap_uint<1> genmcopipe_instr_mem_rd_ptr;
ap_uint<1> genmcopipe_data_mem_wr_done;
ap_uint<1> genmcopipe_data_mem_rd_done;
ap_uint<1> genmcopipe_data_mem_full_flag;
ap_uint<1> genmcopipe_data_mem_empty_flag;
ap_uint<1> genmcopipe_data_mem_wr_ptr;
ap_uint<1> genmcopipe_data_mem_rd_ptr;
genpstage_IADDR_TRX_BUF_STRUCT genpstage_IADDR_TRX_BUF [0:0];
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IADDR_genctrl_stalled_glbl;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_BUF [0:0];
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IFETCH_genctrl_stalled_glbl;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_TRX_BUF [0:0];
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IDECODE_genctrl_stalled_glbl;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_BUF [0:0];
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_EXEC_genctrl_stalled_glbl;
genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_TRX_BUF [0:0];
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER;
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_MEM_genctrl_stalled_glbl;
genpstage_WB_TRX_BUF_STRUCT genpstage_WB_TRX_BUF [0:0];
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER;
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_WB_genctrl_stalled_glbl;

void riscv_6stage(ap_uint<1> geninit, hls::stream<ap_uint<8> >& irq_fifo, hls::stream<ap_uint<32> >& genmcopipe_instr_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_data_mem_resp, hls::stream<genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata>& genmcopipe_instr_mem_req, hls::stream<genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata>& genmcopipe_data_mem_req) {


	ap_uint<32> genpsticky_glbl_pc_buf;
	ap_uint<32> genpsticky_glbl_regfile_buf [32];
	ap_uint<1> genpsticky_glbl_jump_req_cmd_buf;
	ap_uint<32> genpsticky_glbl_jump_vector_cmd_buf;
	ap_uint<8> genpsticky_glbl_CSR_MCAUSE_buf;
	ap_uint<1> genpsticky_glbl_MIRQEN_buf;
	ap_uint<32> genpsticky_glbl_MRETADDR_buf;
	ap_uint<1> genmcopipe_instr_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr_next;
	ap_uint<1> genmcopipe_data_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_data_mem_rd_ptr_next;
	ap_uint<1> genpstage_IADDR_genpctrl_flushreq;
	ap_uint<1> genpstage_IADDR_genctrl_active;
	ap_uint<1> genpstage_IADDR_genctrl_working;
	ap_uint<1> genpstage_IADDR_genctrl_succ;
	ap_uint<1> genpstage_IADDR_genctrl_occupied;
	ap_uint<1> genpstage_IADDR_genctrl_rdy;
	ap_uint<1> genpstage_IADDR_genctrl_new;
	ap_uint<1> genpstage_IADDR_genctrl_finish;
	ap_uint<1> gen196_pipex_succreq;
	ap_uint<1> gen197_pipex_succbuf;
	ap_uint<1> gen198_pipex_succreq;
	ap_uint<32> gen199_pipex_succbuf;
	ap_uint<1> genpstage_IFETCH_genpctrl_flushreq;
	ap_uint<1> genpstage_IFETCH_genctrl_active;
	ap_uint<1> genpstage_IFETCH_genctrl_working;
	ap_uint<1> genpstage_IFETCH_genctrl_succ;
	ap_uint<1> genpstage_IFETCH_genctrl_occupied;
	ap_uint<1> genpstage_IFETCH_genctrl_rdy;
	ap_uint<1> genpstage_IFETCH_genctrl_new;
	ap_uint<1> genpstage_IFETCH_genctrl_finish;
	ap_uint<1> genpstage_IDECODE_genpctrl_flushreq;
	ap_uint<1> genpstage_IDECODE_genctrl_active;
	ap_uint<1> genpstage_IDECODE_genctrl_working;
	ap_uint<1> genpstage_IDECODE_genctrl_succ;
	ap_uint<1> genpstage_IDECODE_genctrl_occupied;
	ap_uint<1> genpstage_IDECODE_genctrl_rdy;
	ap_uint<1> genpstage_IDECODE_genctrl_new;
	ap_uint<1> genpstage_IDECODE_genctrl_finish;
	ap_uint<1> genpstage_EXEC_genpctrl_flushreq;
	ap_uint<1> genpstage_EXEC_genctrl_active;
	ap_uint<1> genpstage_EXEC_genctrl_working;
	ap_uint<1> genpstage_EXEC_genctrl_succ;
	ap_uint<1> genpstage_EXEC_genctrl_occupied;
	ap_uint<1> genpstage_EXEC_genctrl_rdy;
	ap_uint<1> genpstage_EXEC_genctrl_new;
	ap_uint<1> genpstage_EXEC_genctrl_finish;
	ap_uint<1> genpstage_MEM_genpctrl_flushreq;
	ap_uint<1> genpstage_MEM_genctrl_active;
	ap_uint<1> genpstage_MEM_genctrl_working;
	ap_uint<1> genpstage_MEM_genctrl_succ;
	ap_uint<1> genpstage_MEM_genctrl_occupied;
	ap_uint<1> genpstage_MEM_genctrl_rdy;
	ap_uint<1> genpstage_MEM_genctrl_new;
	ap_uint<1> genpstage_MEM_genctrl_finish;
	ap_uint<1> gen200_pipex_succreq;
	ap_uint<1> gen201_pipex_succbuf;
	ap_uint<1> gen202_pipex_succreq;
	ap_uint<32> gen203_pipex_succbuf;
	ap_uint<1> genpstage_WB_genpctrl_flushreq;
	ap_uint<1> genpstage_WB_genctrl_active;
	ap_uint<1> genpstage_WB_genctrl_working;
	ap_uint<1> genpstage_WB_genctrl_succ;
	ap_uint<1> genpstage_WB_genctrl_occupied;
	ap_uint<1> genpstage_WB_genctrl_rdy;
	ap_uint<1> genpstage_WB_genctrl_new;
	ap_uint<1> genpstage_WB_genctrl_finish;
	ap_uint<1> gen204_pipex_succreq;
	ap_uint<32> gen205_pipex_succbuf [32];
	ap_uint<1> gen206_pipex_var;
	ap_uint<33> gen207_pipex_var;
	ap_uint<1> gen208_pipex_var;
	ap_uint<1> gen209_pipex_var;
	ap_uint<1> gen210_pipex_var;
	ap_uint<1> gen211_pipex_var;
	ap_uint<1> gen212_pipex_var;
	ap_uint<1> gen213_pipex_var;
	ap_uint<1> gen214_pipex_var;
	ap_uint<1> gen215_pipex_var;
	ap_uint<32> gen216_pipex_var;
	ap_uint<1> gen217_pipex_var;
	ap_uint<32> gen218_pipex_var;
	ap_uint<12> gen219_pipex_var;
	ap_uint<1> gen220_pipex_var;
	ap_uint<32> gen221_pipex_var;
	ap_uint<13> gen222_pipex_var;
	ap_uint<1> gen223_pipex_var;
	ap_uint<32> gen224_pipex_var;
	ap_uint<32> gen225_pipex_var;
	ap_uint<21> gen226_pipex_var;
	ap_uint<1> gen227_pipex_var;
	ap_uint<32> gen228_pipex_var;
	ap_uint<1> gen229_pipex_var;
	ap_uint<1> gen230_pipex_var;
	ap_uint<1> gen231_pipex_var;
	ap_uint<1> gen232_pipex_var;
	ap_uint<32> gen233_pipex_var;
	ap_uint<1> gen234_pipex_var;
	ap_uint<1> gen235_pipex_var;
	ap_uint<32> gen236_pipex_var;
	ap_uint<1> gen237_pipex_var;
	ap_uint<1> gen238_pipex_var;
	ap_uint<1> gen239_pipex_var;
	ap_uint<1> gen240_pipex_var;
	ap_uint<1> gen241_pipex_var;
	ap_uint<1> gen242_pipex_var;
	ap_uint<32> gen243_pipex_var;
	ap_uint<32> gen244_pipex_var;
	ap_uint<32> gen245_pipex_var;
	ap_uint<1> gen246_pipex_var;
	ap_uint<1> gen247_pipex_var;
	ap_uint<1> gen248_pipex_var;
	ap_uint<1> gen249_pipex_var;
	ap_uint<1> gen250_pipex_var;
	ap_uint<32> gen251_pipex_var [32];
	ap_uint<32> gen252_pipex_var [32];
	ap_uint<1> gen253_pipex_var;
	ap_uint<1> gen254_pipex_var;
	ap_uint<1> gen255_pipex_var;
	ap_uint<1> gen256_pipex_var;
	ap_uint<1> gen257_pipex_var;
	ap_uint<1> gen258_pipex_var;
	ap_uint<1> gen259_pipex_var;
	ap_uint<1> gen260_pipex_var;
	ap_uint<1> gen261_pipex_var;
	ap_uint<1> gen262_pipex_var;
	ap_uint<5> gen263_pipex_var;
	ap_uint<1> gen264_pipex_var;
	ap_uint<1> gen265_pipex_var;
	ap_uint<1> gen266_pipex_var;
	ap_uint<1> gen267_pipex_var;
	ap_uint<32> gen268_pipex_var;
	ap_uint<1> gen269_pipex_var;
	ap_uint<1> gen270_pipex_var;
	ap_uint<5> gen271_pipex_var;
	ap_uint<1> gen272_pipex_var;
	ap_uint<1> gen273_pipex_var;
	ap_uint<1> gen274_pipex_var;
	ap_uint<1> gen275_pipex_var;
	ap_uint<32> gen276_pipex_var;
	ap_uint<1> gen277_pipex_var;
	ap_uint<1> gen278_pipex_var;
	ap_uint<1> gen279_pipex_var;
	ap_uint<1> gen280_pipex_var;
	ap_uint<1> gen281_pipex_var;
	ap_uint<1> gen282_pipex_var;
	ap_uint<5> gen283_pipex_var;
	ap_uint<1> gen284_pipex_var;
	ap_uint<1> gen285_pipex_var;
	ap_uint<1> gen286_pipex_var;
	ap_uint<1> gen287_pipex_var;
	ap_uint<32> gen288_pipex_var;
	ap_uint<1> gen289_pipex_var;
	ap_uint<1> gen290_pipex_var;
	ap_uint<5> gen291_pipex_var;
	ap_uint<1> gen292_pipex_var;
	ap_uint<1> gen293_pipex_var;
	ap_uint<1> gen294_pipex_var;
	ap_uint<1> gen295_pipex_var;
	ap_uint<32> gen296_pipex_var;
	ap_uint<1> gen297_pipex_var;
	ap_uint<1> gen298_pipex_var;
	ap_uint<1> gen299_pipex_var;
	ap_uint<1> gen300_pipex_var;
	ap_uint<1> gen301_pipex_var;
	ap_uint<1> gen302_pipex_var;
	ap_uint<5> gen303_pipex_var;
	ap_uint<1> gen304_pipex_var;
	ap_uint<1> gen305_pipex_var;
	ap_uint<1> gen306_pipex_var;
	ap_uint<1> gen307_pipex_var;
	ap_uint<32> gen308_pipex_var;
	ap_uint<1> gen309_pipex_var;
	ap_uint<1> gen310_pipex_var;
	ap_uint<5> gen311_pipex_var;
	ap_uint<1> gen312_pipex_var;
	ap_uint<1> gen313_pipex_var;
	ap_uint<1> gen314_pipex_var;
	ap_uint<1> gen315_pipex_var;
	ap_uint<32> gen316_pipex_var;
	ap_uint<1> gen317_pipex_var;
	ap_uint<1> gen318_pipex_var;
	ap_uint<33> gen319_pipex_var;
	ap_uint<33> gen320_pipex_var;
	ap_uint<1> gen321_pipex_var;
	ap_uint<1> gen322_pipex_var;
	ap_uint<33> gen323_pipex_var;
	ap_uint<1> gen324_pipex_var;
	ap_uint<33> gen325_pipex_var;
	ap_uint<1> gen326_pipex_var;
	ap_uint<1> gen327_pipex_var;
	ap_uint<1> gen328_pipex_var;
	ap_uint<1> gen329_pipex_var;
	ap_uint<1> gen330_pipex_var;
	ap_uint<1> gen331_pipex_var;
	ap_uint<1> gen332_pipex_var;
	ap_uint<34> gen333_pipex_var;
	ap_uint<34> gen334_pipex_var;
	ap_uint<33> gen335_pipex_var;
	ap_uint<33> gen336_pipex_var;
	ap_uint<33> gen337_pipex_var;
	ap_uint<64> gen338_pipex_var;
	ap_uint<64> gen339_pipex_var;
	ap_uint<32> gen340_pipex_var;
	ap_uint<1> gen341_pipex_var;
	ap_uint<64> gen342_pipex_var;
	ap_uint<64> gen343_pipex_var;
	ap_uint<33> gen344_pipex_var;
	ap_uint<33> gen345_pipex_var;
	ap_uint<33> gen346_pipex_var;
	ap_uint<1> gen347_pipex_var;
	ap_uint<1> gen348_pipex_var;
	ap_uint<1> gen349_pipex_var;
	ap_uint<1> gen350_pipex_var;
	ap_uint<1> gen351_pipex_var;
	ap_uint<1> gen352_pipex_var;
	ap_uint<1> gen353_pipex_var;
	ap_uint<1> gen354_pipex_var;
	ap_uint<1> gen355_pipex_var;
	ap_uint<1> gen356_pipex_var;
	ap_uint<1> gen357_pipex_var;
	ap_uint<1> gen358_pipex_var;
	ap_uint<33> gen359_pipex_var;
	ap_uint<1> gen360_pipex_var;
	ap_uint<1> gen361_pipex_var;
	ap_uint<1> gen362_pipex_var;
	ap_uint<1> gen363_pipex_var;
	ap_uint<1> gen364_pipex_var;
	ap_uint<1> gen365_pipex_var;
	ap_uint<1> gen366_pipex_var;
	ap_uint<1> gen367_pipex_var;
	ap_uint<1> gen368_pipex_var;
	ap_uint<1> gen369_pipex_var;
	ap_uint<1> gen370_pipex_var;
	ap_uint<1> gen371_pipex_var;
	ap_uint<1> gen372_pipex_var;
	ap_uint<1> gen373_pipex_var;
	ap_uint<1> gen374_pipex_var;
	ap_uint<1> gen375_pipex_var;
	ap_uint<1> gen376_pipex_var;
	ap_uint<1> gen377_pipex_var;
	ap_uint<1> gen378_pipex_var;
	ap_uint<1> gen379_pipex_var;
	ap_uint<1> gen380_pipex_var;
	ap_uint<1> gen381_pipex_var;
	ap_uint<1> gen382_pipex_var;
	ap_uint<1> gen383_pipex_var;
	ap_uint<1> gen384_pipex_var;
	ap_uint<1> gen385_pipex_var;
	ap_uint<8> gen386_pipex_var;
	ap_uint<1> gen387_pipex_var;
	ap_uint<32> gen388_pipex_var;
	ap_uint<1> gen389_pipex_var;
	ap_uint<32> gen390_pipex_var;
	ap_uint<1> gen391_pipex_var;
	ap_uint<1> gen392_pipex_var;
	ap_uint<1> gen393_pipex_var;
	ap_uint<16> gen394_pipex_var;
	ap_uint<1> gen395_pipex_var;
	ap_uint<32> gen396_pipex_var;
	ap_uint<1> gen397_pipex_var;
	ap_uint<32> gen398_pipex_var;
	ap_uint<1> gen399_pipex_var;
	ap_uint<1> gen400_pipex_var;
	ap_uint<1> gen401_pipex_var;
	ap_uint<32> genpstage_IADDR_curinstr_addr;
	ap_uint<32> genpstage_IADDR_nextinstr_addr;
	riscv_6stage_busreq_mem_struct genpstage_IFETCH_instr_busreq;
	ap_uint<1> genpstage_IFETCH_instr_req_done;
	ap_uint<32> genpstage_IFETCH_curinstr_addr;
	ap_uint<32> genpstage_IFETCH_nextinstr_addr;
	ap_uint<32> genpstage_IDECODE_instr_code;
	ap_uint<7> genpstage_IDECODE_opcode;
	ap_uint<1> genpstage_IDECODE_alu_unsigned;
	ap_uint<5> genpstage_IDECODE_rs1_addr;
	ap_uint<5> genpstage_IDECODE_rs2_addr;
	ap_uint<5> genpstage_IDECODE_rd_addr;
	ap_uint<3> genpstage_IDECODE_funct3;
	ap_uint<7> genpstage_IDECODE_funct7;
	ap_uint<5> genpstage_IDECODE_shamt;
	ap_uint<4> genpstage_IDECODE_pred;
	ap_uint<4> genpstage_IDECODE_succ;
	ap_uint<12> genpstage_IDECODE_csrnum;
	ap_uint<5> genpstage_IDECODE_zimm;
	ap_uint<32> genpstage_IDECODE_immediate_I;
	ap_uint<32> genpstage_IDECODE_immediate_S;
	ap_uint<32> genpstage_IDECODE_immediate_B;
	ap_uint<32> genpstage_IDECODE_immediate_U;
	ap_uint<32> genpstage_IDECODE_immediate_J;
	ap_uint<2> genpstage_IDECODE_op1_source;
	ap_uint<1> genpstage_IDECODE_rd_req;
	ap_uint<3> genpstage_IDECODE_rd_source;
	ap_uint<32> genpstage_IDECODE_immediate;
	ap_uint<2> genpstage_IDECODE_op2_source;
	ap_uint<1> genpstage_IDECODE_alu_req;
	ap_uint<4> genpstage_IDECODE_alu_opcode;
	ap_uint<1> genpstage_IDECODE_jump_req;
	ap_uint<1> genpstage_IDECODE_jump_src;
	ap_uint<1> genpstage_IDECODE_rs1_req;
	ap_uint<1> genpstage_IDECODE_rs2_req;
	ap_uint<1> genpstage_IDECODE_jump_req_cond;
	ap_uint<1> genpstage_IDECODE_mem_req;
	ap_uint<1> genpstage_IDECODE_mem_cmd;
	ap_uint<1> genpstage_IDECODE_fencereq;
	ap_uint<1> genpstage_IDECODE_ebreakreq;
	ap_uint<1> genpstage_IDECODE_ecallreq;
	ap_uint<1> genpstage_IDECODE_csrreq;
	ap_uint<4> genpstage_IDECODE_mem_be;
	ap_uint<1> genpstage_IDECODE_load_signext;
	ap_uint<1> genpstage_IDECODE_mret_req;
	ap_uint<32> genpstage_IDECODE_rs1_rdata;
	ap_uint<32> genpstage_IDECODE_rs2_rdata;
	ap_uint<32> genpstage_IDECODE_csr_rdata;
	ap_uint<32> genpstage_IDECODE_alu_op1;
	ap_uint<32> genpstage_IDECODE_alu_op2;
	ap_uint<33> genpstage_IDECODE_alu_op1_wide;
	ap_uint<33> genpstage_IDECODE_alu_op2_wide;
	ap_uint<32> genpstage_IDECODE_curinstr_addr;
	ap_uint<32> genpstage_IDECODE_nextinstr_addr;
	ap_uint<8> genpstage_EXEC_irq_mcause;
	ap_uint<1> genpstage_EXEC_irq_recv;
	ap_uint<1> genpstage_EXEC_jump_req;
	ap_uint<1> genpstage_EXEC_jump_req_cond;
	ap_uint<1> genpstage_EXEC_jump_src;
	ap_uint<1> genpstage_EXEC_rs1_req;
	ap_uint<1> genpstage_EXEC_rs2_req;
	ap_uint<1> genpstage_EXEC_rd_req;
	ap_uint<32> genpstage_EXEC_immediate;
	ap_uint<1> genpstage_EXEC_fencereq;
	ap_uint<1> genpstage_EXEC_ecallreq;
	ap_uint<1> genpstage_EXEC_ebreakreq;
	ap_uint<1> genpstage_EXEC_csrreq;
	ap_uint<1> genpstage_EXEC_alu_req;
	ap_uint<1> genpstage_EXEC_mem_req;
	ap_uint<33> genpstage_EXEC_alu_result_wide;
	ap_uint<32> genpstage_EXEC_alu_result;
	ap_uint<1> genpstage_EXEC_alu_CF;
	ap_uint<1> genpstage_EXEC_alu_SF;
	ap_uint<1> genpstage_EXEC_alu_ZF;
	ap_uint<1> genpstage_EXEC_alu_OF;
	ap_uint<1> genpstage_EXEC_alu_overflow;
	ap_uint<32> genpstage_EXEC_rd_wdata;
	ap_uint<1> genpstage_EXEC_rd_rdy;
	ap_uint<5> genpstage_EXEC_rd_addr;
	ap_uint<32> genpstage_EXEC_curinstr_addr;
	ap_uint<1> genpstage_EXEC_mret_req;
	ap_uint<33> genpstage_EXEC_alu_op1_wide;
	ap_uint<4> genpstage_EXEC_alu_opcode;
	ap_uint<33> genpstage_EXEC_alu_op2_wide;
	ap_uint<32> genpstage_EXEC_alu_op1;
	ap_uint<32> genpstage_EXEC_alu_op2;
	ap_uint<1> genpstage_EXEC_alu_unsigned;
	ap_uint<3> genpstage_EXEC_rd_source;
	ap_uint<32> genpstage_EXEC_nextinstr_addr;
	ap_uint<32> genpstage_EXEC_csr_rdata;
	ap_uint<3> genpstage_EXEC_funct3;
	ap_uint<1> genpstage_EXEC_mem_cmd;
	ap_uint<4> genpstage_EXEC_mem_be;
	ap_uint<1> genpstage_EXEC_load_signext;
	ap_uint<32> genpstage_EXEC_rs2_rdata;
	ap_uint<32> genpstage_MEM_curinstraddr_imm;
	ap_uint<32> genpstage_MEM_jump_vector;
	ap_uint<1> genpstage_MEM_jump_req;
	ap_uint<32> genpstage_MEM_mem_addr;
	ap_uint<32> genpstage_MEM_mem_wdata;
	riscv_6stage_busreq_mem_struct genpstage_MEM_data_busreq;
	ap_uint<1> genpstage_MEM_data_req_done;
	ap_uint<1> genpstage_MEM_rd_req;
	ap_uint<5> genpstage_MEM_rd_addr;
	ap_uint<1> genpstage_MEM_rd_rdy;
	ap_uint<32> genpstage_MEM_rd_wdata;
	ap_uint<32> genpstage_MEM_curinstr_addr;
	ap_uint<32> genpstage_MEM_immediate;
	ap_uint<1> genpstage_MEM_jump_src;
	ap_uint<32> genpstage_MEM_alu_result;
	ap_uint<1> genpstage_MEM_jump_req_cond;
	ap_uint<3> genpstage_MEM_funct3;
	ap_uint<1> genpstage_MEM_alu_ZF;
	ap_uint<1> genpstage_MEM_alu_CF;
	ap_uint<32> genpstage_MEM_rs2_rdata;
	ap_uint<1> genpstage_MEM_mem_req;
	ap_uint<4> genpstage_MEM_mem_be;
	ap_uint<1> genpstage_MEM_mem_cmd;
	ap_uint<3> genpstage_MEM_rd_source;
	ap_uint<1> genpstage_MEM_load_signext;
	ap_uint<32> genpstage_WB_mem_rdata;
	ap_uint<1> genpstage_WB_rd_rdy;
	ap_uint<32> genpstage_WB_rd_wdata;
	ap_uint<1> genpstage_WB_rd_req;
	ap_uint<5> genpstage_WB_rd_addr;
	ap_uint<1> genpstage_WB_mem_req;
	ap_uint<1> genpstage_WB_mem_cmd;
	ap_uint<4> genpstage_WB_mem_be;
	ap_uint<1> genpstage_WB_load_signext;
	ap_uint<3> genpstage_WB_rd_source;
	ap_uint<32> gen402_pipex_mcopipe_rdata;
	ap_uint<32> gen403_pipex_mcopipe_rdata;
	genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata gen404_pipex_req_struct;
	ap_uint<32> gen405_pipex_mcopipe_rdata;
	ap_uint<32> gen406_pipex_mcopipe_rdata;
	genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen407_pipex_req_struct;
	ap_uint<1> gen246_cyclix_var;
	ap_uint<1> gen247_cyclix_var;
	ap_uint<1> gen248_cyclix_var;
	ap_uint<1> gen249_cyclix_var;
	ap_uint<1> gen250_cyclix_var;
	ap_uint<1> gen251_cyclix_var;
	ap_uint<1> gen252_cyclix_var;
	ap_uint<1> gen253_cyclix_var;
	ap_uint<1> gen254_cyclix_var;
	ap_uint<1> gen255_cyclix_var;
	ap_uint<1> gen256_cyclix_var;
	ap_uint<1> gen257_cyclix_var;
	ap_uint<1> gen258_cyclix_var;
	ap_uint<1> gen259_cyclix_var;
	ap_uint<1> gen260_cyclix_var;
	ap_uint<1> gen261_cyclix_var;
	ap_uint<1> gen262_cyclix_var;
	ap_uint<1> gen263_cyclix_var;
	ap_uint<1> gen264_cyclix_var;
	ap_uint<1> gen265_cyclix_var;
	ap_uint<1> gen266_cyclix_var;
	ap_uint<1> gen267_cyclix_var;
	ap_uint<1> gen268_cyclix_var;
	ap_uint<1> gen269_cyclix_var;
	ap_uint<1> gen270_cyclix_var;
	ap_uint<1> gen271_cyclix_var;
	ap_uint<1> gen272_cyclix_var;
	ap_uint<1> gen273_cyclix_var;
	ap_uint<1> gen274_cyclix_var;
	ap_uint<1> gen275_cyclix_var;
	ap_uint<1> gen276_cyclix_var;
	ap_uint<1> gen277_cyclix_var;
	ap_uint<1> gen278_cyclix_var;
	ap_uint<1> gen279_cyclix_var;
	ap_uint<1> gen280_cyclix_var;
	ap_uint<1> gen281_cyclix_var;
	ap_uint<1> gen282_cyclix_var;
	ap_uint<1> gen283_cyclix_var;
	ap_uint<1> gen284_cyclix_var;
	ap_uint<1> gen285_cyclix_var;
	ap_uint<1> gen286_cyclix_var;
	ap_uint<1> gen287_cyclix_var;
	ap_uint<1> gen288_cyclix_var;
	ap_uint<1> gen289_cyclix_var;
	ap_uint<1> gen290_cyclix_var;
	ap_uint<1> gen291_cyclix_var;
	ap_uint<1> gen292_cyclix_var;
	ap_uint<1> gen293_cyclix_var;
	ap_uint<1> gen294_cyclix_var;
	ap_uint<1> gen295_cyclix_var;
	ap_uint<1> gen296_cyclix_var;
	ap_uint<1> gen297_cyclix_var;
	ap_uint<1> gen298_cyclix_var;
	ap_uint<1> gen299_cyclix_var;
	ap_uint<1> gen300_cyclix_var;
	ap_uint<1> gen301_cyclix_var;
	ap_uint<1> gen302_cyclix_var;
	ap_uint<1> gen303_cyclix_var;
	ap_uint<1> gen304_cyclix_var;
	ap_uint<1> gen305_cyclix_var;
	ap_uint<1> gen306_cyclix_var;
	ap_uint<1> gen307_cyclix_var;
	ap_uint<1> gen308_cyclix_var;
	ap_uint<1> gen309_cyclix_var;
	ap_uint<1> gen310_cyclix_var;
	ap_uint<1> gen311_cyclix_var;
	ap_uint<1> gen312_cyclix_var;
	ap_uint<1> gen313_cyclix_var;
	ap_uint<1> gen314_cyclix_var;
	ap_uint<1> gen315_cyclix_var;
	ap_uint<1> gen316_cyclix_var;
	ap_uint<1> gen317_cyclix_var;
	ap_uint<1> gen318_cyclix_var;
	ap_uint<1> gen319_cyclix_var;
	ap_uint<1> gen320_cyclix_var;
	ap_uint<1> gen321_cyclix_var;
	ap_uint<1> gen322_cyclix_var;
	ap_uint<1> gen323_cyclix_var;
	ap_uint<1> gen324_cyclix_var;
	ap_uint<1> gen325_cyclix_var;
	ap_uint<1> gen326_cyclix_var;
	ap_uint<1> gen327_cyclix_var;
	ap_uint<1> gen328_cyclix_var;
	ap_uint<1> gen329_cyclix_var;
	ap_uint<1> gen330_cyclix_var;
	ap_uint<1> gen331_cyclix_var;
	ap_uint<1> gen332_cyclix_var;
	ap_uint<1> gen333_cyclix_var;
	ap_uint<1> gen334_cyclix_var;
	ap_uint<1> gen335_cyclix_var;
	ap_uint<1> gen336_cyclix_var;
	ap_uint<1> gen337_cyclix_var;
	ap_uint<1> gen338_cyclix_var;
	ap_uint<1> gen339_cyclix_var;
	ap_uint<1> gen340_cyclix_var;
	ap_uint<1> gen341_cyclix_var;
	ap_uint<1> gen342_cyclix_var;
	ap_uint<1> gen343_cyclix_var;
	ap_uint<1> gen344_cyclix_var;
	ap_uint<1> gen345_cyclix_var;
	ap_uint<1> gen346_cyclix_var;
	ap_uint<1> gen347_cyclix_var;
	ap_uint<1> gen348_cyclix_var;
	ap_uint<1> gen349_cyclix_var;
	ap_uint<1> gen350_cyclix_var;
	ap_uint<1> gen351_cyclix_var;
	ap_uint<1> gen352_cyclix_var;
	ap_uint<1> gen353_cyclix_var;
	ap_uint<1> gen354_cyclix_var;
	ap_uint<1> gen355_cyclix_var;
	ap_uint<1> gen356_cyclix_var;
	ap_uint<1> gen357_cyclix_var;
	ap_uint<1> gen358_cyclix_var;
	ap_uint<1> gen359_cyclix_var;
	ap_uint<1> gen360_cyclix_var;
	ap_uint<1> gen361_cyclix_var;
	ap_uint<1> gen362_cyclix_var;
	ap_uint<1> gen363_cyclix_var;
	ap_uint<1> gen364_cyclix_var;
	ap_uint<1> gen365_cyclix_var;
	ap_uint<1> gen366_cyclix_var;
	ap_uint<1> gen367_cyclix_var;
	ap_uint<1> gen368_cyclix_var;
	ap_uint<1> gen369_cyclix_var;
	ap_uint<1> gen370_cyclix_var;
	ap_uint<1> gen371_cyclix_var;
	ap_uint<1> gen372_cyclix_var;
	ap_uint<1> gen373_cyclix_var;
	ap_uint<1> gen374_cyclix_var;
	ap_uint<1> gen375_cyclix_var;
	ap_uint<1> gen376_cyclix_var;
	ap_uint<1> gen377_cyclix_var;
	ap_uint<1> gen378_cyclix_var;
	ap_uint<1> gen379_cyclix_var;
	ap_uint<1> gen380_cyclix_var;
	ap_uint<1> gen381_cyclix_var;
	ap_uint<1> gen382_cyclix_var;
	ap_uint<1> gen383_cyclix_var;
	ap_uint<1> gen384_cyclix_var;
	ap_uint<1> gen385_cyclix_var;
	ap_uint<1> gen386_cyclix_var;
	ap_uint<1> gen387_cyclix_var;
	ap_uint<1> gen388_cyclix_var;
	ap_uint<1> gen389_cyclix_var;
	ap_uint<1> gen390_cyclix_var;
	ap_uint<1> gen391_cyclix_var;
	ap_uint<1> gen392_cyclix_var;
	ap_uint<1> gen393_cyclix_var;
	ap_uint<1> gen394_cyclix_var;
	ap_uint<1> gen395_cyclix_var;
	ap_uint<1> gen396_cyclix_var;
	ap_uint<1> gen397_cyclix_var;
	ap_uint<1> gen398_cyclix_var;
	ap_uint<1> gen399_cyclix_var;
	ap_uint<1> gen400_cyclix_var;
	ap_uint<1> gen401_cyclix_var;
	ap_uint<1> gen402_cyclix_var;
	ap_uint<1> gen403_cyclix_var;
	ap_uint<1> gen404_cyclix_var;
	ap_uint<1> gen405_cyclix_var;
	ap_uint<1> gen406_cyclix_var;
	ap_uint<1> gen407_cyclix_var;
	ap_uint<1> gen408_cyclix_var;
	ap_uint<1> gen409_cyclix_var;
	ap_uint<1> gen410_cyclix_var;
	ap_uint<1> gen411_cyclix_var;
	ap_uint<1> gen412_cyclix_var;
	ap_uint<1> gen413_cyclix_var;
	ap_uint<1> gen414_cyclix_var;
	ap_uint<1> gen415_cyclix_var;
	ap_uint<1> gen416_cyclix_var;
	ap_uint<1> gen417_cyclix_var;
	ap_uint<1> gen418_cyclix_var;
	ap_uint<1> gen419_cyclix_var;
	ap_uint<1> gen420_cyclix_var;
	ap_uint<1> gen421_cyclix_var;
	ap_uint<1> gen422_cyclix_var;
	ap_uint<1> gen423_cyclix_var;
	ap_uint<1> gen424_cyclix_var;
	ap_uint<1> gen425_cyclix_var;
	ap_uint<1> gen426_cyclix_var;
	ap_uint<1> gen427_cyclix_var;
	ap_uint<1> gen428_cyclix_var;
	ap_uint<1> gen429_cyclix_var;
	ap_uint<1> gen430_cyclix_var;
	ap_uint<1> gen431_cyclix_var;
	ap_uint<1> gen432_cyclix_var;
	ap_uint<1> gen433_cyclix_var;
	ap_uint<1> gen434_cyclix_var;
	ap_uint<1> gen435_cyclix_var;
	ap_uint<1> gen436_cyclix_var;
	ap_uint<1> gen437_cyclix_var;
	ap_uint<1> gen438_cyclix_var;
	ap_uint<1> gen439_cyclix_var;
	ap_uint<1> gen440_cyclix_var;
	ap_uint<1> gen441_cyclix_var;
	ap_uint<1> gen442_cyclix_var;
	ap_uint<1> gen443_cyclix_var;
	ap_uint<1> gen444_cyclix_var;
	ap_uint<1> gen445_cyclix_var;
	ap_uint<1> gen446_cyclix_var;
	ap_uint<1> gen447_cyclix_var;
	ap_uint<1> gen448_cyclix_var;
	ap_uint<1> gen449_cyclix_var;
	ap_uint<1> gen450_cyclix_var;
	ap_uint<1> gen451_cyclix_var;
	ap_uint<1> gen452_cyclix_var;
	ap_uint<1> gen453_cyclix_var;
	ap_uint<1> gen454_cyclix_var;
	ap_uint<1> gen455_cyclix_var;
	ap_uint<1> gen456_cyclix_var;
	ap_uint<1> gen457_cyclix_var;
	ap_uint<1> gen458_cyclix_var;
	ap_uint<1> gen459_cyclix_var;
	ap_uint<1> gen460_cyclix_var;
	ap_uint<1> gen461_cyclix_var;
	ap_uint<1> gen462_cyclix_var;
	ap_uint<1> gen463_cyclix_var;
	ap_uint<1> gen464_cyclix_var;
	ap_uint<1> gen465_cyclix_var;
	ap_uint<1> gen466_cyclix_var;
	ap_uint<1> gen467_cyclix_var;
	ap_uint<1> gen468_cyclix_var;
	ap_uint<1> gen469_cyclix_var;
	ap_uint<1> gen470_cyclix_var;
	ap_uint<1> gen471_cyclix_var;
	ap_uint<1> gen472_cyclix_var;
	ap_uint<1> gen473_cyclix_var;
	ap_uint<1> gen474_cyclix_var;
	ap_uint<1> gen475_cyclix_var;
	ap_uint<1> gen476_cyclix_var;
	ap_uint<1> gen477_cyclix_var;
	ap_uint<1> gen478_cyclix_var;
	ap_uint<1> gen479_cyclix_var;
	ap_uint<1> gen480_cyclix_var;
	ap_uint<1> gen481_cyclix_var;
	ap_uint<1> gen482_cyclix_var;
	ap_uint<1> gen483_cyclix_var;
	ap_uint<1> gen484_cyclix_var;
	ap_uint<1> gen485_cyclix_var;
	ap_uint<1> gen486_cyclix_var;
	ap_uint<1> gen487_cyclix_var;
	ap_uint<1> gen488_cyclix_var;
	ap_uint<1> gen489_cyclix_var;
	ap_uint<1> gen490_cyclix_var;
	ap_uint<1> gen491_cyclix_var;

	if (geninit) {
		genpsticky_glbl_pc = ap_uint<32>(512);
		genpsticky_glbl_regfile[1] = ap_uint<32>(0);
		genpsticky_glbl_regfile[2] = ap_uint<32>(0);
		genpsticky_glbl_regfile[3] = ap_uint<32>(0);
		genpsticky_glbl_regfile[4] = ap_uint<32>(0);
		genpsticky_glbl_regfile[5] = ap_uint<32>(0);
		genpsticky_glbl_regfile[6] = ap_uint<32>(0);
		genpsticky_glbl_regfile[7] = ap_uint<32>(0);
		genpsticky_glbl_regfile[8] = ap_uint<32>(0);
		genpsticky_glbl_regfile[9] = ap_uint<32>(0);
		genpsticky_glbl_regfile[10] = ap_uint<32>(0);
		genpsticky_glbl_regfile[11] = ap_uint<32>(0);
		genpsticky_glbl_regfile[12] = ap_uint<32>(0);
		genpsticky_glbl_regfile[13] = ap_uint<32>(0);
		genpsticky_glbl_regfile[14] = ap_uint<32>(0);
		genpsticky_glbl_regfile[15] = ap_uint<32>(0);
		genpsticky_glbl_regfile[16] = ap_uint<32>(0);
		genpsticky_glbl_regfile[17] = ap_uint<32>(0);
		genpsticky_glbl_regfile[18] = ap_uint<32>(0);
		genpsticky_glbl_regfile[19] = ap_uint<32>(0);
		genpsticky_glbl_regfile[20] = ap_uint<32>(0);
		genpsticky_glbl_regfile[21] = ap_uint<32>(0);
		genpsticky_glbl_regfile[22] = ap_uint<32>(0);
		genpsticky_glbl_regfile[23] = ap_uint<32>(0);
		genpsticky_glbl_regfile[24] = ap_uint<32>(0);
		genpsticky_glbl_regfile[25] = ap_uint<32>(0);
		genpsticky_glbl_regfile[26] = ap_uint<32>(0);
		genpsticky_glbl_regfile[27] = ap_uint<32>(0);
		genpsticky_glbl_regfile[28] = ap_uint<32>(0);
		genpsticky_glbl_regfile[29] = ap_uint<32>(0);
		genpsticky_glbl_regfile[30] = ap_uint<32>(0);
		genpsticky_glbl_regfile[31] = ap_uint<32>(0);
		genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
		genpsticky_glbl_jump_vector_cmd = ap_uint<32>(0);
		genpsticky_glbl_CSR_MCAUSE = ap_uint<32>(0);
		genpsticky_glbl_MIRQEN = ap_uint<32>(1);
		genpsticky_glbl_MRETADDR = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
		genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_instr_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_full_flag = ap_uint<32>(0);
		genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_data_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_rd_ptr = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_WB_TRX_BUF = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);

	} else {
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + ap_uint<32>(1));
		genpsticky_glbl_pc_buf = genpsticky_glbl_pc;
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[1];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[2];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[3];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[4];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[5];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[6];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[7];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[8];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[9];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[10];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[11];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[12];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[13];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[14];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[15];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[16];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[17];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[18];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[19];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[20];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[21];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[22];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[23];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[24];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[25];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[26];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[27];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[28];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[29];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[30];
		genpsticky_glbl_regfile_buf = genpsticky_glbl_regfile[31];
		genpsticky_glbl_jump_req_cmd_buf = genpsticky_glbl_jump_req_cmd;
		genpsticky_glbl_jump_vector_cmd_buf = genpsticky_glbl_jump_vector_cmd;
		genpsticky_glbl_CSR_MCAUSE_buf = genpsticky_glbl_CSR_MCAUSE;
		genpsticky_glbl_MIRQEN_buf = genpsticky_glbl_MIRQEN;
		genpsticky_glbl_MRETADDR_buf = genpsticky_glbl_MRETADDR;
		genpstage_WB_genctrl_succ = ap_uint<32>(0);
		genpstage_WB_genctrl_working = ap_uint<32>(0);
		gen246_cyclix_var = genpstage_WB_genctrl_stalled_glbl;
		if (gen246_cyclix_var) {
			genpstage_WB_genctrl_new = ap_uint<32>(0);
			genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_WB_genctrl_active = ap_uint<32>(1);
		}
		gen247_cyclix_var = ap_uint<1>(0);
		gen247_cyclix_var = (gen247_cyclix_var || gen246_cyclix_var);
		gen247_cyclix_var = !gen247_cyclix_var;
		if (gen247_cyclix_var) {
			genpstage_WB_genctrl_active = genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
			genpstage_WB_genctrl_new = genpstage_WB_genctrl_active;
		}
		genpstage_WB_genctrl_occupied = genpstage_WB_genctrl_active;
		genpstage_WB_genctrl_finish = ap_uint<32>(0);
		genpstage_WB_genpctrl_flushreq = ap_uint<32>(0);
		gen248_cyclix_var = genpstage_WB_genctrl_occupied;
		if (gen248_cyclix_var) {
			genpstage_WB_rd_req = genpstage_WB_TRX_BUF[0].rd_req;
			genpstage_WB_rd_addr = genpstage_WB_TRX_BUF[0].rd_addr;
			genpstage_WB_rd_rdy = genpstage_WB_TRX_BUF[0].rd_rdy;
			genpstage_WB_rd_wdata = genpstage_WB_TRX_BUF[0].rd_wdata;
			genpstage_WB_mem_req = genpstage_WB_TRX_BUF[0].mem_req;
			genpstage_WB_mem_cmd = genpstage_WB_TRX_BUF[0].mem_cmd;
			genpstage_WB_mem_be = genpstage_WB_TRX_BUF[0].mem_be;
			genpstage_WB_load_signext = genpstage_WB_TRX_BUF[0].load_signext;
			genpstage_WB_rd_source = genpstage_WB_TRX_BUF[0].rd_source;
			gen249_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
			if (gen249_cyclix_var) {
				gen250_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == ap_uint<1>(0));
				gen251_cyclix_var = gen250_cyclix_var;
				if (gen251_cyclix_var) {
					gen252_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
					gen253_cyclix_var = gen252_cyclix_var;
					if (gen253_cyclix_var) {
						gen254_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen402_pipex_mcopipe_rdata);
						gen255_cyclix_var = gen254_cyclix_var;
						if (gen255_cyclix_var) {
							genpstage_WB_TRX_BUF = ap_uint<32>(0);
							genpstage_WB_TRX_BUF = ap_uint<32>(1);
							genpstage_WB_TRX_BUF = gen402_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen256_cyclix_var = genpstage_WB_genpctrl_flushreq;
			if (gen256_cyclix_var) {
				genpstage_WB_genctrl_active = ap_uint<32>(0);
			}
		}
		gen205_pipex_succbuf = genpsticky_glbl_regfile[1];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[2];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[3];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[4];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[5];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[6];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[7];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[8];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[9];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[10];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[11];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[12];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[13];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[14];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[15];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[16];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[17];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[18];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[19];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[20];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[21];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[22];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[23];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[24];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[25];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[26];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[27];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[28];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[29];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[30];
		gen205_pipex_succbuf = genpsticky_glbl_regfile[31];
		gen377_pipex_var = genpstage_WB_mem_req;
		gen257_cyclix_var = gen377_pipex_var;
		if (gen257_cyclix_var) {
			gen378_pipex_var = ~genpstage_WB_mem_cmd;
			gen379_pipex_var = gen378_pipex_var;
			gen258_cyclix_var = gen379_pipex_var;
			if (gen258_cyclix_var) {
				gen259_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				if (gen259_cyclix_var) {
					genpstage_WB_mem_rdata = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				}
				gen380_pipex_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				gen381_pipex_var = gen380_pipex_var;
				gen260_cyclix_var = gen381_pipex_var;
				if (gen260_cyclix_var) {
					genpstage_WB_rd_rdy = ap_uint<32>(1);
				}
				gen382_pipex_var = ap_uint<1>(0);
				gen382_pipex_var = (gen382_pipex_var || gen381_pipex_var);
				gen382_pipex_var = !gen382_pipex_var;
				gen261_cyclix_var = gen382_pipex_var;
				if (gen261_cyclix_var) {
					gen262_cyclix_var = genpstage_WB_genctrl_active;
					if (gen262_cyclix_var) {
						genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_WB_genctrl_active = ap_uint<32>(0);
				}
			}
		}
		gen383_pipex_var = (genpstage_WB_mem_be == ap_uint<32>(1));
		gen384_pipex_var = gen383_pipex_var;
		gen263_cyclix_var = gen384_pipex_var;
		if (gen263_cyclix_var) {
			gen385_pipex_var = genpstage_WB_load_signext;
			gen264_cyclix_var = gen385_pipex_var;
			if (gen264_cyclix_var) {
				gen386_pipex_var = genpstage_WB_mem_rdata[7:0];
				gen387_pipex_var = gen386_pipex_var[7];
				gen388_pipex_var = gen387_pipex_var.concat((ap_uint<31>)gen387_pipex_var.concat((ap_uint<30>)gen387_pipex_var.concat((ap_uint<29>)gen387_pipex_var.concat((ap_uint<28>)gen387_pipex_var.concat((ap_uint<27>)gen387_pipex_var.concat((ap_uint<26>)gen387_pipex_var.concat((ap_uint<25>)gen387_pipex_var.concat((ap_uint<24>)gen387_pipex_var.concat((ap_uint<23>)gen387_pipex_var.concat((ap_uint<22>)gen387_pipex_var.concat((ap_uint<21>)gen387_pipex_var.concat((ap_uint<20>)gen387_pipex_var.concat((ap_uint<19>)gen387_pipex_var.concat((ap_uint<18>)gen387_pipex_var.concat((ap_uint<17>)gen387_pipex_var.concat((ap_uint<16>)gen387_pipex_var.concat((ap_uint<15>)gen387_pipex_var.concat((ap_uint<14>)gen387_pipex_var.concat((ap_uint<13>)gen387_pipex_var.concat((ap_uint<12>)gen387_pipex_var.concat((ap_uint<11>)gen387_pipex_var.concat((ap_uint<10>)gen387_pipex_var.concat((ap_uint<9>)gen387_pipex_var.concat((ap_uint<8>)genpstage_WB_mem_rdata[7:0]))))))))))))))))))))))));
				genpstage_WB_mem_rdata = gen388_pipex_var;
			}
			gen389_pipex_var = ap_uint<1>(0);
			gen389_pipex_var = (gen389_pipex_var || gen385_pipex_var);
			gen389_pipex_var = !gen389_pipex_var;
			gen265_cyclix_var = gen389_pipex_var;
			if (gen265_cyclix_var) {
				gen390_pipex_var = ap_uint<24>(0).concat((ap_uint<8>)genpstage_WB_mem_rdata[7:0]);
				genpstage_WB_mem_rdata = gen390_pipex_var;
			}
		}
		gen391_pipex_var = (genpstage_WB_mem_be == ap_uint<32>(3));
		gen392_pipex_var = gen391_pipex_var;
		gen266_cyclix_var = gen392_pipex_var;
		if (gen266_cyclix_var) {
			gen393_pipex_var = genpstage_WB_load_signext;
			gen267_cyclix_var = gen393_pipex_var;
			if (gen267_cyclix_var) {
				gen394_pipex_var = genpstage_WB_mem_rdata[15:0];
				gen395_pipex_var = gen394_pipex_var[15];
				gen396_pipex_var = gen395_pipex_var.concat((ap_uint<31>)gen395_pipex_var.concat((ap_uint<30>)gen395_pipex_var.concat((ap_uint<29>)gen395_pipex_var.concat((ap_uint<28>)gen395_pipex_var.concat((ap_uint<27>)gen395_pipex_var.concat((ap_uint<26>)gen395_pipex_var.concat((ap_uint<25>)gen395_pipex_var.concat((ap_uint<24>)gen395_pipex_var.concat((ap_uint<23>)gen395_pipex_var.concat((ap_uint<22>)gen395_pipex_var.concat((ap_uint<21>)gen395_pipex_var.concat((ap_uint<20>)gen395_pipex_var.concat((ap_uint<19>)gen395_pipex_var.concat((ap_uint<18>)gen395_pipex_var.concat((ap_uint<17>)gen395_pipex_var.concat((ap_uint<16>)genpstage_WB_mem_rdata[15:0]))))))))))))))));
				genpstage_WB_mem_rdata = gen396_pipex_var;
			}
			gen397_pipex_var = ap_uint<1>(0);
			gen397_pipex_var = (gen397_pipex_var || gen393_pipex_var);
			gen397_pipex_var = !gen397_pipex_var;
			gen268_cyclix_var = gen397_pipex_var;
			if (gen268_cyclix_var) {
				gen398_pipex_var = ap_uint<16>(0).concat((ap_uint<16>)genpstage_WB_mem_rdata[15:0]);
				genpstage_WB_mem_rdata = gen398_pipex_var;
			}
		}
		gen399_pipex_var = (genpstage_WB_rd_source == ap_uint<32>(5));
		gen400_pipex_var = gen399_pipex_var;
		gen269_cyclix_var = gen400_pipex_var;
		if (gen269_cyclix_var) {
			genpstage_WB_rd_wdata = genpstage_WB_mem_rdata;
		}
		gen401_pipex_var = genpstage_WB_rd_req;
		gen270_cyclix_var = gen401_pipex_var;
		if (gen270_cyclix_var) {
			gen204_pipex_succreq = ap_uint<32>(1);
			gen205_pipex_succbuf = genpstage_WB_rd_wdata;
		}
		gen271_cyclix_var = genpstage_WB_genctrl_stalled_glbl;
		if (gen271_cyclix_var) {
			genpstage_WB_genctrl_finish = ap_uint<32>(0);
			genpstage_WB_genctrl_succ = ap_uint<32>(0);
		}
		gen272_cyclix_var = ap_uint<1>(0);
		gen272_cyclix_var = (gen272_cyclix_var || gen271_cyclix_var);
		gen272_cyclix_var = !gen272_cyclix_var;
		if (gen272_cyclix_var) {
			genpstage_WB_genctrl_finish = genpstage_WB_genctrl_occupied;
			genpstage_WB_genctrl_succ = genpstage_WB_genctrl_active;
		}
		gen273_cyclix_var = genpstage_WB_genctrl_succ;
		if (gen273_cyclix_var) {
			gen274_cyclix_var = gen204_pipex_succreq;
			if (gen274_cyclix_var) {
				genpsticky_glbl_regfile = gen205_pipex_succbuf[1];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[2];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[3];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[4];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[5];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[6];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[7];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[8];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[9];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[10];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[11];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[12];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[13];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[14];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[15];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[16];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[17];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[18];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[19];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[20];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[21];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[22];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[23];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[24];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[25];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[26];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[27];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[28];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[29];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[30];
				genpsticky_glbl_regfile = gen205_pipex_succbuf[31];
			}
		}
		gen275_cyclix_var = genpstage_WB_genctrl_finish;
		if (gen275_cyclix_var) {
			gen276_cyclix_var = genpstage_WB_genctrl_succ;
			if (gen276_cyclix_var) {
			}
			genpstage_WB_genctrl_active = ap_uint<32>(0);
			genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_WB_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen277_cyclix_var = ~genpstage_WB_TRX_BUF_COUNTER_FULL;
		genpstage_WB_genctrl_rdy = gen277_cyclix_var;
		genpstage_WB_genctrl_working = (genpstage_WB_genctrl_succ | genpstage_WB_genctrl_stalled_glbl);
		genpstage_MEM_genctrl_succ = ap_uint<32>(0);
		genpstage_MEM_genctrl_working = ap_uint<32>(0);
		gen278_cyclix_var = genpstage_MEM_genctrl_stalled_glbl;
		if (gen278_cyclix_var) {
			genpstage_MEM_genctrl_new = ap_uint<32>(0);
			genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEM_genctrl_active = ap_uint<32>(1);
		}
		gen279_cyclix_var = ap_uint<1>(0);
		gen279_cyclix_var = (gen279_cyclix_var || gen278_cyclix_var);
		gen279_cyclix_var = !gen279_cyclix_var;
		if (gen279_cyclix_var) {
			genpstage_MEM_genctrl_active = genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
			genpstage_MEM_genctrl_new = genpstage_MEM_genctrl_active;
		}
		genpstage_MEM_genctrl_occupied = genpstage_MEM_genctrl_active;
		genpstage_MEM_genctrl_finish = ap_uint<32>(0);
		genpstage_MEM_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_WB_genpctrl_flushreq);
		gen280_cyclix_var = genpstage_MEM_genctrl_occupied;
		if (gen280_cyclix_var) {
			gen281_cyclix_var = genpstage_MEM_genctrl_new;
			if (gen281_cyclix_var) {
				genpstage_MEM_TRX_BUF = ap_uint<32>(0);
			}
			genpstage_MEM_rd_req = genpstage_MEM_TRX_BUF[0].rd_req;
			genpstage_MEM_rd_addr = genpstage_MEM_TRX_BUF[0].rd_addr;
			genpstage_MEM_rd_rdy = genpstage_MEM_TRX_BUF[0].rd_rdy;
			genpstage_MEM_rd_wdata = genpstage_MEM_TRX_BUF[0].rd_wdata;
			genpstage_MEM_curinstr_addr = genpstage_MEM_TRX_BUF[0].curinstr_addr;
			genpstage_MEM_immediate = genpstage_MEM_TRX_BUF[0].immediate;
			genpstage_MEM_jump_src = genpstage_MEM_TRX_BUF[0].jump_src;
			genpstage_MEM_alu_result = genpstage_MEM_TRX_BUF[0].alu_result;
			genpstage_MEM_jump_req_cond = genpstage_MEM_TRX_BUF[0].jump_req_cond;
			genpstage_MEM_funct3 = genpstage_MEM_TRX_BUF[0].funct3;
			genpstage_MEM_alu_ZF = genpstage_MEM_TRX_BUF[0].alu_ZF;
			genpstage_MEM_alu_CF = genpstage_MEM_TRX_BUF[0].alu_CF;
			genpstage_MEM_rs2_rdata = genpstage_MEM_TRX_BUF[0].rs2_rdata;
			genpstage_MEM_jump_req = genpstage_MEM_TRX_BUF[0].jump_req;
			genpstage_MEM_mem_req = genpstage_MEM_TRX_BUF[0].mem_req;
			genpstage_MEM_mem_be = genpstage_MEM_TRX_BUF[0].mem_be;
			genpstage_MEM_mem_cmd = genpstage_MEM_TRX_BUF[0].mem_cmd;
			genpstage_MEM_load_signext = genpstage_MEM_TRX_BUF[0].load_signext;
			genpstage_MEM_rd_source = genpstage_MEM_TRX_BUF[0].rd_source;
			genpstage_MEM_data_req_done = genpstage_MEM_TRX_BUF[0].data_req_done;
			gen282_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
			if (gen282_cyclix_var) {
				gen283_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == ap_uint<1>(0));
				gen284_cyclix_var = gen283_cyclix_var;
				if (gen284_cyclix_var) {
					gen285_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
					gen286_cyclix_var = gen285_cyclix_var;
					if (gen286_cyclix_var) {
						gen287_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen403_pipex_mcopipe_rdata);
						gen288_cyclix_var = gen287_cyclix_var;
						if (gen288_cyclix_var) {
							genpstage_MEM_TRX_BUF = ap_uint<32>(0);
							genpstage_MEM_TRX_BUF = ap_uint<32>(1);
							genpstage_MEM_TRX_BUF = gen403_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen289_cyclix_var = genpstage_MEM_genpctrl_flushreq;
			if (gen289_cyclix_var) {
				genpstage_MEM_genctrl_active = ap_uint<32>(0);
			}
		}
		gen201_pipex_succbuf = genpsticky_glbl_jump_req_cmd;
		gen203_pipex_succbuf = genpsticky_glbl_jump_vector_cmd;
		gen359_pipex_var = (genpstage_MEM_curinstr_addr + genpstage_MEM_immediate);
		genpstage_MEM_curinstraddr_imm = gen359_pipex_var;
		switch (genpstage_MEM_jump_src) {
			case 0:
				genpstage_MEM_jump_vector = genpstage_MEM_immediate;
				break;
			case 1:
				genpstage_MEM_jump_vector = genpstage_MEM_alu_result;
				break;
		}
		gen360_pipex_var = genpstage_MEM_jump_req_cond;
		gen290_cyclix_var = gen360_pipex_var;
		if (gen290_cyclix_var) {
			switch (genpstage_MEM_funct3) {
				case 0:
					gen361_pipex_var = genpstage_MEM_alu_ZF;
					gen291_cyclix_var = gen361_pipex_var;
					if (gen291_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 1:
					gen362_pipex_var = ~genpstage_MEM_alu_ZF;
					gen363_pipex_var = gen362_pipex_var;
					gen292_cyclix_var = gen363_pipex_var;
					if (gen292_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 4:
					gen364_pipex_var = genpstage_MEM_alu_CF;
					gen293_cyclix_var = gen364_pipex_var;
					if (gen293_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 5:
					gen365_pipex_var = ~genpstage_MEM_alu_CF;
					gen366_pipex_var = gen365_pipex_var;
					gen294_cyclix_var = gen366_pipex_var;
					if (gen294_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 6:
					gen367_pipex_var = genpstage_MEM_alu_CF;
					gen295_cyclix_var = gen367_pipex_var;
					if (gen295_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 7:
					gen368_pipex_var = ~genpstage_MEM_alu_CF;
					gen369_pipex_var = gen368_pipex_var;
					gen296_cyclix_var = gen369_pipex_var;
					if (gen296_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
			}
		}
		genpstage_MEM_mem_addr = genpstage_MEM_alu_result;
		genpstage_MEM_mem_wdata = genpstage_MEM_rs2_rdata;
		gen200_pipex_succreq = ap_uint<32>(1);
		gen201_pipex_succbuf = genpstage_MEM_jump_req;
		gen202_pipex_succreq = ap_uint<32>(1);
		gen203_pipex_succbuf = genpstage_MEM_jump_vector;
		gen370_pipex_var = genpstage_MEM_jump_req;
		gen297_cyclix_var = gen370_pipex_var;
		if (gen297_cyclix_var) {
			genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_MEM_genctrl_active);
		}
		gen371_pipex_var = genpstage_MEM_mem_req;
		gen298_cyclix_var = gen371_pipex_var;
		if (gen298_cyclix_var) {
			gen372_pipex_var = ~genpstage_MEM_data_req_done;
			gen373_pipex_var = gen372_pipex_var;
			gen299_cyclix_var = gen373_pipex_var;
			if (gen299_cyclix_var) {
				genpstage_MEM_data_busreq = genpstage_MEM_mem_addr;
				genpstage_MEM_data_busreq = genpstage_MEM_mem_be;
				genpstage_MEM_data_busreq = genpstage_MEM_mem_wdata;
				gen300_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen300_cyclix_var) {
					gen301_cyclix_var = ~genmcopipe_data_mem_full_flag;
					gen302_cyclix_var = gen301_cyclix_var;
					if (gen302_cyclix_var) {
						gen404_pipex_req_struct = genpstage_MEM_mem_cmd;
						gen404_pipex_req_struct = genpstage_MEM_data_busreq;
						gen303_cyclix_var = genmcopipe_data_mem_req.write_nb(gen404_pipex_req_struct);
						gen304_cyclix_var = gen303_cyclix_var;
						if (gen304_cyclix_var) {
							gen374_pipex_var = ap_uint<32>(1);
							gen305_cyclix_var = !genpstage_MEM_mem_cmd;
							genpstage_MEM_TRX_BUF = gen305_cyclix_var;
							genpstage_MEM_TRX_BUF = genmcopipe_data_mem_wr_ptr;
							genpstage_MEM_TRX_BUF = ap_uint<1>(0);
							gen306_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
							if (gen306_cyclix_var) {
								genmcopipe_data_mem_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_MEM_data_req_done = gen374_pipex_var;
				gen307_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen307_cyclix_var) {
					genpstage_MEM_TRX_BUF = gen374_pipex_var;
				}
			}
			gen375_pipex_var = ~genpstage_MEM_data_req_done;
			gen376_pipex_var = gen375_pipex_var;
			gen308_cyclix_var = gen376_pipex_var;
			if (gen308_cyclix_var) {
				gen309_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen309_cyclix_var) {
					genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(1);
				}
				genpstage_MEM_genctrl_active = ap_uint<32>(0);
			}
		}
		gen310_cyclix_var = ~genpstage_WB_genctrl_rdy;
		gen311_cyclix_var = gen310_cyclix_var;
		if (gen311_cyclix_var) {
			gen312_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen312_cyclix_var) {
				genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_MEM_genctrl_active = ap_uint<32>(0);
		}
		gen313_cyclix_var = genpstage_MEM_genctrl_stalled_glbl;
		if (gen313_cyclix_var) {
			genpstage_MEM_genctrl_finish = ap_uint<32>(0);
			genpstage_MEM_genctrl_succ = ap_uint<32>(0);
		}
		gen314_cyclix_var = ap_uint<1>(0);
		gen314_cyclix_var = (gen314_cyclix_var || gen313_cyclix_var);
		gen314_cyclix_var = !gen314_cyclix_var;
		if (gen314_cyclix_var) {
			genpstage_MEM_genctrl_finish = genpstage_MEM_genctrl_occupied;
			genpstage_MEM_genctrl_succ = genpstage_MEM_genctrl_active;
		}
		gen315_cyclix_var = genpstage_MEM_genctrl_succ;
		if (gen315_cyclix_var) {
			gen316_cyclix_var = gen200_pipex_succreq;
			if (gen316_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = gen201_pipex_succbuf;
			}
			gen317_cyclix_var = gen202_pipex_succreq;
			if (gen317_cyclix_var) {
				genpsticky_glbl_jump_vector_cmd = gen203_pipex_succbuf;
			}
		}
		gen318_cyclix_var = genpstage_MEM_genctrl_finish;
		if (gen318_cyclix_var) {
			gen319_cyclix_var = genpstage_MEM_genctrl_succ;
			if (gen319_cyclix_var) {
				gen320_cyclix_var = genpstage_WB_genctrl_rdy;
				if (gen320_cyclix_var) {
					genpstage_WB_TRX_BUF = genpstage_MEM_rd_rdy;
					genpstage_WB_TRX_BUF = genpstage_MEM_rd_wdata;
					genpstage_WB_TRX_BUF = genpstage_MEM_rd_req;
					genpstage_WB_TRX_BUF = genpstage_MEM_rd_addr;
					genpstage_WB_TRX_BUF = genpstage_MEM_mem_req;
					genpstage_WB_TRX_BUF = genpstage_MEM_mem_cmd;
					genpstage_WB_TRX_BUF = genpstage_MEM_mem_be;
					genpstage_WB_TRX_BUF = genpstage_MEM_load_signext;
					genpstage_WB_TRX_BUF = genpstage_MEM_rd_source;
					genpstage_WB_TRX_BUF = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem;
					genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_MEM_genctrl_active = ap_uint<32>(0);
			genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen321_cyclix_var = ~genpstage_MEM_TRX_BUF_COUNTER_FULL;
		genpstage_MEM_genctrl_rdy = gen321_cyclix_var;
		genpstage_MEM_genctrl_working = (genpstage_MEM_genctrl_succ | genpstage_MEM_genctrl_stalled_glbl);
		genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		genpstage_EXEC_genctrl_working = ap_uint<32>(0);
		gen322_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen322_cyclix_var) {
			genpstage_EXEC_genctrl_new = ap_uint<32>(0);
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_genctrl_active = ap_uint<32>(1);
		}
		gen323_cyclix_var = ap_uint<1>(0);
		gen323_cyclix_var = (gen323_cyclix_var || gen322_cyclix_var);
		gen323_cyclix_var = !gen323_cyclix_var;
		if (gen323_cyclix_var) {
			genpstage_EXEC_genctrl_active = genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
			genpstage_EXEC_genctrl_new = genpstage_EXEC_genctrl_active;
		}
		genpstage_EXEC_genctrl_occupied = genpstage_EXEC_genctrl_active;
		genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEM_genpctrl_flushreq);
		gen324_cyclix_var = genpstage_EXEC_genctrl_occupied;
		if (gen324_cyclix_var) {
			gen325_cyclix_var = genpstage_EXEC_genctrl_new;
			if (gen325_cyclix_var) {
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
			}
			genpstage_EXEC_rd_req = genpstage_EXEC_TRX_BUF[0].rd_req;
			genpstage_EXEC_rd_addr = genpstage_EXEC_TRX_BUF[0].rd_addr;
			genpstage_EXEC_curinstr_addr = genpstage_EXEC_TRX_BUF[0].curinstr_addr;
			genpstage_EXEC_mret_req = genpstage_EXEC_TRX_BUF[0].mret_req;
			genpstage_EXEC_alu_op1_wide = genpstage_EXEC_TRX_BUF[0].alu_op1_wide;
			genpstage_EXEC_alu_req = genpstage_EXEC_TRX_BUF[0].alu_req;
			genpstage_EXEC_alu_opcode = genpstage_EXEC_TRX_BUF[0].alu_opcode;
			genpstage_EXEC_alu_op2_wide = genpstage_EXEC_TRX_BUF[0].alu_op2_wide;
			genpstage_EXEC_alu_op1 = genpstage_EXEC_TRX_BUF[0].alu_op1;
			genpstage_EXEC_alu_op2 = genpstage_EXEC_TRX_BUF[0].alu_op2;
			genpstage_EXEC_alu_unsigned = genpstage_EXEC_TRX_BUF[0].alu_unsigned;
			genpstage_EXEC_rd_source = genpstage_EXEC_TRX_BUF[0].rd_source;
			genpstage_EXEC_immediate = genpstage_EXEC_TRX_BUF[0].immediate;
			genpstage_EXEC_nextinstr_addr = genpstage_EXEC_TRX_BUF[0].nextinstr_addr;
			genpstage_EXEC_csr_rdata = genpstage_EXEC_TRX_BUF[0].csr_rdata;
			genpstage_EXEC_jump_src = genpstage_EXEC_TRX_BUF[0].jump_src;
			genpstage_EXEC_jump_req_cond = genpstage_EXEC_TRX_BUF[0].jump_req_cond;
			genpstage_EXEC_funct3 = genpstage_EXEC_TRX_BUF[0].funct3;
			genpstage_EXEC_rs2_rdata = genpstage_EXEC_TRX_BUF[0].rs2_rdata;
			genpstage_EXEC_jump_req = genpstage_EXEC_TRX_BUF[0].jump_req;
			genpstage_EXEC_mem_req = genpstage_EXEC_TRX_BUF[0].mem_req;
			genpstage_EXEC_mem_be = genpstage_EXEC_TRX_BUF[0].mem_be;
			genpstage_EXEC_mem_cmd = genpstage_EXEC_TRX_BUF[0].mem_cmd;
			genpstage_EXEC_load_signext = genpstage_EXEC_TRX_BUF[0].load_signext;
			genpstage_EXEC_irq_recv = genpstage_EXEC_TRX_BUF[0].irq_recv;
			genpstage_EXEC_irq_mcause = genpstage_EXEC_TRX_BUF[0].irq_mcause;
			gen326_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
			if (gen326_cyclix_var) {
				genpstage_EXEC_genctrl_active = ap_uint<32>(0);
			}
		}
		gen326_pipex_var = genpsticky_glbl_MIRQEN;
		gen327_cyclix_var = gen326_pipex_var;
		if (gen327_cyclix_var) {
			gen327_pipex_var = ~genpstage_EXEC_irq_recv;
			gen328_pipex_var = gen327_pipex_var;
			gen328_cyclix_var = gen328_pipex_var;
			if (gen328_cyclix_var) {
				gen329_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen329_cyclix_var) {
					gen330_cyclix_var = irq_fifo.read_nb(genpstage_EXEC_irq_mcause);
					gen329_pipex_var = gen330_cyclix_var;
				}
				genpstage_EXEC_irq_recv = gen329_pipex_var;
				gen331_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen331_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen329_pipex_var;
				}
				genpstage_EXEC_irq_mcause = genpstage_EXEC_irq_mcause;
				gen332_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen332_cyclix_var) {
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_irq_mcause;
				}
			}
			gen330_pipex_var = genpstage_EXEC_irq_recv;
			gen333_cyclix_var = gen330_pipex_var;
			if (gen333_cyclix_var) {
				genpstage_EXEC_jump_req = ap_uint<32>(1);
				genpstage_EXEC_jump_req_cond = ap_uint<32>(0);
				genpstage_EXEC_jump_src = ap_uint<32>(0);
				genpstage_EXEC_rs1_req = ap_uint<32>(0);
				genpstage_EXEC_rs2_req = ap_uint<32>(0);
				genpstage_EXEC_rd_req = ap_uint<32>(0);
				genpstage_EXEC_immediate = ap_uint<32>(128);
				genpstage_EXEC_fencereq = ap_uint<32>(0);
				genpstage_EXEC_ecallreq = ap_uint<32>(0);
				genpstage_EXEC_ebreakreq = ap_uint<32>(0);
				genpstage_EXEC_csrreq = ap_uint<32>(0);
				genpstage_EXEC_alu_req = ap_uint<32>(0);
				genpstage_EXEC_mem_req = ap_uint<32>(0);
				gen334_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen334_cyclix_var) {
					genpsticky_glbl_MIRQEN = ap_uint<32>(0);
				}
				gen335_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen335_cyclix_var) {
					genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_irq_mcause;
				}
				gen336_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen336_cyclix_var) {
					genpsticky_glbl_MRETADDR = genpstage_EXEC_curinstr_addr;
				}
			}
		}
		gen331_pipex_var = genpstage_EXEC_mret_req;
		gen337_cyclix_var = gen331_pipex_var;
		if (gen337_cyclix_var) {
			gen338_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen338_cyclix_var) {
				genpsticky_glbl_MIRQEN = ap_uint<32>(1);
			}
		}
		genpstage_EXEC_alu_result_wide = genpstage_EXEC_alu_op1_wide;
		gen332_pipex_var = genpstage_EXEC_alu_req;
		gen339_cyclix_var = gen332_pipex_var;
		if (gen339_cyclix_var) {
			switch (genpstage_EXEC_alu_opcode) {
				case 0:
					gen333_pipex_var = (genpstage_EXEC_alu_op1_wide + genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen333_pipex_var;
					break;
				case 1:
					gen334_pipex_var = (genpstage_EXEC_alu_op1_wide - genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen334_pipex_var;
					break;
				case 2:
					gen335_pipex_var = (genpstage_EXEC_alu_op1_wide & genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen335_pipex_var;
					break;
				case 3:
					gen336_pipex_var = (genpstage_EXEC_alu_op1_wide | genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen336_pipex_var;
					break;
				case 4:
					gen337_pipex_var = (genpstage_EXEC_alu_op1_wide << genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen337_pipex_var;
					break;
				case 5:
					gen338_pipex_var = ap_uint<32>(0).concat((ap_uint<32>)genpstage_EXEC_alu_op1_wide[31:0]);
					gen339_pipex_var = (gen338_pipex_var >> genpstage_EXEC_alu_op2_wide[4:0]);
					genpstage_EXEC_alu_result_wide = gen339_pipex_var;
					break;
				case 6:
					gen340_pipex_var = genpstage_EXEC_alu_op1_wide[31:0];
					gen341_pipex_var = gen340_pipex_var[31];
					gen342_pipex_var = gen341_pipex_var.concat((ap_uint<63>)gen341_pipex_var.concat((ap_uint<62>)gen341_pipex_var.concat((ap_uint<61>)gen341_pipex_var.concat((ap_uint<60>)gen341_pipex_var.concat((ap_uint<59>)gen341_pipex_var.concat((ap_uint<58>)gen341_pipex_var.concat((ap_uint<57>)gen341_pipex_var.concat((ap_uint<56>)gen341_pipex_var.concat((ap_uint<55>)gen341_pipex_var.concat((ap_uint<54>)gen341_pipex_var.concat((ap_uint<53>)gen341_pipex_var.concat((ap_uint<52>)gen341_pipex_var.concat((ap_uint<51>)gen341_pipex_var.concat((ap_uint<50>)gen341_pipex_var.concat((ap_uint<49>)gen341_pipex_var.concat((ap_uint<48>)gen341_pipex_var.concat((ap_uint<47>)gen341_pipex_var.concat((ap_uint<46>)gen341_pipex_var.concat((ap_uint<45>)gen341_pipex_var.concat((ap_uint<44>)gen341_pipex_var.concat((ap_uint<43>)gen341_pipex_var.concat((ap_uint<42>)gen341_pipex_var.concat((ap_uint<41>)gen341_pipex_var.concat((ap_uint<40>)gen341_pipex_var.concat((ap_uint<39>)gen341_pipex_var.concat((ap_uint<38>)gen341_pipex_var.concat((ap_uint<37>)gen341_pipex_var.concat((ap_uint<36>)gen341_pipex_var.concat((ap_uint<35>)gen341_pipex_var.concat((ap_uint<34>)gen341_pipex_var.concat((ap_uint<33>)gen341_pipex_var.concat((ap_uint<32>)genpstage_EXEC_alu_op1_wide[31:0]))))))))))))))))))))))))))))))));
					gen343_pipex_var = (gen342_pipex_var >> genpstage_EXEC_alu_op2_wide[4:0]);
					genpstage_EXEC_alu_result_wide = gen343_pipex_var;
					break;
				case 7:
					gen344_pipex_var = (genpstage_EXEC_alu_op1_wide ^ genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen344_pipex_var;
					break;
				case 8:
					gen345_pipex_var = ~genpstage_EXEC_alu_op2_wide;
					gen346_pipex_var = (genpstage_EXEC_alu_op1_wide & gen345_pipex_var);
					genpstage_EXEC_alu_result_wide = gen346_pipex_var;
					break;
			}
			genpstage_EXEC_alu_result = genpstage_EXEC_alu_result_wide[31:0];
			genpstage_EXEC_alu_CF = genpstage_EXEC_alu_result_wide[32];
			genpstage_EXEC_alu_SF = genpstage_EXEC_alu_result_wide[31];
			gen347_pipex_var = |genpstage_EXEC_alu_result;
			gen348_pipex_var = ~gen347_pipex_var;
			genpstage_EXEC_alu_ZF = gen348_pipex_var;
			gen349_pipex_var = ~genpstage_EXEC_alu_op1[31];
			gen350_pipex_var = ~genpstage_EXEC_alu_op2[31];
			gen351_pipex_var = (gen349_pipex_var & gen350_pipex_var);
			gen352_pipex_var = (gen351_pipex_var & genpstage_EXEC_alu_result[31]);
			gen353_pipex_var = ~genpstage_EXEC_alu_result[31];
			gen354_pipex_var = (genpstage_EXEC_alu_op1[31] & genpstage_EXEC_alu_op2[31]);
			gen355_pipex_var = (gen354_pipex_var & gen353_pipex_var);
			gen356_pipex_var = (gen352_pipex_var | gen355_pipex_var);
			genpstage_EXEC_alu_OF = gen356_pipex_var;
			gen357_pipex_var = genpstage_EXEC_alu_unsigned;
			gen340_cyclix_var = gen357_pipex_var;
			if (gen340_cyclix_var) {
				genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_CF;
			}
			gen358_pipex_var = ap_uint<1>(0);
			gen358_pipex_var = (gen358_pipex_var || gen357_pipex_var);
			gen358_pipex_var = !gen358_pipex_var;
			gen341_cyclix_var = gen358_pipex_var;
			if (gen341_cyclix_var) {
				genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_OF;
			}
		}
		switch (genpstage_EXEC_rd_source) {
			case 0:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_immediate;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 1:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_result;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 2:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_CF;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 3:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_OF;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 4:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_nextinstr_addr;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 6:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_csr_rdata;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
		}
		gen342_cyclix_var = ~genpstage_MEM_genctrl_rdy;
		gen343_cyclix_var = gen342_cyclix_var;
		if (gen343_cyclix_var) {
			gen344_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen344_cyclix_var) {
				genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		gen345_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen345_cyclix_var) {
			genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
			genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		}
		gen346_cyclix_var = ap_uint<1>(0);
		gen346_cyclix_var = (gen346_cyclix_var || gen345_cyclix_var);
		gen346_cyclix_var = !gen346_cyclix_var;
		if (gen346_cyclix_var) {
			genpstage_EXEC_genctrl_finish = genpstage_EXEC_genctrl_occupied;
			genpstage_EXEC_genctrl_succ = genpstage_EXEC_genctrl_active;
		}
		gen347_cyclix_var = genpstage_EXEC_genctrl_finish;
		if (gen347_cyclix_var) {
			gen348_cyclix_var = genpstage_EXEC_genctrl_succ;
			if (gen348_cyclix_var) {
				gen349_cyclix_var = genpstage_MEM_genctrl_rdy;
				if (gen349_cyclix_var) {
					genpstage_MEM_TRX_BUF = genpstage_EXEC_jump_req;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_rd_req;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_rd_addr;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_rd_rdy;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_rd_wdata;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_curinstr_addr;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_immediate;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_jump_src;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_alu_result;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_jump_req_cond;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_funct3;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_alu_ZF;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_alu_CF;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_rs2_rdata;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_mem_req;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_mem_be;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_mem_cmd;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_rd_source;
					genpstage_MEM_TRX_BUF = genpstage_EXEC_load_signext;
					genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen350_cyclix_var = ~genpstage_EXEC_TRX_BUF_COUNTER_FULL;
		genpstage_EXEC_genctrl_rdy = gen350_cyclix_var;
		genpstage_EXEC_genctrl_working = (genpstage_EXEC_genctrl_succ | genpstage_EXEC_genctrl_stalled_glbl);
		genpstage_IDECODE_genctrl_succ = ap_uint<32>(0);
		genpstage_IDECODE_genctrl_working = ap_uint<32>(0);
		gen351_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
		if (gen351_cyclix_var) {
			genpstage_IDECODE_genctrl_new = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_active = ap_uint<32>(1);
		}
		gen352_cyclix_var = ap_uint<1>(0);
		gen352_cyclix_var = (gen352_cyclix_var || gen351_cyclix_var);
		gen352_cyclix_var = !gen352_cyclix_var;
		if (gen352_cyclix_var) {
			genpstage_IDECODE_genctrl_active = genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
			genpstage_IDECODE_genctrl_new = genpstage_IDECODE_genctrl_active;
		}
		genpstage_IDECODE_genctrl_occupied = genpstage_IDECODE_genctrl_active;
		genpstage_IDECODE_genctrl_finish = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
		gen353_cyclix_var = genpstage_IDECODE_genctrl_occupied;
		if (gen353_cyclix_var) {
			gen354_cyclix_var = genpstage_IDECODE_genctrl_new;
			if (gen354_cyclix_var) {
				genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
				genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
			}
			genpstage_IDECODE_curinstr_addr = genpstage_IDECODE_TRX_BUF[0].curinstr_addr;
			genpstage_IDECODE_nextinstr_addr = genpstage_IDECODE_TRX_BUF[0].nextinstr_addr;
			genpstage_IDECODE_rs1_rdata = genpstage_IDECODE_TRX_BUF[0].rs1_rdata;
			genpstage_IDECODE_rs2_rdata = genpstage_IDECODE_TRX_BUF[0].rs2_rdata;
			gen355_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen355_cyclix_var) {
				gen356_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen357_cyclix_var = gen356_cyclix_var;
				if (gen357_cyclix_var) {
					gen358_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen359_cyclix_var = gen358_cyclix_var;
					if (gen359_cyclix_var) {
						gen360_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen405_pipex_mcopipe_rdata);
						gen361_cyclix_var = gen360_cyclix_var;
						if (gen361_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
							genpstage_IDECODE_TRX_BUF = ap_uint<32>(1);
							genpstage_IDECODE_TRX_BUF = gen405_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen362_cyclix_var = genpstage_IDECODE_genpctrl_flushreq;
			if (gen362_cyclix_var) {
				genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
			}
		}
		gen363_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		if (gen363_cyclix_var) {
			genpstage_IDECODE_instr_code = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
		}
		gen213_pipex_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		gen214_pipex_var = ~gen213_pipex_var;
		gen215_pipex_var = gen214_pipex_var;
		gen364_cyclix_var = gen215_pipex_var;
		if (gen364_cyclix_var) {
			gen365_cyclix_var = genpstage_IDECODE_genctrl_active;
			if (gen365_cyclix_var) {
				genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		genpstage_IDECODE_opcode = genpstage_IDECODE_instr_code[6:0];
		genpstage_IDECODE_alu_unsigned = ap_uint<32>(0);
		genpstage_IDECODE_rs1_addr = genpstage_IDECODE_instr_code[19:15];
		genpstage_IDECODE_rs2_addr = genpstage_IDECODE_instr_code[24:20];
		genpstage_IDECODE_rd_addr = genpstage_IDECODE_instr_code[11:7];
		genpstage_IDECODE_funct3 = genpstage_IDECODE_instr_code[14:12];
		genpstage_IDECODE_funct7 = genpstage_IDECODE_instr_code[31:25];
		genpstage_IDECODE_shamt = genpstage_IDECODE_instr_code[24:20];
		genpstage_IDECODE_pred = genpstage_IDECODE_instr_code[27:24];
		genpstage_IDECODE_succ = genpstage_IDECODE_instr_code[23:20];
		genpstage_IDECODE_csrnum = genpstage_IDECODE_instr_code[31:20];
		genpstage_IDECODE_zimm = genpstage_IDECODE_instr_code[19:15];
		gen216_pipex_var = genpstage_IDECODE_instr_code[31:20];
		gen217_pipex_var = gen216_pipex_var[31];
		gen218_pipex_var = gen217_pipex_var.concat((ap_uint<31>)gen217_pipex_var.concat((ap_uint<30>)gen217_pipex_var.concat((ap_uint<29>)gen217_pipex_var.concat((ap_uint<28>)gen217_pipex_var.concat((ap_uint<27>)gen217_pipex_var.concat((ap_uint<26>)gen217_pipex_var.concat((ap_uint<25>)gen217_pipex_var.concat((ap_uint<24>)gen217_pipex_var.concat((ap_uint<23>)gen217_pipex_var.concat((ap_uint<22>)gen217_pipex_var.concat((ap_uint<21>)gen217_pipex_var.concat((ap_uint<20>)gen217_pipex_var.concat((ap_uint<19>)gen217_pipex_var.concat((ap_uint<18>)gen217_pipex_var.concat((ap_uint<17>)gen217_pipex_var.concat((ap_uint<16>)gen217_pipex_var.concat((ap_uint<15>)gen217_pipex_var.concat((ap_uint<14>)gen217_pipex_var.concat((ap_uint<13>)gen217_pipex_var.concat((ap_uint<12>)genpstage_IDECODE_instr_code[31:20]))))))))))))))))))));
		genpstage_IDECODE_immediate_I = gen218_pipex_var;
		gen219_pipex_var = genpstage_IDECODE_instr_code[31:25].concat((ap_uint<5>)genpstage_IDECODE_instr_code[11:7]);
		gen220_pipex_var = gen219_pipex_var[11];
		gen221_pipex_var = gen220_pipex_var.concat((ap_uint<31>)gen220_pipex_var.concat((ap_uint<30>)gen220_pipex_var.concat((ap_uint<29>)gen220_pipex_var.concat((ap_uint<28>)gen220_pipex_var.concat((ap_uint<27>)gen220_pipex_var.concat((ap_uint<26>)gen220_pipex_var.concat((ap_uint<25>)gen220_pipex_var.concat((ap_uint<24>)gen220_pipex_var.concat((ap_uint<23>)gen220_pipex_var.concat((ap_uint<22>)gen220_pipex_var.concat((ap_uint<21>)gen220_pipex_var.concat((ap_uint<20>)gen220_pipex_var.concat((ap_uint<19>)gen220_pipex_var.concat((ap_uint<18>)gen220_pipex_var.concat((ap_uint<17>)gen220_pipex_var.concat((ap_uint<16>)gen220_pipex_var.concat((ap_uint<15>)gen220_pipex_var.concat((ap_uint<14>)gen220_pipex_var.concat((ap_uint<13>)gen220_pipex_var.concat((ap_uint<12>)gen219_pipex_var))))))))))))))))))));
		genpstage_IDECODE_immediate_S = gen221_pipex_var;
		gen222_pipex_var = genpstage_IDECODE_instr_code[31].concat((ap_uint<12>)genpstage_IDECODE_instr_code[7].concat((ap_uint<11>)genpstage_IDECODE_instr_code[30:25].concat((ap_uint<5>)genpstage_IDECODE_instr_code[11:8].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen223_pipex_var = gen222_pipex_var[12];
		gen224_pipex_var = gen223_pipex_var.concat((ap_uint<31>)gen223_pipex_var.concat((ap_uint<30>)gen223_pipex_var.concat((ap_uint<29>)gen223_pipex_var.concat((ap_uint<28>)gen223_pipex_var.concat((ap_uint<27>)gen223_pipex_var.concat((ap_uint<26>)gen223_pipex_var.concat((ap_uint<25>)gen223_pipex_var.concat((ap_uint<24>)gen223_pipex_var.concat((ap_uint<23>)gen223_pipex_var.concat((ap_uint<22>)gen223_pipex_var.concat((ap_uint<21>)gen223_pipex_var.concat((ap_uint<20>)gen223_pipex_var.concat((ap_uint<19>)gen223_pipex_var.concat((ap_uint<18>)gen223_pipex_var.concat((ap_uint<17>)gen223_pipex_var.concat((ap_uint<16>)gen223_pipex_var.concat((ap_uint<15>)gen223_pipex_var.concat((ap_uint<14>)gen223_pipex_var.concat((ap_uint<13>)gen222_pipex_var)))))))))))))))))));
		genpstage_IDECODE_immediate_B = gen224_pipex_var;
		gen225_pipex_var = genpstage_IDECODE_instr_code[31:12].concat((ap_uint<12>)ap_uint<12>(0));
		genpstage_IDECODE_immediate_U = gen225_pipex_var;
		gen226_pipex_var = genpstage_IDECODE_instr_code[31].concat((ap_uint<20>)genpstage_IDECODE_instr_code[19:12].concat((ap_uint<12>)genpstage_IDECODE_instr_code[20].concat((ap_uint<11>)genpstage_IDECODE_instr_code[30:21].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen227_pipex_var = gen226_pipex_var[20];
		gen228_pipex_var = gen227_pipex_var.concat((ap_uint<31>)gen227_pipex_var.concat((ap_uint<30>)gen227_pipex_var.concat((ap_uint<29>)gen227_pipex_var.concat((ap_uint<28>)gen227_pipex_var.concat((ap_uint<27>)gen227_pipex_var.concat((ap_uint<26>)gen227_pipex_var.concat((ap_uint<25>)gen227_pipex_var.concat((ap_uint<24>)gen227_pipex_var.concat((ap_uint<23>)gen227_pipex_var.concat((ap_uint<22>)gen227_pipex_var.concat((ap_uint<21>)gen226_pipex_var)))))))))));
		genpstage_IDECODE_immediate_J = gen228_pipex_var;
		switch (genpstage_IDECODE_opcode) {
			case 55:
				genpstage_IDECODE_op1_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(0);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_U;
				break;
			case 23:
				genpstage_IDECODE_op1_source = ap_uint<32>(2);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_U;
				break;
			case 111:
				genpstage_IDECODE_op1_source = ap_uint<32>(2);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(4);
				genpstage_IDECODE_jump_req = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_J;
				break;
			case 103:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(4);
				genpstage_IDECODE_jump_req = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				break;
			case 99:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
				genpstage_IDECODE_jump_req_cond = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_B;
				gen229_pipex_var = (genpstage_IDECODE_funct3 == ap_uint<32>(6));
				gen230_pipex_var = (genpstage_IDECODE_funct3 == ap_uint<32>(7));
				gen231_pipex_var = (gen229_pipex_var | gen230_pipex_var);
				gen232_pipex_var = gen231_pipex_var;
				gen366_cyclix_var = gen232_pipex_var;
				if (gen366_cyclix_var) {
					genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
				}
				break;
			case 3:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(5);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_cmd = ap_uint<32>(0);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				break;
			case 35:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_cmd = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_S;
				break;
			case 19:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				switch (genpstage_IDECODE_funct3) {
					case 0:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(4);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						gen233_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_instr_code[24:20]);
						genpstage_IDECODE_immediate = gen233_pipex_var;
						break;
					case 2:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(7);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 5:
						gen234_pipex_var = genpstage_IDECODE_instr_code[30];
						gen367_cyclix_var = gen234_pipex_var;
						if (gen367_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(6);
						}
						gen235_pipex_var = ap_uint<1>(0);
						gen235_pipex_var = (gen235_pipex_var || gen234_pipex_var);
						gen235_pipex_var = !gen235_pipex_var;
						gen368_cyclix_var = gen235_pipex_var;
						if (gen368_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(5);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						gen236_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_instr_code[24:20]);
						genpstage_IDECODE_immediate = gen236_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(2);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
				}
				break;
			case 51:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				switch (genpstage_IDECODE_funct3) {
					case 0:
						gen237_pipex_var = genpstage_IDECODE_instr_code[30];
						gen369_cyclix_var = gen237_pipex_var;
						if (gen369_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						}
						gen238_pipex_var = ap_uint<1>(0);
						gen238_pipex_var = (gen238_pipex_var || gen237_pipex_var);
						gen238_pipex_var = !gen238_pipex_var;
						gen370_cyclix_var = gen238_pipex_var;
						if (gen370_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(4);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 2:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(7);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 5:
						gen239_pipex_var = genpstage_IDECODE_instr_code[30];
						gen371_cyclix_var = gen239_pipex_var;
						if (gen371_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(6);
						}
						gen240_pipex_var = ap_uint<1>(0);
						gen240_pipex_var = (gen240_pipex_var || gen239_pipex_var);
						gen240_pipex_var = !gen240_pipex_var;
						gen372_cyclix_var = gen240_pipex_var;
						if (gen372_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(5);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 6:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(2);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
				}
				break;
			case 15:
				genpstage_IDECODE_fencereq = ap_uint<32>(1);
				break;
			case 115:
				switch (genpstage_IDECODE_funct3) {
					case 0:
						gen241_pipex_var = genpstage_IDECODE_instr_code[20];
						gen373_cyclix_var = gen241_pipex_var;
						if (gen373_cyclix_var) {
							genpstage_IDECODE_ebreakreq = ap_uint<32>(1);
						}
						gen242_pipex_var = ap_uint<1>(0);
						gen242_pipex_var = (gen242_pipex_var || gen241_pipex_var);
						gen242_pipex_var = !gen242_pipex_var;
						gen374_cyclix_var = gen242_pipex_var;
						if (gen374_cyclix_var) {
							genpstage_IDECODE_ecallreq = ap_uint<32>(1);
						}
						break;
					case 1:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 2:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 5:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen243_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen243_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen244_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen244_pipex_var;
						break;
					case 7:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen245_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen245_pipex_var;
						break;
				}
				break;
		}
		gen246_pipex_var = genpstage_IDECODE_mem_req;
		gen375_cyclix_var = gen246_pipex_var;
		if (gen375_cyclix_var) {
			switch (genpstage_IDECODE_funct3) {
				case 0:
					genpstage_IDECODE_mem_be = ap_uint<32>(1);
					genpstage_IDECODE_load_signext = ap_uint<32>(1);
					break;
				case 1:
					genpstage_IDECODE_mem_be = ap_uint<32>(3);
					genpstage_IDECODE_load_signext = ap_uint<32>(1);
					break;
				case 2:
					genpstage_IDECODE_mem_be = ap_uint<32>(15);
					break;
				case 4:
					genpstage_IDECODE_mem_be = ap_uint<32>(1);
					break;
				case 5:
					genpstage_IDECODE_mem_be = ap_uint<32>(3);
					break;
			}
		}
		gen247_pipex_var = (genpstage_IDECODE_instr_code == ap_uint<32>(807403635));
		gen248_pipex_var = gen247_pipex_var;
		gen376_cyclix_var = gen248_pipex_var;
		if (gen376_cyclix_var) {
			genpstage_IDECODE_mret_req = ap_uint<32>(1);
			genpstage_IDECODE_jump_req = ap_uint<32>(1);
			genpstage_IDECODE_jump_req_cond = ap_uint<32>(0);
			genpstage_IDECODE_jump_src = ap_uint<32>(0);
			genpstage_IDECODE_immediate = genpsticky_glbl_MRETADDR;
		}
		gen249_pipex_var = (genpstage_IDECODE_rd_addr == ap_uint<32>(0));
		gen250_pipex_var = gen249_pipex_var;
		gen377_cyclix_var = gen250_pipex_var;
		if (gen377_cyclix_var) {
			genpstage_IDECODE_rd_req = ap_uint<32>(0);
		}
		gen251_pipex_var = genpsticky_glbl_regfile_buf[1];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[2];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[3];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[4];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[5];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[6];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[7];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[8];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[9];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[10];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[11];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[12];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[13];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[14];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[15];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[16];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[17];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[18];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[19];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[20];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[21];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[22];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[23];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[24];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[25];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[26];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[27];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[28];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[29];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[30];
		gen251_pipex_var = genpsticky_glbl_regfile_buf[31];
		genpstage_IDECODE_rs1_rdata = gen251_pipex_var[genpstage_IDECODE_rs1_addr];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[1];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[2];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[3];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[4];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[5];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[6];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[7];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[8];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[9];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[10];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[11];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[12];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[13];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[14];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[15];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[16];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[17];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[18];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[19];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[20];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[21];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[22];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[23];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[24];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[25];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[26];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[27];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[28];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[29];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[30];
		gen252_pipex_var = genpsticky_glbl_regfile_buf[31];
		genpstage_IDECODE_rs2_rdata = gen252_pipex_var[genpstage_IDECODE_rs2_addr];
		gen253_pipex_var = (genpstage_IDECODE_rs1_addr == ap_uint<32>(0));
		gen254_pipex_var = gen253_pipex_var;
		gen378_cyclix_var = gen254_pipex_var;
		if (gen378_cyclix_var) {
			genpstage_IDECODE_rs1_rdata = ap_uint<32>(0);
		}
		gen255_pipex_var = (genpstage_IDECODE_rs2_addr == ap_uint<32>(0));
		gen256_pipex_var = gen255_pipex_var;
		gen379_cyclix_var = gen256_pipex_var;
		if (gen379_cyclix_var) {
			genpstage_IDECODE_rs2_rdata = ap_uint<32>(0);
		}
		gen257_pipex_var = genpstage_IDECODE_csrreq;
		gen380_cyclix_var = gen257_pipex_var;
		if (gen380_cyclix_var) {
			genpstage_IDECODE_csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		}
		gen258_pipex_var = genpstage_WB_genctrl_working;
		gen259_pipex_var = genpstage_WB_rd_req;
		gen260_pipex_var = (gen258_pipex_var & gen259_pipex_var);
		gen261_pipex_var = gen260_pipex_var;
		gen381_cyclix_var = gen261_pipex_var;
		if (gen381_cyclix_var) {
			gen262_pipex_var = genpstage_IDECODE_rs1_req;
			gen382_cyclix_var = gen262_pipex_var;
			if (gen382_cyclix_var) {
				gen263_pipex_var = genpstage_WB_rd_addr;
				gen264_pipex_var = (gen263_pipex_var == genpstage_IDECODE_rs1_addr);
				gen265_pipex_var = gen264_pipex_var;
				gen383_cyclix_var = gen265_pipex_var;
				if (gen383_cyclix_var) {
					gen266_pipex_var = genpstage_WB_rd_rdy;
					gen267_pipex_var = gen266_pipex_var;
					gen384_cyclix_var = gen267_pipex_var;
					if (gen384_cyclix_var) {
						gen268_pipex_var = genpstage_WB_rd_wdata;
						genpstage_IDECODE_rs1_rdata = gen268_pipex_var;
						gen385_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen385_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen268_pipex_var;
						}
					}
					gen269_pipex_var = ap_uint<1>(0);
					gen269_pipex_var = (gen269_pipex_var || gen267_pipex_var);
					gen269_pipex_var = !gen269_pipex_var;
					gen386_cyclix_var = gen269_pipex_var;
					if (gen386_cyclix_var) {
						gen387_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen387_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen270_pipex_var = genpstage_IDECODE_rs2_req;
			gen388_cyclix_var = gen270_pipex_var;
			if (gen388_cyclix_var) {
				gen271_pipex_var = genpstage_WB_rd_addr;
				gen272_pipex_var = (gen271_pipex_var == genpstage_IDECODE_rs2_addr);
				gen273_pipex_var = gen272_pipex_var;
				gen389_cyclix_var = gen273_pipex_var;
				if (gen389_cyclix_var) {
					gen274_pipex_var = genpstage_WB_rd_rdy;
					gen275_pipex_var = gen274_pipex_var;
					gen390_cyclix_var = gen275_pipex_var;
					if (gen390_cyclix_var) {
						gen276_pipex_var = genpstage_WB_rd_wdata;
						genpstage_IDECODE_rs2_rdata = gen276_pipex_var;
						gen391_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen391_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen276_pipex_var;
						}
					}
					gen277_pipex_var = ap_uint<1>(0);
					gen277_pipex_var = (gen277_pipex_var || gen275_pipex_var);
					gen277_pipex_var = !gen277_pipex_var;
					gen392_cyclix_var = gen277_pipex_var;
					if (gen392_cyclix_var) {
						gen393_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen393_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		gen278_pipex_var = genpstage_MEM_genctrl_working;
		gen279_pipex_var = genpstage_MEM_rd_req;
		gen280_pipex_var = (gen278_pipex_var & gen279_pipex_var);
		gen281_pipex_var = gen280_pipex_var;
		gen394_cyclix_var = gen281_pipex_var;
		if (gen394_cyclix_var) {
			gen282_pipex_var = genpstage_IDECODE_rs1_req;
			gen395_cyclix_var = gen282_pipex_var;
			if (gen395_cyclix_var) {
				gen283_pipex_var = genpstage_MEM_rd_addr;
				gen284_pipex_var = (gen283_pipex_var == genpstage_IDECODE_rs1_addr);
				gen285_pipex_var = gen284_pipex_var;
				gen396_cyclix_var = gen285_pipex_var;
				if (gen396_cyclix_var) {
					gen286_pipex_var = genpstage_MEM_rd_rdy;
					gen287_pipex_var = gen286_pipex_var;
					gen397_cyclix_var = gen287_pipex_var;
					if (gen397_cyclix_var) {
						gen288_pipex_var = genpstage_MEM_rd_wdata;
						genpstage_IDECODE_rs1_rdata = gen288_pipex_var;
						gen398_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen398_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen288_pipex_var;
						}
					}
					gen289_pipex_var = ap_uint<1>(0);
					gen289_pipex_var = (gen289_pipex_var || gen287_pipex_var);
					gen289_pipex_var = !gen289_pipex_var;
					gen399_cyclix_var = gen289_pipex_var;
					if (gen399_cyclix_var) {
						gen400_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen400_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen290_pipex_var = genpstage_IDECODE_rs2_req;
			gen401_cyclix_var = gen290_pipex_var;
			if (gen401_cyclix_var) {
				gen291_pipex_var = genpstage_MEM_rd_addr;
				gen292_pipex_var = (gen291_pipex_var == genpstage_IDECODE_rs2_addr);
				gen293_pipex_var = gen292_pipex_var;
				gen402_cyclix_var = gen293_pipex_var;
				if (gen402_cyclix_var) {
					gen294_pipex_var = genpstage_MEM_rd_rdy;
					gen295_pipex_var = gen294_pipex_var;
					gen403_cyclix_var = gen295_pipex_var;
					if (gen403_cyclix_var) {
						gen296_pipex_var = genpstage_MEM_rd_wdata;
						genpstage_IDECODE_rs2_rdata = gen296_pipex_var;
						gen404_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen404_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen296_pipex_var;
						}
					}
					gen297_pipex_var = ap_uint<1>(0);
					gen297_pipex_var = (gen297_pipex_var || gen295_pipex_var);
					gen297_pipex_var = !gen297_pipex_var;
					gen405_cyclix_var = gen297_pipex_var;
					if (gen405_cyclix_var) {
						gen406_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen406_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		gen298_pipex_var = genpstage_EXEC_genctrl_working;
		gen299_pipex_var = genpstage_EXEC_rd_req;
		gen300_pipex_var = (gen298_pipex_var & gen299_pipex_var);
		gen301_pipex_var = gen300_pipex_var;
		gen407_cyclix_var = gen301_pipex_var;
		if (gen407_cyclix_var) {
			gen302_pipex_var = genpstage_IDECODE_rs1_req;
			gen408_cyclix_var = gen302_pipex_var;
			if (gen408_cyclix_var) {
				gen303_pipex_var = genpstage_EXEC_rd_addr;
				gen304_pipex_var = (gen303_pipex_var == genpstage_IDECODE_rs1_addr);
				gen305_pipex_var = gen304_pipex_var;
				gen409_cyclix_var = gen305_pipex_var;
				if (gen409_cyclix_var) {
					gen306_pipex_var = genpstage_EXEC_rd_rdy;
					gen307_pipex_var = gen306_pipex_var;
					gen410_cyclix_var = gen307_pipex_var;
					if (gen410_cyclix_var) {
						gen308_pipex_var = genpstage_EXEC_rd_wdata;
						genpstage_IDECODE_rs1_rdata = gen308_pipex_var;
						gen411_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen411_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen308_pipex_var;
						}
					}
					gen309_pipex_var = ap_uint<1>(0);
					gen309_pipex_var = (gen309_pipex_var || gen307_pipex_var);
					gen309_pipex_var = !gen309_pipex_var;
					gen412_cyclix_var = gen309_pipex_var;
					if (gen412_cyclix_var) {
						gen413_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen413_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen310_pipex_var = genpstage_IDECODE_rs2_req;
			gen414_cyclix_var = gen310_pipex_var;
			if (gen414_cyclix_var) {
				gen311_pipex_var = genpstage_EXEC_rd_addr;
				gen312_pipex_var = (gen311_pipex_var == genpstage_IDECODE_rs2_addr);
				gen313_pipex_var = gen312_pipex_var;
				gen415_cyclix_var = gen313_pipex_var;
				if (gen415_cyclix_var) {
					gen314_pipex_var = genpstage_EXEC_rd_rdy;
					gen315_pipex_var = gen314_pipex_var;
					gen416_cyclix_var = gen315_pipex_var;
					if (gen416_cyclix_var) {
						gen316_pipex_var = genpstage_EXEC_rd_wdata;
						genpstage_IDECODE_rs2_rdata = gen316_pipex_var;
						gen417_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen417_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen316_pipex_var;
						}
					}
					gen317_pipex_var = ap_uint<1>(0);
					gen317_pipex_var = (gen317_pipex_var || gen315_pipex_var);
					gen317_pipex_var = !gen317_pipex_var;
					gen418_cyclix_var = gen317_pipex_var;
					if (gen418_cyclix_var) {
						gen419_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen419_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		genpstage_IDECODE_alu_op1 = genpstage_IDECODE_rs1_rdata;
		switch (genpstage_IDECODE_op1_source) {
			case 1:
				genpstage_IDECODE_alu_op1 = genpstage_IDECODE_immediate;
				break;
			case 2:
				genpstage_IDECODE_alu_op1 = genpstage_IDECODE_curinstr_addr;
				break;
		}
		genpstage_IDECODE_alu_op2 = genpstage_IDECODE_rs2_rdata;
		switch (genpstage_IDECODE_op2_source) {
			case 1:
				genpstage_IDECODE_alu_op2 = genpstage_IDECODE_immediate;
				break;
			case 2:
				genpstage_IDECODE_alu_op2 = genpstage_IDECODE_csr_rdata;
				break;
		}
		gen318_pipex_var = genpstage_IDECODE_alu_unsigned;
		gen420_cyclix_var = gen318_pipex_var;
		if (gen420_cyclix_var) {
			gen319_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_alu_op1);
			genpstage_IDECODE_alu_op1_wide = gen319_pipex_var;
			gen320_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_alu_op2);
			genpstage_IDECODE_alu_op2_wide = gen320_pipex_var;
		}
		gen321_pipex_var = ap_uint<1>(0);
		gen321_pipex_var = (gen321_pipex_var || gen318_pipex_var);
		gen321_pipex_var = !gen321_pipex_var;
		gen421_cyclix_var = gen321_pipex_var;
		if (gen421_cyclix_var) {
			gen322_pipex_var = genpstage_IDECODE_alu_op1[31];
			gen323_pipex_var = gen322_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_alu_op1);
			genpstage_IDECODE_alu_op1_wide = gen323_pipex_var;
			gen324_pipex_var = genpstage_IDECODE_alu_op2[31];
			gen325_pipex_var = gen324_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_alu_op2);
			genpstage_IDECODE_alu_op2_wide = gen325_pipex_var;
		}
		gen422_cyclix_var = ~genpstage_EXEC_genctrl_rdy;
		gen423_cyclix_var = gen422_cyclix_var;
		if (gen423_cyclix_var) {
			gen424_cyclix_var = genpstage_IDECODE_genctrl_active;
			if (gen424_cyclix_var) {
				genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		gen425_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
		if (gen425_cyclix_var) {
			genpstage_IDECODE_genctrl_finish = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_succ = ap_uint<32>(0);
		}
		gen426_cyclix_var = ap_uint<1>(0);
		gen426_cyclix_var = (gen426_cyclix_var || gen425_cyclix_var);
		gen426_cyclix_var = !gen426_cyclix_var;
		if (gen426_cyclix_var) {
			genpstage_IDECODE_genctrl_finish = genpstage_IDECODE_genctrl_occupied;
			genpstage_IDECODE_genctrl_succ = genpstage_IDECODE_genctrl_active;
		}
		gen427_cyclix_var = genpstage_IDECODE_genctrl_finish;
		if (gen427_cyclix_var) {
			gen428_cyclix_var = genpstage_IDECODE_genctrl_succ;
			if (gen428_cyclix_var) {
				gen429_cyclix_var = genpstage_EXEC_genctrl_rdy;
				if (gen429_cyclix_var) {
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_jump_req;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_jump_req_cond;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_jump_src;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_rd_req;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_immediate;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_alu_req;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_mem_req;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_rd_addr;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_curinstr_addr;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_mret_req;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_alu_op1_wide;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_alu_opcode;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_alu_op2_wide;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_alu_op1;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_alu_op2;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_alu_unsigned;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_rd_source;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_nextinstr_addr;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_csr_rdata;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_funct3;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_mem_cmd;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_mem_be;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_load_signext;
					genpstage_EXEC_TRX_BUF = genpstage_IDECODE_rs2_rdata;
					genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen430_cyclix_var = ~genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
		genpstage_IDECODE_genctrl_rdy = gen430_cyclix_var;
		genpstage_IDECODE_genctrl_working = (genpstage_IDECODE_genctrl_succ | genpstage_IDECODE_genctrl_stalled_glbl);
		genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_working = ap_uint<32>(0);
		gen431_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen431_cyclix_var) {
			genpstage_IFETCH_genctrl_new = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_active = ap_uint<32>(1);
		}
		gen432_cyclix_var = ap_uint<1>(0);
		gen432_cyclix_var = (gen432_cyclix_var || gen431_cyclix_var);
		gen432_cyclix_var = !gen432_cyclix_var;
		if (gen432_cyclix_var) {
			genpstage_IFETCH_genctrl_active = genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
			genpstage_IFETCH_genctrl_new = genpstage_IFETCH_genctrl_active;
		}
		genpstage_IFETCH_genctrl_occupied = genpstage_IFETCH_genctrl_active;
		genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
		gen433_cyclix_var = genpstage_IFETCH_genctrl_occupied;
		if (gen433_cyclix_var) {
			gen434_cyclix_var = genpstage_IFETCH_genctrl_new;
			if (gen434_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
			}
			genpstage_IFETCH_curinstr_addr = genpstage_IFETCH_TRX_BUF[0].curinstr_addr;
			genpstage_IFETCH_nextinstr_addr = genpstage_IFETCH_TRX_BUF[0].nextinstr_addr;
			genpstage_IFETCH_instr_req_done = genpstage_IFETCH_TRX_BUF[0].instr_req_done;
			gen435_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen435_cyclix_var) {
				gen436_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen437_cyclix_var = gen436_cyclix_var;
				if (gen437_cyclix_var) {
					gen438_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen439_cyclix_var = gen438_cyclix_var;
					if (gen439_cyclix_var) {
						gen440_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen406_pipex_mcopipe_rdata);
						gen441_cyclix_var = gen440_cyclix_var;
						if (gen441_cyclix_var) {
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(1);
							genpstage_IFETCH_TRX_BUF = gen406_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen442_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
			if (gen442_cyclix_var) {
				genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
			}
		}
		genpstage_IFETCH_instr_busreq = genpstage_IFETCH_curinstr_addr;
		genpstage_IFETCH_instr_busreq = ap_uint<32>(15);
		genpstage_IFETCH_instr_busreq = ap_uint<32>(0);
		gen208_pipex_var = ~genpstage_IFETCH_instr_req_done;
		gen209_pipex_var = gen208_pipex_var;
		gen443_cyclix_var = gen209_pipex_var;
		if (gen443_cyclix_var) {
			gen444_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen444_cyclix_var) {
				gen445_cyclix_var = ~genmcopipe_instr_mem_full_flag;
				gen446_cyclix_var = gen445_cyclix_var;
				if (gen446_cyclix_var) {
					gen407_pipex_req_struct = ap_uint<1>(0);
					gen407_pipex_req_struct = genpstage_IFETCH_instr_busreq;
					gen447_cyclix_var = genmcopipe_instr_mem_req.write_nb(gen407_pipex_req_struct);
					gen448_cyclix_var = gen447_cyclix_var;
					if (gen448_cyclix_var) {
						gen210_pipex_var = ap_uint<32>(1);
						gen449_cyclix_var = !ap_uint<1>(0);
						genpstage_IFETCH_TRX_BUF = gen449_cyclix_var;
						genpstage_IFETCH_TRX_BUF = genmcopipe_instr_mem_wr_ptr;
						genpstage_IFETCH_TRX_BUF = ap_uint<1>(0);
						gen450_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
						if (gen450_cyclix_var) {
							genmcopipe_instr_mem_wr_done = ap_uint<32>(1);
						}
					}
				}
			}
			genpstage_IFETCH_instr_req_done = gen210_pipex_var;
			gen451_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen451_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = gen210_pipex_var;
			}
		}
		gen211_pipex_var = ~genpstage_IFETCH_instr_req_done;
		gen212_pipex_var = gen211_pipex_var;
		gen452_cyclix_var = gen212_pipex_var;
		if (gen452_cyclix_var) {
			gen453_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen453_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		gen454_cyclix_var = ~genpstage_IDECODE_genctrl_rdy;
		gen455_cyclix_var = gen454_cyclix_var;
		if (gen455_cyclix_var) {
			gen456_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen456_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		gen457_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen457_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		}
		gen458_cyclix_var = ap_uint<1>(0);
		gen458_cyclix_var = (gen458_cyclix_var || gen457_cyclix_var);
		gen458_cyclix_var = !gen458_cyclix_var;
		if (gen458_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = genpstage_IFETCH_genctrl_occupied;
			genpstage_IFETCH_genctrl_succ = genpstage_IFETCH_genctrl_active;
		}
		gen459_cyclix_var = genpstage_IFETCH_genctrl_finish;
		if (gen459_cyclix_var) {
			gen460_cyclix_var = genpstage_IFETCH_genctrl_succ;
			if (gen460_cyclix_var) {
				gen461_cyclix_var = genpstage_IDECODE_genctrl_rdy;
				if (gen461_cyclix_var) {
					genpstage_IDECODE_TRX_BUF = genpstage_IFETCH_curinstr_addr;
					genpstage_IDECODE_TRX_BUF = genpstage_IFETCH_nextinstr_addr;
					genpstage_IDECODE_TRX_BUF = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem;
					genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen462_cyclix_var = ~genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
		genpstage_IFETCH_genctrl_rdy = gen462_cyclix_var;
		genpstage_IFETCH_genctrl_working = (genpstage_IFETCH_genctrl_succ | genpstage_IFETCH_genctrl_stalled_glbl);
		genpstage_IADDR_genctrl_succ = ap_uint<32>(0);
		genpstage_IADDR_genctrl_working = ap_uint<32>(0);
		gen463_cyclix_var = genpstage_IADDR_genctrl_stalled_glbl;
		if (gen463_cyclix_var) {
			genpstage_IADDR_genctrl_new = ap_uint<32>(0);
			genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IADDR_genctrl_active = ap_uint<32>(1);
		}
		gen464_cyclix_var = ap_uint<1>(0);
		gen464_cyclix_var = (gen464_cyclix_var || gen463_cyclix_var);
		gen464_cyclix_var = !gen464_cyclix_var;
		if (gen464_cyclix_var) {
			genpstage_IADDR_genctrl_active = ap_uint<32>(1);
			genpstage_IADDR_genctrl_new = genpstage_IADDR_genctrl_active;
		}
		genpstage_IADDR_genctrl_occupied = genpstage_IADDR_genctrl_active;
		genpstage_IADDR_genctrl_finish = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_flushreq = (genpstage_IADDR_genpctrl_flushreq | genpstage_IFETCH_genpctrl_flushreq);
		gen465_cyclix_var = genpstage_IADDR_genctrl_occupied;
		if (gen465_cyclix_var) {
			gen466_cyclix_var = genpstage_IADDR_genpctrl_flushreq;
			if (gen466_cyclix_var) {
			}
		}
		gen197_pipex_succbuf = genpsticky_glbl_jump_req_cmd;
		gen199_pipex_succbuf = genpsticky_glbl_pc;
		genpstage_IADDR_curinstr_addr = genpsticky_glbl_pc;
		gen206_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen467_cyclix_var = gen206_pipex_var;
		if (gen467_cyclix_var) {
			genpstage_IADDR_curinstr_addr = genpsticky_glbl_jump_vector_cmd;
		}
		gen196_pipex_succreq = ap_uint<32>(1);
		gen197_pipex_succbuf = ap_uint<32>(0);
		gen207_pipex_var = (genpstage_IADDR_curinstr_addr + ap_uint<32>(4));
		genpstage_IADDR_nextinstr_addr = gen207_pipex_var;
		gen198_pipex_succreq = ap_uint<32>(1);
		gen199_pipex_succbuf = genpstage_IADDR_nextinstr_addr;
		gen468_cyclix_var = ~genpstage_IFETCH_genctrl_rdy;
		gen469_cyclix_var = gen468_cyclix_var;
		if (gen469_cyclix_var) {
			gen470_cyclix_var = genpstage_IADDR_genctrl_active;
			if (gen470_cyclix_var) {
				genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IADDR_genctrl_active = ap_uint<32>(0);
		}
		gen471_cyclix_var = genpstage_IADDR_genctrl_stalled_glbl;
		if (gen471_cyclix_var) {
			genpstage_IADDR_genctrl_finish = ap_uint<32>(0);
			genpstage_IADDR_genctrl_succ = ap_uint<32>(0);
		}
		gen472_cyclix_var = ap_uint<1>(0);
		gen472_cyclix_var = (gen472_cyclix_var || gen471_cyclix_var);
		gen472_cyclix_var = !gen472_cyclix_var;
		if (gen472_cyclix_var) {
			genpstage_IADDR_genctrl_finish = genpstage_IADDR_genctrl_occupied;
			genpstage_IADDR_genctrl_succ = genpstage_IADDR_genctrl_active;
		}
		gen473_cyclix_var = genpstage_IADDR_genctrl_succ;
		if (gen473_cyclix_var) {
			gen474_cyclix_var = gen196_pipex_succreq;
			if (gen474_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = gen197_pipex_succbuf;
			}
			gen475_cyclix_var = gen198_pipex_succreq;
			if (gen475_cyclix_var) {
				genpsticky_glbl_pc = gen199_pipex_succbuf;
			}
		}
		gen476_cyclix_var = genpstage_IADDR_genctrl_finish;
		if (gen476_cyclix_var) {
			gen477_cyclix_var = genpstage_IADDR_genctrl_succ;
			if (gen477_cyclix_var) {
				gen478_cyclix_var = genpstage_IFETCH_genctrl_rdy;
				if (gen478_cyclix_var) {
					genpstage_IFETCH_TRX_BUF = genpstage_IADDR_curinstr_addr;
					genpstage_IFETCH_TRX_BUF = genpstage_IADDR_nextinstr_addr;
					genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IADDR_genctrl_active = ap_uint<32>(0);
			genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IADDR_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF_COUNTER = (genpstage_IADDR_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen479_cyclix_var = ~genpstage_IADDR_TRX_BUF_COUNTER_FULL;
		genpstage_IADDR_genctrl_rdy = gen479_cyclix_var;
		genpstage_IADDR_genctrl_working = (genpstage_IADDR_genctrl_succ | genpstage_IADDR_genctrl_stalled_glbl);
		gen480_cyclix_var = genmcopipe_instr_mem_rd_done;
		if (gen480_cyclix_var) {
			genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
			genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
			gen481_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen482_cyclix_var = gen481_cyclix_var;
			if (gen482_cyclix_var) {
				genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen483_cyclix_var = genmcopipe_instr_mem_wr_done;
		if (gen483_cyclix_var) {
			genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
			genmcopipe_instr_mem_empty_flag = ap_uint<32>(0);
			gen484_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen485_cyclix_var = gen484_cyclix_var;
			if (gen485_cyclix_var) {
				genmcopipe_instr_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen486_cyclix_var = genmcopipe_data_mem_rd_done;
		if (gen486_cyclix_var) {
			genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
			genmcopipe_data_mem_full_flag = ap_uint<32>(0);
			gen487_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen488_cyclix_var = gen487_cyclix_var;
			if (gen488_cyclix_var) {
				genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen489_cyclix_var = genmcopipe_data_mem_wr_done;
		if (gen489_cyclix_var) {
			genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
			genmcopipe_data_mem_empty_flag = ap_uint<32>(0);
			gen490_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen491_cyclix_var = gen490_cyclix_var;
			if (gen491_cyclix_var) {
				genmcopipe_data_mem_full_flag = ap_uint<32>(1);
			}
		}
	}
}
