LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY sseg IS
  PORT(
    bcd          : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
    neg_flag     : IN  STD_LOGIC;  
    digit_leds   : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);  
    sign_leds    : OUT STD_LOGIC_VECTOR(6 DOWNTO 0)  
  );
END sseg;

ARCHITECTURE Behavior OF sseg IS
BEGIN
  PROCESS(bcd)
  BEGIN
    CASE bcd IS
      WHEN "0000" => digit_leds <= "0000001"; -- 0
      WHEN "0001" => digit_leds <= "1001111"; -- 1
      WHEN "0010" => digit_leds <= "0010010"; -- 2 
      WHEN "0011" => digit_leds <= "0000110"; -- 3
      WHEN "0100" => digit_leds <= "1001100"; -- 4
      WHEN "0101" => digit_leds <= "0100100"; -- 5
      WHEN "0110" => digit_leds <= "0100000"; -- 6
      WHEN "0111" => digit_leds <= "0001111"; -- 7
      WHEN "1000" => digit_leds <= "0000000"; -- 8
      WHEN "1001" => digit_leds <= "0001100"; -- 9
      WHEN "1010" => digit_leds <= "0001000"; -- A
      WHEN "1011" => digit_leds <= "1100000"; -- B
      WHEN "1100" => digit_leds <= "0110001"; -- C
      WHEN "1101" => digit_leds <= "1000010"; -- D
      WHEN "1110" => digit_leds <= "0110000"; -- E
      WHEN "1111" => digit_leds <= "0111000"; -- F

      WHEN OTHERS => digit_leds <= "1111111";
    END CASE;
END PROCESS;  
  sign_leds <= "1111110" WHEN neg_flag = '1' ELSE  
               "1111111";                          
  
END Behavior;