TimeQuest Timing Analyzer report for top
Thu Nov 19 19:19:27 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Summary
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 41. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Summary
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C8                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; sha256.sdc    ; OK     ; Thu Nov 19 19:19:18 2015 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 82.6 MHz ; 82.6 MHz        ; CLOCK_50   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+---------+----------------+
; Clock    ; Slack   ; End Point TNS  ;
+----------+---------+----------------+
; CLOCK_50 ; -11.106 ; -15937.789     ;
+----------+---------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.411 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.201 ; -5418.243                     ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.106 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.381      ; 12.488     ;
; -10.925 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.275     ;
; -10.925 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.275     ;
; -10.925 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.275     ;
; -10.925 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.275     ;
; -10.925 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.275     ;
; -10.925 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.275     ;
; -10.879 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.229     ;
; -10.879 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.229     ;
; -10.879 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.229     ;
; -10.879 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.229     ;
; -10.879 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.229     ;
; -10.879 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.229     ;
; -10.866 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.383      ; 12.250     ;
; -10.863 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.381      ; 12.245     ;
; -10.855 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.204     ;
; -10.855 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.204     ;
; -10.855 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.204     ;
; -10.855 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.204     ;
; -10.855 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.204     ;
; -10.855 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.204     ;
; -10.845 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.384      ; 12.230     ;
; -10.845 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~53            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.384      ; 12.230     ;
; -10.820 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.381      ; 12.202     ;
; -10.820 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.383      ; 12.204     ;
; -10.809 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.158     ;
; -10.809 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.158     ;
; -10.809 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.158     ;
; -10.809 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.158     ;
; -10.809 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.158     ;
; -10.809 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.158     ;
; -10.807 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.381      ; 12.189     ;
; -10.805 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.420      ; 12.226     ;
; -10.799 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.384      ; 12.184     ;
; -10.799 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~53            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.384      ; 12.184     ;
; -10.759 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.420      ; 12.180     ;
; -10.758 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~27 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 11.646     ;
; -10.754 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.096     ;
; -10.737 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.087     ;
; -10.737 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.087     ;
; -10.737 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.087     ;
; -10.737 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.087     ;
; -10.737 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.087     ;
; -10.737 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.349      ; 12.087     ;
; -10.732 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[27] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.381      ; 12.114     ;
; -10.725 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_1_2_reg[24]                     ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.364      ; 12.090     ;
; -10.718 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 12.063     ;
; -10.710 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.381      ; 12.092     ;
; -10.709 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_1_2_reg[23]                     ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.364      ; 12.074     ;
; -10.703 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~125           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 12.038     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~152           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~146           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~147           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~145           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~150           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~155           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.692 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~156           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 12.034     ;
; -10.682 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[30] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.381      ; 12.064     ;
; -10.678 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.383      ; 12.062     ;
; -10.672 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 12.017     ;
; -10.667 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.016     ;
; -10.667 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.016     ;
; -10.667 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.016     ;
; -10.667 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.016     ;
; -10.667 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.016     ;
; -10.667 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 12.016     ;
; -10.659 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~27 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 11.547     ;
; -10.657 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.384      ; 12.042     ;
; -10.657 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~53            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.384      ; 12.042     ;
; -10.657 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~125           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 11.992     ;
; -10.656 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_68_69_reg[22] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.372      ; 12.029     ;
; -10.652 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[16]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 11.997     ;
; -10.651 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[17]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 11.996     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~152           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~146           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~147           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~145           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~150           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~155           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~156           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.988     ;
; -10.640 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~62            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.380      ; 12.021     ;
; -10.640 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~63            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.380      ; 12.021     ;
; -10.640 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~59            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.380      ; 12.021     ;
+---------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.411 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[217] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.156      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~168                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~168                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~169                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~169                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~171                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~171                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~181                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~181                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~170                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~170                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~175                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~175                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~174                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~174                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~177                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~177                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~180                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~180                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~178                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~178                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~176                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~176                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~162                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~162                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~85                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~85                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~83                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~83                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~66                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~66                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~242                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~242                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~18                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~18                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~224                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~224                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~0                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~0                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~225                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~225                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~97                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~97                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~227                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~227                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~67                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~67                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~165                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~165                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~36                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~36                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~228                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~228                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~14                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~14                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~105                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~105                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~232                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~232                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~40                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~40                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~47                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~47                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~13                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~13                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~45                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~45                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~53                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~53                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~107                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~107                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~25                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~25                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~57                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~57                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~89                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~89                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~122                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~122                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~26                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~26                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~230                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~230                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~38                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~38                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~102                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~102                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~231                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~231                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|main:main_inst|SHA256:SHA256|pad_finish_reg                                                                                                                       ; top:top_inst|main:main_inst|SHA256:SHA256|pad_finish_reg                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_finish_reg                                                                                                                 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_finish_reg                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~24                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~24                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~22                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~22                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~21                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~21                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~19                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~19                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~20                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~20                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~25                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~25                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~13                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~13                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~0                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~0                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~54                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~54                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~150                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~150                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~147                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~147                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~145                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~145                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~146                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~146                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~152                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~152                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~236                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~236                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~246                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~246                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~233                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~233                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~235                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~235                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~245                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~245                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~249                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~249                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~237                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~237                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~234                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~234                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~247                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~247                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~239                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~239                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~238                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~238                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~243                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~243                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~241                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~241                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~244                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~244                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~229                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~229                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~240                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~240                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~226                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~226                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_datain_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_we_reg                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.276 ; 5.304 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.276 ; 5.304 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 3.144 ; 3.448 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.753 ; -2.019 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.753 ; -2.019 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.475 ; -2.780 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 15.071 ; 14.723 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 15.071 ; 14.723 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 11.173 ; 11.484 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.627  ; 6.584  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.506  ; 6.462  ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 14.410 ; 13.934 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 10.608 ; 10.761 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.506  ; 6.462  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 88.94 MHz ; 88.94 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; CLOCK_50 ; -10.243 ; -14654.116    ;
+----------+---------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.373 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.201 ; -5418.243                    ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.243 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.360      ; 11.605     ;
; -10.216 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 11.581     ;
; -10.209 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.543     ;
; -10.209 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.543     ;
; -10.209 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.543     ;
; -10.209 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.543     ;
; -10.209 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.543     ;
; -10.209 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.543     ;
; -10.154 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 11.519     ;
; -10.147 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.481     ;
; -10.147 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.481     ;
; -10.147 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.481     ;
; -10.147 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.481     ;
; -10.147 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.481     ;
; -10.147 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.481     ;
; -10.142 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.475     ;
; -10.142 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.475     ;
; -10.142 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.475     ;
; -10.142 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.475     ;
; -10.142 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.475     ;
; -10.142 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.475     ;
; -10.130 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.364      ; 11.496     ;
; -10.130 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~53            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.364      ; 11.496     ;
; -10.116 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~27 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 11.019     ;
; -10.110 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.401      ; 11.513     ;
; -10.100 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.360      ; 11.462     ;
; -10.080 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.413     ;
; -10.080 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.413     ;
; -10.080 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.413     ;
; -10.080 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.413     ;
; -10.080 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.413     ;
; -10.080 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 11.413     ;
; -10.068 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.364      ; 11.434     ;
; -10.068 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~53            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.364      ; 11.434     ;
; -10.054 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~27 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 10.957     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~152           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~146           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~147           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~145           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~150           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~155           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~156           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.376     ;
; -10.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.401      ; 11.451     ;
; -10.046 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.328      ; 11.376     ;
; -10.044 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~125           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 11.363     ;
; -10.033 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 11.398     ;
; -10.026 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.360     ;
; -10.026 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.360     ;
; -10.026 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.360     ;
; -10.026 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.360     ;
; -10.026 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.360     ;
; -10.026 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.360     ;
; -10.006 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_1_2_reg[23]                     ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 11.351     ;
; -9.997  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.360      ; 11.359     ;
; -9.987  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.360      ; 11.349     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~152           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~146           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~147           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~145           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~150           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~155           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.986  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~156           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.314     ;
; -9.984  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.328      ; 11.314     ;
; -9.982  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~125           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 11.301     ;
; -9.979  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.360      ; 11.341     ;
; -9.979  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_1_2_reg[24]                     ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 11.324     ;
; -9.974  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 11.339     ;
; -9.967  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~94            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.319      ; 11.288     ;
; -9.967  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~92            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.319      ; 11.288     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~222           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~223           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~127           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 11.329     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~192           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~97            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 11.329     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~195           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~196           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~105           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 11.329     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~209           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~214           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~200           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~215           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.356      ; 11.322     ;
; -9.964  ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 11.329     ;
+---------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~24             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~24             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~18             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~18             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~97             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~97             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~69             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~69             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~4              ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~4              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~105            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~105            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~17             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~17             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~8              ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~8              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~15             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~15             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~10             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~10             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~21             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~21             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~11             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~11             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~107            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~107            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~122            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~122            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~12             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~12             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~102            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~102            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~7              ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~7              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_finish_reg                                 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_finish_reg                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~169            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~169            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~171            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~171            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~181            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~181            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~170            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~170            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~175            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~175            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~174            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~174            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~177            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~177            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~180            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~180            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~176            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~176            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~162            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~162            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~236            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~236            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~246            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~246            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~233            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~233            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~235            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~235            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~245            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~245            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~249            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~249            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~237            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~237            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~234            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~234            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~247            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~247            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~239            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~239            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~238            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~238            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~243            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~243            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~241            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~241            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~244            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~244            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~229            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~229            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~240            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~240            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~226            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~226            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~248            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~248            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~86             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~86             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~73             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~73             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~75             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~75             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~85             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~85             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~77             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~77             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~74             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~74             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~87             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~87             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~78             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~78             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~83             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~83             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~81             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~81             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~84             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~84             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~82             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~82             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~70             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~70             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~66             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~66             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~88             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~88             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~64             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~64             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~120            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~120            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~216            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~216            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~184            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~184            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~24 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~24 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~18  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~18  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~114            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~114            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~210            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~210            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~242            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~242            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~18 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~18 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~18 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~18 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~148            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~148            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~212            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~212            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~20             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~20             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~116            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~116            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~20 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~20 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~208            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~208            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~16             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~16             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~112            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~112            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~144            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~144            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~16  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~16  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~16 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~16 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~192            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~192            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|altsyncram:ram_rtl_0|altsyncram_8jo1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_datain_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_we_reg                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.965 ; 4.701 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.965 ; 4.701 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 2.895 ; 2.932 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.622 ; -1.647 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.622 ; -1.647 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.297 ; -2.338 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 14.055 ; 13.223 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 14.055 ; 13.223 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 10.052 ; 10.592 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.937  ; 5.919  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 5.830  ; 5.812  ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 13.396 ; 12.515 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 9.501  ; 9.939  ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.830  ; 5.812  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -4.231 ; -5329.027      ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.144 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -4553.635                    ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.231 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 5.383      ;
; -4.227 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_b[1]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 5.173      ;
; -4.195 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[13]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.179      ; 5.361      ;
; -4.176 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[1]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 5.116      ;
; -4.175 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.308      ;
; -4.175 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.308      ;
; -4.175 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.308      ;
; -4.175 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.308      ;
; -4.175 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.308      ;
; -4.175 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.308      ;
; -4.158 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[3]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.099      ;
; -4.153 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 5.305      ;
; -4.153 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[0]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.097      ;
; -4.144 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.276      ;
; -4.144 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.276      ;
; -4.144 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.276      ;
; -4.144 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.276      ;
; -4.144 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.276      ;
; -4.144 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.276      ;
; -4.140 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[16]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 5.269      ;
; -4.138 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[17]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 5.267      ;
; -4.131 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 5.260      ;
; -4.131 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[1]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~27  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.049      ;
; -4.123 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~125            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 5.246      ;
; -4.122 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~56             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.275      ;
; -4.122 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~53             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.275      ;
; -4.114 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~27  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.055      ;
; -4.108 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 5.260      ;
; -4.108 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[13]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.179      ; 5.274      ;
; -4.101 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_b[3]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 5.050      ;
; -4.100 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 5.252      ;
; -4.098 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.226      ;
; -4.092 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_b[2]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 5.038      ;
; -4.092 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[5]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.033      ;
; -4.090 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 5.242      ;
; -4.088 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[18]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 5.233      ;
; -4.088 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~52             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.221      ;
; -4.088 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~48             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.221      ;
; -4.088 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~32             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.221      ;
; -4.088 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~49             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.221      ;
; -4.088 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~42             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.221      ;
; -4.088 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 5.221      ;
; -4.074 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[14]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.206      ;
; -4.074 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_1_2_reg[24]                                    ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.151      ; 5.212      ;
; -4.071 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~127            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.224      ;
; -4.071 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~97             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.224      ;
; -4.071 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~105            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.224      ;
; -4.071 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.224      ;
; -4.071 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~107            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.224      ;
; -4.071 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~122            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.224      ;
; -4.071 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~102            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 5.224      ;
; -4.069 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[2]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.013      ;
; -4.066 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 5.218      ;
; -4.064 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~94             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 5.188      ;
; -4.064 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~92             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 5.188      ;
; -4.061 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~93             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 5.190      ;
; -4.061 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_68_69_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 5.203      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~152            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~146            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~147            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~145            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~150            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~155            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.058 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~156            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.186      ;
; -4.057 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~50             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.189      ;
; -4.057 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~35             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.189      ;
; -4.057 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~34             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.189      ;
; -4.057 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~41             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.189      ;
; -4.057 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~51             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.189      ;
; -4.057 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.189      ;
; -4.053 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[16]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 5.182      ;
; -4.052 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[27]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 5.204      ;
; -4.052 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_31 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 5.193      ;
; -4.051 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[17]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 5.180      ;
; -4.050 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 5.184      ;
; -4.048 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~54             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.176      ;
; -4.044 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 5.173      ;
; -4.044 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 5.168      ;
; -4.042 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~178            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.174      ;
; -4.042 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.174      ;
; -4.042 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~168            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.174      ;
; -4.042 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~189            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.174      ;
; -4.042 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~188            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 5.174      ;
; -4.042 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 5.194      ;
; -4.041 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_33 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 5.182      ;
; -4.040 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~66             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 5.174      ;
; -4.040 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~83             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 5.174      ;
; -4.040 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~85             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 5.174      ;
; -4.040 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 5.174      ;
; -4.040 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_b_wire[13]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.179      ; 5.206      ;
; -4.039 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~62             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 5.190      ;
; -4.039 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]                ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~63             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 5.190      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[217]                                                                                 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.475      ;
; 0.150 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.484      ;
; 0.151 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.483      ;
; 0.152 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.493      ;
; 0.152 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.485      ;
; 0.153 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.492      ;
; 0.153 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.487      ;
; 0.154 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|cntr_tqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|cntr_tqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[372]                                                                                 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.489      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|cntr_tqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|cntr_tqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.489      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.490      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.498      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.488      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.497      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.500      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.488      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.499      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.495      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.503      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.494      ;
; 0.163 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.502      ;
; 0.163 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.498      ;
; 0.166 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.508      ;
; 0.167 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.501      ;
; 0.167 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.500      ;
; 0.168 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.507      ;
; 0.168 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.500      ;
; 0.168 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.499      ;
; 0.169 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.500      ;
; 0.170 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.499      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[10]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[11]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[12]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[13]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[14]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[15]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[16]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[17]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[18]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[19]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[20]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[21]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[22]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[23]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[24]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[25]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[26]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[27]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[28]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[29]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[30]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[31]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[9]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_0                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_F_SHA256_BB__0_1                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_F_SHA256_BB__0_3                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_F_SHA256_BB__0_5                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_function_call_2                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_function_call_4                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|finish                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__0_1    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__112_28 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__113_29 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_30 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_31 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_32 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_33 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_34 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_10  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_5   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_6   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_7   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_8   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_9   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__2_2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__31_11  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__33_12  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__34_13  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__34_14  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_15  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_16  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_17  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_18  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_19  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_20  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__66_21  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__67_22  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__68_23  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__70_24  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__70_25  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__70_26  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__8_3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__92_27  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__9_4    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|finish                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[24]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[25]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[26]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[27]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[28]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[29]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[30]               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.233 ; 3.035 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.233 ; 3.035 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 1.422 ; 2.121 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.823 ; -1.514 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.823 ; -1.514 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -1.117 ; -1.814 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.781 ; 7.262 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 6.781 ; 7.262 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 5.389 ; 5.234 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.211 ; 3.214 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 3.153 ; 3.156 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 6.499 ; 6.869 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 5.136 ; 4.886 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.153 ; 3.156 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -11.106    ; 0.144 ; N/A      ; N/A     ; -3.201              ;
;  CLOCK_50        ; -11.106    ; 0.144 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -15937.789 ; 0.0   ; 0.0      ; 0.0     ; -5418.243           ;
;  CLOCK_50        ; -15937.789 ; 0.000 ; N/A      ; N/A     ; -5418.243           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.276 ; 5.304 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.276 ; 5.304 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 3.144 ; 3.448 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.823 ; -1.514 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.823 ; -1.514 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -1.117 ; -1.814 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 15.071 ; 14.723 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 15.071 ; 14.723 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 11.173 ; 11.484 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.627  ; 6.584  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 3.153 ; 3.156 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 6.499 ; 6.869 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 5.136 ; 4.886 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.153 ; 3.156 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2459233  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2459233  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 149   ; 149  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Nov 19 19:19:16 2015
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'sha256.sdc'
Warning (332174): Ignored filter at sha256.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at sha256.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at sha256.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at sha256.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at sha256.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at sha256.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.106          -15937.789 CLOCK_50 
Info (332146): Worst-case hold slack is 0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.411               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -5418.243 CLOCK_50 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.106
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -11.106 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]
    Info (332115): To Node      : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.387      3.387  R        clock network delay
    Info (332115):      3.648      0.261     uTco  top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]
    Info (332115):      3.648      0.000 FF  CELL  top_inst|main_inst|SHA256|outerloop|outerloop_12_13_reg[24]|q
    Info (332115):      4.220      0.572 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~2|dataa
    Info (332115):      4.772      0.552 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~2|cout
    Info (332115):      4.772      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~4|cin
    Info (332115):      4.845      0.073 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~4|cout
    Info (332115):      4.845      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~6|cin
    Info (332115):      4.918      0.073 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~6|cout
    Info (332115):      4.918      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~8|cin
    Info (332115):      4.991      0.073 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~8|cout
    Info (332115):      4.991      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~10|cin
    Info (332115):      5.064      0.073 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~10|cout
    Info (332115):      5.064      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~12|cin
    Info (332115):      5.137      0.073 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~12|cout
    Info (332115):      5.137      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~14|cin
    Info (332115):      5.210      0.073 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~14|cout
    Info (332115):      5.210      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~16|cin
    Info (332115):      5.817      0.607 RR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~16|combout
    Info (332115):      6.081      0.264 RR    IC  top_inst|main_inst|SHA256|outerloop|memory_controller_address_a~1|datad
    Info (332115):      6.258      0.177 RR  CELL  top_inst|main_inst|SHA256|outerloop|memory_controller_address_a~1|combout
    Info (332115):      7.079      0.821 RR    IC  top_inst|main_inst|memory_controller_address_a[31]~15|datac
    Info (332115):      7.403      0.324 RR  CELL  top_inst|main_inst|memory_controller_address_a[31]~15|combout
    Info (332115):      7.642      0.239 RR    IC  top_inst|main_inst|memory_controller_address_a[31]~16|datad
    Info (332115):      7.819      0.177 RR  CELL  top_inst|main_inst|memory_controller_address_a[31]~16|combout
    Info (332115):      9.061      1.242 RR    IC  top_inst|main_inst|memory_controller_address_a[31]~21|datad
    Info (332115):      9.238      0.177 RR  CELL  top_inst|main_inst|memory_controller_address_a[31]~21|combout
    Info (332115):      9.512      0.274 RR    IC  top_inst|memory_controller_inst|Equal0~0|datab
    Info (332115):     10.008      0.496 RF  CELL  top_inst|memory_controller_inst|Equal0~0|combout
    Info (332115):     10.347      0.339 FF    IC  top_inst|memory_controller_inst|Equal2~0|dataa
    Info (332115):     10.793      0.446 FF  CELL  top_inst|memory_controller_inst|Equal2~0|combout
    Info (332115):     11.707      0.914 FF    IC  top_inst|memory_controller_inst|gDigest_address_a[2]~1|datad
    Info (332115):     11.846      0.139 FF  CELL  top_inst|memory_controller_inst|gDigest_address_a[2]~1|combout
    Info (332115):     12.810      0.964 FF    IC  rtl~4|dataa
    Info (332115):     13.271      0.461 FR  CELL  rtl~4|combout
    Info (332115):     14.146      0.875 RR    IC  top_inst|memory_controller_inst|gDigest|ram~702|datad
    Info (332115):     14.323      0.177 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~702|combout
    Info (332115):     14.560      0.237 RR    IC  top_inst|memory_controller_inst|gDigest|ram~290|datad
    Info (332115):     14.737      0.177 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~290|combout
    Info (332115):     15.599      0.862 RR    IC  top_inst|memory_controller_inst|gDigest|ram~27feeder|datad
    Info (332115):     15.776      0.177 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~27feeder|combout
    Info (332115):     15.776      0.000 RR    IC  top_inst|memory_controller_inst|gDigest|ram~27|d
    Info (332115):     15.875      0.099 RR  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      4.733      3.733  R        clock network delay
    Info (332115):      4.768      0.035           clock pessimism removed
    Info (332115):      4.748     -0.020           clock uncertainty
    Info (332115):      4.769      0.021     uTsu  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.875
    Info (332115): Data Required Time :     4.769
    Info (332115): Slack              :   -11.106 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.411
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.411 
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[217]
    Info (332115): To Node      : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.271      3.271  R        clock network delay
    Info (332115):      3.532      0.261     uTco  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[217]
    Info (332115):      3.532      0.000 FF  CELL  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_32|auto_generated|divider|divider|DFFQuotient[217]|q
    Info (332115):      4.344      0.812 FF    IC  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_32|auto_generated|divider|divider|DFFQuotient_rtl_5|auto_generated|altsyncram2|ram_block3a0|portadatain[0]
    Info (332115):      4.427      0.083 FF  CELL  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.797      3.797  R        clock network delay
    Info (332115):      3.762     -0.035           clock pessimism removed
    Info (332115):      3.762      0.000           clock uncertainty
    Info (332115):      4.016      0.254      uTh  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.427
    Info (332115): Data Required Time :     4.016
    Info (332115): Slack              :     0.411 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -3.201
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -3.201 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Min Period
    Info (332113): Required Width   :     4.201
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -3.201 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.243
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.243          -14654.116 CLOCK_50 
Info (332146): Worst-case hold slack is 0.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.373               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -5418.243 CLOCK_50 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -10.243
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -10.243 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]
    Info (332115): To Node      : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.080      3.080  R        clock network delay
    Info (332115):      3.320      0.240     uTco  top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]
    Info (332115):      3.320      0.000 FF  CELL  top_inst|main_inst|SHA256|outerloop|outerloop_12_13_reg[24]|q
    Info (332115):      3.830      0.510 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~2|dataa
    Info (332115):      4.316      0.486 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~2|cout
    Info (332115):      4.316      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~4|cin
    Info (332115):      4.379      0.063 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~4|cout
    Info (332115):      4.379      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~6|cin
    Info (332115):      4.442      0.063 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~6|cout
    Info (332115):      4.442      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~8|cin
    Info (332115):      4.505      0.063 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~8|cout
    Info (332115):      4.505      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~10|cin
    Info (332115):      4.568      0.063 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~10|cout
    Info (332115):      4.568      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~12|cin
    Info (332115):      4.631      0.063 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~12|cout
    Info (332115):      4.631      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~14|cin
    Info (332115):      4.694      0.063 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~14|cout
    Info (332115):      4.694      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~16|cin
    Info (332115):      5.243      0.549 RR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~16|combout
    Info (332115):      5.492      0.249 RR    IC  top_inst|main_inst|SHA256|outerloop|memory_controller_address_a~1|datad
    Info (332115):      5.659      0.167 RR  CELL  top_inst|main_inst|SHA256|outerloop|memory_controller_address_a~1|combout
    Info (332115):      6.468      0.809 RR    IC  top_inst|main_inst|memory_controller_address_a[31]~15|datac
    Info (332115):      6.769      0.301 RR  CELL  top_inst|main_inst|memory_controller_address_a[31]~15|combout
    Info (332115):      6.997      0.228 RR    IC  top_inst|main_inst|memory_controller_address_a[31]~16|datad
    Info (332115):      7.164      0.167 RR  CELL  top_inst|main_inst|memory_controller_address_a[31]~16|combout
    Info (332115):      8.374      1.210 RR    IC  top_inst|main_inst|memory_controller_address_a[31]~21|datad
    Info (332115):      8.541      0.167 RR  CELL  top_inst|main_inst|memory_controller_address_a[31]~21|combout
    Info (332115):      8.806      0.265 RR    IC  top_inst|memory_controller_inst|Equal0~0|datab
    Info (332115):      9.261      0.455 RF  CELL  top_inst|memory_controller_inst|Equal0~0|combout
    Info (332115):      9.568      0.307 FF    IC  top_inst|memory_controller_inst|Equal2~0|dataa
    Info (332115):      9.968      0.400 FF  CELL  top_inst|memory_controller_inst|Equal2~0|combout
    Info (332115):     10.788      0.820 FF    IC  top_inst|memory_controller_inst|gDigest_address_a[2]~1|datad
    Info (332115):     10.909      0.121 FF  CELL  top_inst|memory_controller_inst|gDigest_address_a[2]~1|combout
    Info (332115):     11.771      0.862 FF    IC  rtl~4|dataa
    Info (332115):     12.185      0.414 FR  CELL  rtl~4|combout
    Info (332115):     13.029      0.844 RR    IC  top_inst|memory_controller_inst|gDigest|ram~702|datad
    Info (332115):     13.196      0.167 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~702|combout
    Info (332115):     13.422      0.226 RR    IC  top_inst|memory_controller_inst|gDigest|ram~290|datad
    Info (332115):     13.589      0.167 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~290|combout
    Info (332115):     14.428      0.839 RR    IC  top_inst|memory_controller_inst|gDigest|ram~27feeder|datad
    Info (332115):     14.595      0.167 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~27feeder|combout
    Info (332115):     14.595      0.000 RR    IC  top_inst|memory_controller_inst|gDigest|ram~27|d
    Info (332115):     14.685      0.090 RR  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      4.410      3.410  R        clock network delay
    Info (332115):      4.440      0.030           clock pessimism removed
    Info (332115):      4.420     -0.020           clock uncertainty
    Info (332115):      4.442      0.022     uTsu  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.685
    Info (332115): Data Required Time :     4.442
    Info (332115): Slack              :   -10.243 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.373
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.373 
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~24
    Info (332115): To Node      : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~24
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.410      3.410  R        clock network delay
    Info (332115):      3.650      0.240     uTco  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~24
    Info (332115):      3.650      0.000 FF  CELL  top_inst|memory_controller_inst|gDigest|ram~24|q
    Info (332115):      3.650      0.000 FF    IC  top_inst|memory_controller_inst|gDigest|ram~306|datac
    Info (332115):      4.007      0.357 FF  CELL  top_inst|memory_controller_inst|gDigest|ram~306|combout
    Info (332115):      4.007      0.000 FF    IC  top_inst|memory_controller_inst|gDigest|ram~24|d
    Info (332115):      4.079      0.072 FF  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~24
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.541      3.541  R        clock network delay
    Info (332115):      3.511     -0.030           clock pessimism removed
    Info (332115):      3.511      0.000           clock uncertainty
    Info (332115):      3.706      0.195      uTh  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~24
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.079
    Info (332115): Data Required Time :     3.706
    Info (332115): Slack              :     0.373 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -3.201
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -3.201 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Min Period
    Info (332113): Required Width   :     4.201
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -3.201 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.231           -5329.027 CLOCK_50 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -4553.635 CLOCK_50 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.231
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -4.231 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]
    Info (332115): To Node      : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.552      1.552  R        clock network delay
    Info (332115):      1.657      0.105     uTco  top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24]
    Info (332115):      1.657      0.000 FF  CELL  top_inst|main_inst|SHA256|outerloop|outerloop_12_13_reg[24]|q
    Info (332115):      1.913      0.256 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~2|dataa
    Info (332115):      2.163      0.250 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~2|cout
    Info (332115):      2.163      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~4|cin
    Info (332115):      2.197      0.034 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~4|cout
    Info (332115):      2.197      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~6|cin
    Info (332115):      2.231      0.034 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~6|cout
    Info (332115):      2.231      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~8|cin
    Info (332115):      2.265      0.034 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~8|cout
    Info (332115):      2.265      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~10|cin
    Info (332115):      2.299      0.034 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~10|cout
    Info (332115):      2.299      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~12|cin
    Info (332115):      2.333      0.034 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~12|cout
    Info (332115):      2.333      0.000 FF    IC  top_inst|main_inst|SHA256|outerloop|Add8~14|cin
    Info (332115):      2.367      0.034 FR  CELL  top_inst|main_inst|SHA256|outerloop|Add8~14|cout
    Info (332115):      2.367      0.000 RR    IC  top_inst|main_inst|SHA256|outerloop|Add8~16|cin
    Info (332115):      2.601      0.234 RF  CELL  top_inst|main_inst|SHA256|outerloop|Add8~16|combout
    Info (332115):      2.723      0.122 FF    IC  top_inst|main_inst|SHA256|outerloop|memory_controller_address_a~1|datad
    Info (332115):      2.786      0.063 FF  CELL  top_inst|main_inst|SHA256|outerloop|memory_controller_address_a~1|combout
    Info (332115):      3.132      0.346 FF    IC  top_inst|main_inst|memory_controller_address_a[31]~15|datac
    Info (332115):      3.265      0.133 FF  CELL  top_inst|main_inst|memory_controller_address_a[31]~15|combout
    Info (332115):      3.376      0.111 FF    IC  top_inst|main_inst|memory_controller_address_a[31]~16|datad
    Info (332115):      3.448      0.072 FR  CELL  top_inst|main_inst|memory_controller_address_a[31]~16|combout
    Info (332115):      3.949      0.501 RR    IC  top_inst|main_inst|memory_controller_address_a[31]~21|datad
    Info (332115):      4.017      0.068 RR  CELL  top_inst|main_inst|memory_controller_address_a[31]~21|combout
    Info (332115):      4.119      0.102 RR    IC  top_inst|memory_controller_inst|Equal0~0|datab
    Info (332115):      4.328      0.209 RF  CELL  top_inst|memory_controller_inst|Equal0~0|combout
    Info (332115):      4.477      0.149 FF    IC  top_inst|memory_controller_inst|Equal2~0|dataa
    Info (332115):      4.670      0.193 FF  CELL  top_inst|memory_controller_inst|Equal2~0|combout
    Info (332115):      5.115      0.445 FF    IC  top_inst|memory_controller_inst|gDigest_address_a[2]~1|datad
    Info (332115):      5.178      0.063 FF  CELL  top_inst|memory_controller_inst|gDigest_address_a[2]~1|combout
    Info (332115):      5.652      0.474 FF    IC  rtl~4|dataa
    Info (332115):      5.857      0.205 FR  CELL  rtl~4|combout
    Info (332115):      6.203      0.346 RR    IC  top_inst|memory_controller_inst|gDigest|ram~702|datad
    Info (332115):      6.269      0.066 RF  CELL  top_inst|memory_controller_inst|gDigest|ram~702|combout
    Info (332115):      6.377      0.108 FF    IC  top_inst|memory_controller_inst|gDigest|ram~290|datad
    Info (332115):      6.440      0.063 FF  CELL  top_inst|memory_controller_inst|gDigest|ram~290|combout
    Info (332115):      6.822      0.382 FF    IC  top_inst|memory_controller_inst|gDigest|ram~27feeder|datad
    Info (332115):      6.885      0.063 FF  CELL  top_inst|memory_controller_inst|gDigest|ram~27feeder|combout
    Info (332115):      6.885      0.000 FF    IC  top_inst|memory_controller_inst|gDigest|ram~27|d
    Info (332115):      6.935      0.050 FF  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.697      1.697  R        clock network delay
    Info (332115):      2.717      0.020           clock pessimism removed
    Info (332115):      2.697     -0.020           clock uncertainty
    Info (332115):      2.704      0.007     uTsu  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~27
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.935
    Info (332115): Data Required Time :     2.704
    Info (332115): Slack              :    -4.231 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.144
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.144 
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[217]
    Info (332115): To Node      : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.506      1.506  R        clock network delay
    Info (332115):      1.611      0.105     uTco  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[217]
    Info (332115):      1.611      0.000 RR  CELL  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_32|auto_generated|divider|divider|DFFQuotient[217]|q
    Info (332115):      1.945      0.334 RR    IC  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_32|auto_generated|divider|divider|DFFQuotient_rtl_5|auto_generated|altsyncram2|ram_block3a0|portadatain[0]
    Info (332115):      1.981      0.036 RR  CELL  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.753      1.753  R        clock network delay
    Info (332115):      1.733     -0.020           clock pessimism removed
    Info (332115):      1.733      0.000           clock uncertainty
    Info (332115):      1.837      0.104      uTh  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_32|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.981
    Info (332115): Data Required Time :     1.837
    Info (332115): Slack              :     0.144 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -3.000
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -3.000 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.000
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -3.000 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1023 megabytes
    Info: Processing ended: Thu Nov 19 19:19:27 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


