{
	"route__net": 275,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 67,
	"route__wirelength__iter:1": 4947,
	"route__drc_errors__iter:2": 20,
	"route__wirelength__iter:2": 4929,
	"route__drc_errors__iter:3": 15,
	"route__wirelength__iter:3": 4933,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 4920,
	"route__drc_errors": 0,
	"route__wirelength": 4920,
	"route__vias": 1745,
	"route__vias__singlecut": 1745,
	"route__vias__multicut": 0,
	"design__io": 37,
	"design__die__area": 10350.8,
	"design__core__area": 7175.63,
	"design__instance__count": 373,
	"design__instance__area": 2443.59,
	"design__instance__count__stdcell": 373,
	"design__instance__area__stdcell": 2443.59,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.340541,
	"design__instance__utilization__stdcell": 0.340541,
	"design__instance__count__class:fill_cell": 62,
	"design__instance__count__class:tap_cell": 99,
	"design__instance__count__class:clock_buffer": 6,
	"design__instance__count__class:timing_repair_buffer": 67,
	"design__instance__count__class:inverter": 17,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 32,
	"design__instance__count__class:multi_input_combinational_cell": 151,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}