0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.sim/sim_1/impl/timing/up_counter_tb_time_impl.v,1507612974,verilog,,,,glbl;up_counter,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_3/project_3.srcs/sim_1/new/up_counter_tb.vhd,1507601909,vhdl,,,,up_counter_tb,,,,,,,,
