
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 307991                       # Simulator instruction rate (inst/s)
host_mem_usage                              201492852                       # Number of bytes of host memory used
host_op_rate                                   347233                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9376.37                       # Real time elapsed on the host
host_tick_rate                              113327422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2887839942                       # Number of instructions simulated
sim_ops                                    3255780467                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       279372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        558719                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 175172682                       # Number of branches fetched
system.switch_cpus.committedInsts           887839941                       # Number of instructions committed
system.switch_cpus.committedOps            1008023013                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200323                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    271457292                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    261575107                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    140755737                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            19850033                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     814834031                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            814834031                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1376687627                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    717696859                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           199321029                       # Number of load instructions
system.switch_cpus.num_mem_refs             334628680                       # number of memory refs
system.switch_cpus.num_store_insts          135307651                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     157370530                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            157370530                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    211388987                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    125841416                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         565409778     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3721117      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        20546487      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        13588391      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         5593218      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       18529446      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     22300138      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         3121070      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       19349527      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1235236      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        199321029     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       135307651     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1008023088                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1952610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           67                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3905220                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             67                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             279095                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       164416                       # Transaction distribution
system.membus.trans_dist::CleanEvict           114935                       # Transaction distribution
system.membus.trans_dist::ReadExReq               273                       # Transaction distribution
system.membus.trans_dist::ReadExResp              273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        279095                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       419893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       418194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       838087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 838087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     28453760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     28350592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     56804352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                56804352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            279368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  279368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              279368                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1067490756                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1064246557                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2657514716                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1951654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       916781                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1315218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1951654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5857830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5857830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    346236800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              346236800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          279389                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21045248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2231999                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2231884     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    115      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2231999                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2883421560                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4071191850                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     17916672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          17916672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     10537088                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       10537088                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       139974                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             139974                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        82321                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             82321                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     16861171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             16861171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       9916330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             9916330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       9916330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     16861171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            26777501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    164642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    279728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001601902138                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         9186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         9186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             774263                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            155521                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     139974                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     82321                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   279948                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  164642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            16892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            17336                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            19157                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            18707                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            18102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            18401                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            22041                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            19292                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            18153                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            16243                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           18196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           16238                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           14965                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           13808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           15841                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           16356                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             9600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             9604                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            10830                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            10080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             9534                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            10000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            12806                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            11908                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            11212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             9944                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           11362                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            9621                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            9302                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            8502                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            9882                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           10424                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  6028086330                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                1398640000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            11272986330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21549.81                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40299.81                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  140227                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  75554                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.13                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.89                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               279948                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              164642                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 139868                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 139860                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  8814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  8814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  9190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  9190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  9188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  9188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  9187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  9186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  9186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       228558                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.422230                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.307095                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    21.455426                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        17232      7.54%      7.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       208962     91.43%     98.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          431      0.19%     99.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319         1851      0.81%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           22      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           54      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       228558                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         9186                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.449379                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    28.790659                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.022538                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              7      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            61      0.66%      0.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          270      2.94%      3.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          700      7.62%     11.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         1138     12.39%     23.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1485     16.17%     39.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1505     16.38%     56.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         1293     14.08%     70.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         1029     11.20%     81.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          659      7.17%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          444      4.83%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          295      3.21%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          152      1.65%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59           74      0.81%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           44      0.48%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           12      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71            6      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            6      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         9186                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         9186                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.919769                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.915046                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.397306                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             373      4.06%      4.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            8808     95.89%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         9186                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              17902592                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  14080                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               10535104                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               17916672                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            10537088                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       16.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        9.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    16.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     9.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062574492173                       # Total gap between requests
system.mem_ctrls0.avgGap                   4780019.76                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     17902592                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     10535104                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 16847920.041091989726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 9914463.213851289824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       279948                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       164642                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  11272986330                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24474768182988                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40268.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 148654463.52                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           773283420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           411009885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          926772000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         418899780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    114210475350                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    311860053120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      512481028995                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       482.289905                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 809562334041                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 217554740877                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           858620700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           456367725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1070485920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         440369640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    127406433060                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    300746129760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      514858942245                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       484.527732                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 780536153572                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 246580921346                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     17842432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          17842432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     10508160                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       10508160                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       139394                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             139394                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        82095                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             82095                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     16791304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             16791304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       9889107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             9889107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       9889107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     16791304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            26680411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    164190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    278558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001723987224                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         9160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         9160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             772270                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            155107                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     139394                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     82095                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   278788                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  164190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            17084                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            17178                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            18783                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            18566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            17872                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            18663                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            22108                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            19288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            18005                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            16026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           17818                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           16352                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           15296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           13772                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           15578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           16169                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             9684                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             9630                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            10528                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            10034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             9632                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            10151                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            12832                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            11806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            11264                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             9864                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           10874                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            9870                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            9552                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            8316                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            9828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           10298                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  6010530694                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                1392790000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            11233493194                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21577.30                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40327.30                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  139611                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  75287                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.12                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.85                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               278788                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              164190                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 139283                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 139275                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  8796                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  8800                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  9163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  9163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  9161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  9161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  9161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  9161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  9161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  9161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  9161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  9161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  9160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  9160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  9160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  9160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  9160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  9160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       227823                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.369111                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.268790                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    21.466988                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        17165      7.53%      7.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       208826     91.66%     99.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1768      0.78%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           50      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       227823                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         9160                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.406114                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    28.764213                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.028158                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              4      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            58      0.63%      0.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          278      3.03%      3.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          660      7.21%     10.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1219     13.31%     24.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1475     16.10%     40.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1494     16.31%     56.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1287     14.05%     70.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39          995     10.86%     81.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          685      7.48%     89.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          434      4.74%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          255      2.78%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          162      1.77%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59           69      0.75%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           40      0.44%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           24      0.26%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           10      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            3      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            6      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         9160                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         9160                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.921725                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.917133                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.391647                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             361      3.94%      3.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               4      0.04%      3.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            8788     95.94%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               5      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         9160                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              17827712                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  14720                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               10506432                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               17842432                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            10508160                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       16.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        9.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    16.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     9.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062574623111                       # Total gap between requests
system.mem_ctrls1.avgGap                   4797414.87                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     17827712                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     10506432                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 16777451.348476029932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 9887480.329841075465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       278788                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       164190                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  11233493194                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24470645740408                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40294.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 149038587.86                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           769242180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           408861915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          921174240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         416900520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    114092352540                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    311959475040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      512448541875                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       482.259332                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 809823393705                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 217293681213                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           857414040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           455726370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1067729880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         440030340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    126953794920                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    301128646560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      514783877550                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       484.457089                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 781530924767                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 245586150151                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1673242                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1673242                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1673242                       # number of overall hits
system.l2.overall_hits::total                 1673242                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       279368                       # number of demand (read+write) misses
system.l2.demand_misses::total                 279368                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       279368                       # number of overall misses
system.l2.overall_misses::total                279368                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  25450054602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25450054602                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25450054602                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25450054602                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1952610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1952610                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1952610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1952610                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.143074                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143074                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.143074                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143074                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91098.674873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91098.674873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91098.674873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91098.674873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              164416                       # number of writebacks
system.l2.writebacks::total                    164416                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       279368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            279368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       279368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           279368                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23058183088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23058183088                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23058183088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23058183088                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.143074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.143074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143074                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82536.951576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82536.951576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82536.951576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82536.951576                       # average overall mshr miss latency
system.l2.replacements                         279389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       752365                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           752365                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       752365                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       752365                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   683                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     23052177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23052177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.285565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.285565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84440.208791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84440.208791                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     20717873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     20717873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.285565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.285565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75889.644689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75889.644689                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1672559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1672559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       279095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          279095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25427002425                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25427002425                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1951654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1951654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.143004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91105.187929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91105.187929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       279095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       279095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  23037465215                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23037465215                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.143004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.143004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82543.453716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82543.453716                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                     9416752                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    295773                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.837767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.651172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2160.714775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 14220.634053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.131880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.867959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13864                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62762141                       # Number of tag accesses
system.l2.tags.data_accesses                 62762141                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    887840017                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2888044443                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    887840017                       # number of overall hits
system.cpu.icache.overall_hits::total      2888044443                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    887840017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2888045311                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    887840017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2888045311                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    887840017                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2888044443                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    887840017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2888045311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2888045311                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3327241.141705                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      112633767997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     112633767997                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    311676609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        986060046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    311676609                       # number of overall hits
system.cpu.dcache.overall_hits::total       986060046                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1952576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6650334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1952576                       # number of overall misses
system.cpu.dcache.overall_misses::total       6650334                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  44173505556                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44173505556                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  44173505556                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44173505556                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    313629185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    992710380                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    313629185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    992710380                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006226                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006226                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22623.193953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6642.298801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22623.193953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6642.298801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3024674                       # number of writebacks
system.cpu.dcache.writebacks::total           3024674                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1952576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1952576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1952576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1952576                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42545057172                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42545057172                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  42545057172                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42545057172                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21789.193953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21789.193953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21789.193953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21789.193953                       # average overall mshr miss latency
system.cpu.dcache.replacements                6650211                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    187487479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       571827800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1951620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5897105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  44142479088                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44142479088                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    189439099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    577724905                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22618.378110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7485.449062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1951620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1951620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  42514828008                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42514828008                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21784.378110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21784.378110                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    124189130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      414232246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     31026468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31026468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    124190086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    414985475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32454.464435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    41.191282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     30229164                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30229164                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31620.464435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31620.464435                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     11117531                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33802674                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           34                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       374466                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       374466                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     11117565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33802807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11013.705882                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2815.533835                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       346110                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       346110                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10179.705882                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10179.705882                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     11117565                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33802807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     11117565                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33802807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1060315994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6650467                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.434818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.629696                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.369618                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584491                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33936762275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33936762275                       # Number of data accesses

---------- End Simulation Statistics   ----------
