Starting…
Running 'Verilator.Lint'…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/01-verilator-lint/verilator-lint.log]runs/RUN_2024-11-22_04-45-38/01-verilator-lint/verilator-lint.log[/link][/repr.filename]…
Running 'Checker.LintTimingConstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings'…
475 Lint warnings found.
Running 'Yosys.JsonHeader'…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/05-yosys-jsonheader/yosys-jsonheader.log]runs/RUN_2024-11-22_04-45-38/05-yosys-jsonheader/yosys-jsonheader.log[/link][/repr.filename]…
Running 'Yosys.Synthesis'…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/06-yosys-synthesis/yosys-synthesis.log]runs/RUN_2024-11-22_04-45-38/06-yosys-synthesis/yosys-synthesis.log[/link][/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks'…
Check for Yosys check errors clear.
Running 'OpenROAD.CheckSDCFiles'…
'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
Running 'OpenROAD.CheckMacroInstances'…
No macros found, skipping instance check…
Running 'OpenROAD.STAPrePNR'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Skipping corner min_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Skipping corner min_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Skipping corner min_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Skipping corner max_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Skipping corner max_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/11-openroad-staprepnr/nom_tt_025C_1v80/sta.log]runs/RUN_2024-11-22_04-45-38/11-openroad-staprepnr/nom_tt_025C_1v80/sta.log[/link][/repr.filename]…
Skipping corner max_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/11-openroad-staprepnr/nom_ss_100C_1v60/sta.log]runs/RUN_2024-11-22_04-45-38/11-openroad-staprepnr/nom_ss_100C_1v60/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/11-openroad-staprepnr/nom_ff_n40C_1v95/sta.log]runs/RUN_2024-11-22_04-45-38/11-openroad-staprepnr/nom_ff_n40C_1v95/sta.log[/link][/repr.filename]…
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the nom_ff_n40C_1v95 timing corner.
Running 'OpenROAD.Floorplan'…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/12-openroad-floorplan/openroad-floorplan.log]runs/RUN_2024-11-22_04-45-38/12-openroad-floorplan/openroad-floorplan.log[/link][/repr.filename]…
Skipping step 'Check Antenna Properties of Macros Pins in Their LEF Views'…
Running 'Odb.SetPowerConnections'…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/13-odb-setpowerconnections/odb-setpowerconnections.log]runs/RUN_2024-11-22_04-45-38/13-odb-setpowerconnections/odb-setpowerconnections.log[/link][/repr.filename]…
Running 'Odb.ManualMacroPlacement'…
No instances found, skipping 'Odb.ManualMacroPlacement'…
Running 'OpenROAD.CutRows'…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/15-openroad-cutrows/openroad-cutrows.log]runs/RUN_2024-11-22_04-45-38/15-openroad-cutrows/openroad-cutrows.log[/link][/repr.filename]…
Running 'OpenROAD.TapEndcapInsertion'…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/16-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log]runs/RUN_2024-11-22_04-45-38/16-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log[/link][/repr.filename]…
Running 'Odb.AddPDNObstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN'…
'FP_PDN_CFG' not explicitly set, setting it to /usr/local/lib/python3.10/dist-packages/openlane/scripts/openroad/common/pdn_cfg.tcl…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/18-openroad-generatepdn/openroad-generatepdn.log]runs/RUN_2024-11-22_04-45-38/18-openroad-generatepdn/openroad-generatepdn.log[/link][/repr.filename]…
Running 'Odb.RemovePDNObstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO'…
'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 57.713800…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/21-openroad-globalplacementskipio/openroad-globalplacementskipio.log]runs/RUN_2024-11-22_04-45-38/21-openroad-globalplacementskipio/openroad-globalplacementskipio.log[/link][/repr.filename]…
Running 'OpenROAD.IOPlacement'…
FP_PIN_ORDER_CFG is set. Skipping 'OpenROAD.IOPlacement'…
Running 'Odb.CustomIOPlacement'…
Logging subprocess to [repr.filename][link=file:///foss/designs/uart/runs/RUN_2024-11-22_04-45-38/23-odb-customioplacement/odb-customioplacement.log]runs/RUN_2024-11-22_04-45-38/23-odb-customioplacement/odb-customioplacement.log[/link][/repr.filename]…
clk not found in design but found in config.
clk_cpu not found in design but found in config.
clk_CPU not found in config but found in design.
Subprocess had a non-zero exit.
Last 6 line(s):
[WARNING ORD-0039] .openroad ignored with -python
[WARNING] clk not found in design but found in config.
[WARNING] clk_cpu not found in design but found in config.
[ERROR] clk_CPU not found in config but found in design.
Top-level design name: uart
Critical mismatches found.

Full log file: 'runs/RUN_2024-11-22_04-45-38/23-odb-customioplacement/odb-customioplacement.log'
