library ieee;
use ieee.std_logic_1164.all;

entity mux4x1_REG_IN_5 is
generic(N : natural:= 32);
port( MAP1_5,MAP2_5,MAP3_5,MAP4_5: in std_logic_vector((N-1) downto 0);
		SW: in std_logic_vector(8 downto 7);
		REG_IN_5: out std_logic_vector((N-1) downto 0)
		);
end mux4x1_REG_IN_5;

architecture mux of mux4x1_REG_IN_5 is
begin
REG_IN_5 <= MAP1_5 when SW = "00" else
	MAP2_5 when SW = "01" else
	MAP3_5 when SW = "10" else
	MAP4_5;
end mux;
