|regfile
clock => clock.IN32
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_reset => ctrl_reset.IN32
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ctrl_readRegA[0].IN1
ctrl_readRegA[1] => ctrl_readRegA[1].IN1
ctrl_readRegA[2] => ctrl_readRegA[2].IN1
ctrl_readRegA[3] => ctrl_readRegA[3].IN1
ctrl_readRegA[4] => ctrl_readRegA[4].IN1
ctrl_readRegB[0] => ctrl_readRegB[0].IN1
ctrl_readRegB[1] => ctrl_readRegB[1].IN1
ctrl_readRegB[2] => ctrl_readRegB[2].IN1
ctrl_readRegB[3] => ctrl_readRegB[3].IN1
ctrl_readRegB[4] => ctrl_readRegB[4].IN1
data_writeReg[0] => data_writeReg[0].IN31
data_writeReg[1] => data_writeReg[1].IN31
data_writeReg[2] => data_writeReg[2].IN31
data_writeReg[3] => data_writeReg[3].IN31
data_writeReg[4] => data_writeReg[4].IN31
data_writeReg[5] => data_writeReg[5].IN31
data_writeReg[6] => data_writeReg[6].IN31
data_writeReg[7] => data_writeReg[7].IN31
data_writeReg[8] => data_writeReg[8].IN31
data_writeReg[9] => data_writeReg[9].IN31
data_writeReg[10] => data_writeReg[10].IN31
data_writeReg[11] => data_writeReg[11].IN31
data_writeReg[12] => data_writeReg[12].IN31
data_writeReg[13] => data_writeReg[13].IN31
data_writeReg[14] => data_writeReg[14].IN31
data_writeReg[15] => data_writeReg[15].IN31
data_writeReg[16] => data_writeReg[16].IN31
data_writeReg[17] => data_writeReg[17].IN31
data_writeReg[18] => data_writeReg[18].IN31
data_writeReg[19] => data_writeReg[19].IN31
data_writeReg[20] => data_writeReg[20].IN31
data_writeReg[21] => data_writeReg[21].IN31
data_writeReg[22] => data_writeReg[22].IN31
data_writeReg[23] => data_writeReg[23].IN31
data_writeReg[24] => data_writeReg[24].IN31
data_writeReg[25] => data_writeReg[25].IN31
data_writeReg[26] => data_writeReg[26].IN31
data_writeReg[27] => data_writeReg[27].IN31
data_writeReg[28] => data_writeReg[28].IN31
data_writeReg[29] => data_writeReg[29].IN31
data_writeReg[30] => data_writeReg[30].IN31
data_writeReg[31] => data_writeReg[31].IN31
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5_32:decoder0
ctrl[0] => ctrl[0].IN1
ctrl[1] => ctrl[1].IN1
ctrl[2] => ctrl[2].IN1
ctrl[3] => ctrl[3].IN1
ctrl[4] => ctrl[4].IN1
out[0] <= SLL:SLL0.port2
out[1] <= SLL:SLL0.port2
out[2] <= SLL:SLL0.port2
out[3] <= SLL:SLL0.port2
out[4] <= SLL:SLL0.port2
out[5] <= SLL:SLL0.port2
out[6] <= SLL:SLL0.port2
out[7] <= SLL:SLL0.port2
out[8] <= SLL:SLL0.port2
out[9] <= SLL:SLL0.port2
out[10] <= SLL:SLL0.port2
out[11] <= SLL:SLL0.port2
out[12] <= SLL:SLL0.port2
out[13] <= SLL:SLL0.port2
out[14] <= SLL:SLL0.port2
out[15] <= SLL:SLL0.port2
out[16] <= SLL:SLL0.port2
out[17] <= SLL:SLL0.port2
out[18] <= SLL:SLL0.port2
out[19] <= SLL:SLL0.port2
out[20] <= SLL:SLL0.port2
out[21] <= SLL:SLL0.port2
out[22] <= SLL:SLL0.port2
out[23] <= SLL:SLL0.port2
out[24] <= SLL:SLL0.port2
out[25] <= SLL:SLL0.port2
out[26] <= SLL:SLL0.port2
out[27] <= SLL:SLL0.port2
out[28] <= SLL:SLL0.port2
out[29] <= SLL:SLL0.port2
out[30] <= SLL:SLL0.port2
out[31] <= SLL:SLL0.port2


|regfile|decoder5_32:decoder0|SLL:SLL0
data[0] => wire0[0].DATAA
data[0] => wire0[1].DATAB
data[1] => wire0[1].DATAA
data[1] => wire0[2].DATAB
data[2] => wire0[2].DATAA
data[2] => wire0[3].DATAB
data[3] => wire0[3].DATAA
data[3] => wire0[4].DATAB
data[4] => wire0[4].DATAA
data[4] => wire0[5].DATAB
data[5] => wire0[5].DATAA
data[5] => wire0[6].DATAB
data[6] => wire0[6].DATAA
data[6] => wire0[7].DATAB
data[7] => wire0[7].DATAA
data[7] => wire0[8].DATAB
data[8] => wire0[8].DATAA
data[8] => wire0[9].DATAB
data[9] => wire0[9].DATAA
data[9] => wire0[10].DATAB
data[10] => wire0[10].DATAA
data[10] => wire0[11].DATAB
data[11] => wire0[11].DATAA
data[11] => wire0[12].DATAB
data[12] => wire0[12].DATAA
data[12] => wire0[13].DATAB
data[13] => wire0[13].DATAA
data[13] => wire0[14].DATAB
data[14] => wire0[14].DATAA
data[14] => wire0[15].DATAB
data[15] => wire0[15].DATAA
data[15] => wire0[16].DATAB
data[16] => wire0[16].DATAA
data[16] => wire0[17].DATAB
data[17] => wire0[17].DATAA
data[17] => wire0[18].DATAB
data[18] => wire0[18].DATAA
data[18] => wire0[19].DATAB
data[19] => wire0[19].DATAA
data[19] => wire0[20].DATAB
data[20] => wire0[20].DATAA
data[20] => wire0[21].DATAB
data[21] => wire0[21].DATAA
data[21] => wire0[22].DATAB
data[22] => wire0[22].DATAA
data[22] => wire0[23].DATAB
data[23] => wire0[23].DATAA
data[23] => wire0[24].DATAB
data[24] => wire0[24].DATAA
data[24] => wire0[25].DATAB
data[25] => wire0[25].DATAA
data[25] => wire0[26].DATAB
data[26] => wire0[26].DATAA
data[26] => wire0[27].DATAB
data[27] => wire0[27].DATAA
data[27] => wire0[28].DATAB
data[28] => wire0[28].DATAA
data[28] => wire0[29].DATAB
data[29] => wire0[29].DATAA
data[29] => wire0[30].DATAB
data[30] => wire0[30].DATAA
data[30] => wire0[31].DATAB
data[31] => wire0[31].DATAA
s[0] => wire0[0].OUTPUTSELECT
s[0] => wire0[1].OUTPUTSELECT
s[0] => wire0[2].OUTPUTSELECT
s[0] => wire0[3].OUTPUTSELECT
s[0] => wire0[4].OUTPUTSELECT
s[0] => wire0[5].OUTPUTSELECT
s[0] => wire0[6].OUTPUTSELECT
s[0] => wire0[7].OUTPUTSELECT
s[0] => wire0[8].OUTPUTSELECT
s[0] => wire0[9].OUTPUTSELECT
s[0] => wire0[10].OUTPUTSELECT
s[0] => wire0[11].OUTPUTSELECT
s[0] => wire0[12].OUTPUTSELECT
s[0] => wire0[13].OUTPUTSELECT
s[0] => wire0[14].OUTPUTSELECT
s[0] => wire0[15].OUTPUTSELECT
s[0] => wire0[16].OUTPUTSELECT
s[0] => wire0[17].OUTPUTSELECT
s[0] => wire0[18].OUTPUTSELECT
s[0] => wire0[19].OUTPUTSELECT
s[0] => wire0[20].OUTPUTSELECT
s[0] => wire0[21].OUTPUTSELECT
s[0] => wire0[22].OUTPUTSELECT
s[0] => wire0[23].OUTPUTSELECT
s[0] => wire0[24].OUTPUTSELECT
s[0] => wire0[25].OUTPUTSELECT
s[0] => wire0[26].OUTPUTSELECT
s[0] => wire0[27].OUTPUTSELECT
s[0] => wire0[28].OUTPUTSELECT
s[0] => wire0[29].OUTPUTSELECT
s[0] => wire0[30].OUTPUTSELECT
s[0] => wire0[31].OUTPUTSELECT
s[1] => wire1[0].OUTPUTSELECT
s[1] => wire1[1].OUTPUTSELECT
s[1] => wire1[2].OUTPUTSELECT
s[1] => wire1[3].OUTPUTSELECT
s[1] => wire1[4].OUTPUTSELECT
s[1] => wire1[5].OUTPUTSELECT
s[1] => wire1[6].OUTPUTSELECT
s[1] => wire1[7].OUTPUTSELECT
s[1] => wire1[8].OUTPUTSELECT
s[1] => wire1[9].OUTPUTSELECT
s[1] => wire1[10].OUTPUTSELECT
s[1] => wire1[11].OUTPUTSELECT
s[1] => wire1[12].OUTPUTSELECT
s[1] => wire1[13].OUTPUTSELECT
s[1] => wire1[14].OUTPUTSELECT
s[1] => wire1[15].OUTPUTSELECT
s[1] => wire1[16].OUTPUTSELECT
s[1] => wire1[17].OUTPUTSELECT
s[1] => wire1[18].OUTPUTSELECT
s[1] => wire1[19].OUTPUTSELECT
s[1] => wire1[20].OUTPUTSELECT
s[1] => wire1[21].OUTPUTSELECT
s[1] => wire1[22].OUTPUTSELECT
s[1] => wire1[23].OUTPUTSELECT
s[1] => wire1[24].OUTPUTSELECT
s[1] => wire1[25].OUTPUTSELECT
s[1] => wire1[26].OUTPUTSELECT
s[1] => wire1[27].OUTPUTSELECT
s[1] => wire1[28].OUTPUTSELECT
s[1] => wire1[29].OUTPUTSELECT
s[1] => wire1[30].OUTPUTSELECT
s[1] => wire1[31].OUTPUTSELECT
s[2] => wire2[0].OUTPUTSELECT
s[2] => wire2[1].OUTPUTSELECT
s[2] => wire2[2].OUTPUTSELECT
s[2] => wire2[3].OUTPUTSELECT
s[2] => wire2[4].OUTPUTSELECT
s[2] => wire2[5].OUTPUTSELECT
s[2] => wire2[6].OUTPUTSELECT
s[2] => wire2[7].OUTPUTSELECT
s[2] => wire2[8].OUTPUTSELECT
s[2] => wire2[9].OUTPUTSELECT
s[2] => wire2[10].OUTPUTSELECT
s[2] => wire2[11].OUTPUTSELECT
s[2] => wire2[12].OUTPUTSELECT
s[2] => wire2[13].OUTPUTSELECT
s[2] => wire2[14].OUTPUTSELECT
s[2] => wire2[15].OUTPUTSELECT
s[2] => wire2[16].OUTPUTSELECT
s[2] => wire2[17].OUTPUTSELECT
s[2] => wire2[18].OUTPUTSELECT
s[2] => wire2[19].OUTPUTSELECT
s[2] => wire2[20].OUTPUTSELECT
s[2] => wire2[21].OUTPUTSELECT
s[2] => wire2[22].OUTPUTSELECT
s[2] => wire2[23].OUTPUTSELECT
s[2] => wire2[24].OUTPUTSELECT
s[2] => wire2[25].OUTPUTSELECT
s[2] => wire2[26].OUTPUTSELECT
s[2] => wire2[27].OUTPUTSELECT
s[2] => wire2[28].OUTPUTSELECT
s[2] => wire2[29].OUTPUTSELECT
s[2] => wire2[30].OUTPUTSELECT
s[2] => wire2[31].OUTPUTSELECT
s[3] => wire3[0].OUTPUTSELECT
s[3] => wire3[1].OUTPUTSELECT
s[3] => wire3[2].OUTPUTSELECT
s[3] => wire3[3].OUTPUTSELECT
s[3] => wire3[4].OUTPUTSELECT
s[3] => wire3[5].OUTPUTSELECT
s[3] => wire3[6].OUTPUTSELECT
s[3] => wire3[7].OUTPUTSELECT
s[3] => wire3[8].OUTPUTSELECT
s[3] => wire3[9].OUTPUTSELECT
s[3] => wire3[10].OUTPUTSELECT
s[3] => wire3[11].OUTPUTSELECT
s[3] => wire3[12].OUTPUTSELECT
s[3] => wire3[13].OUTPUTSELECT
s[3] => wire3[14].OUTPUTSELECT
s[3] => wire3[15].OUTPUTSELECT
s[3] => wire3[16].OUTPUTSELECT
s[3] => wire3[17].OUTPUTSELECT
s[3] => wire3[18].OUTPUTSELECT
s[3] => wire3[19].OUTPUTSELECT
s[3] => wire3[20].OUTPUTSELECT
s[3] => wire3[21].OUTPUTSELECT
s[3] => wire3[22].OUTPUTSELECT
s[3] => wire3[23].OUTPUTSELECT
s[3] => wire3[24].OUTPUTSELECT
s[3] => wire3[25].OUTPUTSELECT
s[3] => wire3[26].OUTPUTSELECT
s[3] => wire3[27].OUTPUTSELECT
s[3] => wire3[28].OUTPUTSELECT
s[3] => wire3[29].OUTPUTSELECT
s[3] => wire3[30].OUTPUTSELECT
s[3] => wire3[31].OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
out[0] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= wire4.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5_32:decoder1
ctrl[0] => ctrl[0].IN1
ctrl[1] => ctrl[1].IN1
ctrl[2] => ctrl[2].IN1
ctrl[3] => ctrl[3].IN1
ctrl[4] => ctrl[4].IN1
out[0] <= SLL:SLL0.port2
out[1] <= SLL:SLL0.port2
out[2] <= SLL:SLL0.port2
out[3] <= SLL:SLL0.port2
out[4] <= SLL:SLL0.port2
out[5] <= SLL:SLL0.port2
out[6] <= SLL:SLL0.port2
out[7] <= SLL:SLL0.port2
out[8] <= SLL:SLL0.port2
out[9] <= SLL:SLL0.port2
out[10] <= SLL:SLL0.port2
out[11] <= SLL:SLL0.port2
out[12] <= SLL:SLL0.port2
out[13] <= SLL:SLL0.port2
out[14] <= SLL:SLL0.port2
out[15] <= SLL:SLL0.port2
out[16] <= SLL:SLL0.port2
out[17] <= SLL:SLL0.port2
out[18] <= SLL:SLL0.port2
out[19] <= SLL:SLL0.port2
out[20] <= SLL:SLL0.port2
out[21] <= SLL:SLL0.port2
out[22] <= SLL:SLL0.port2
out[23] <= SLL:SLL0.port2
out[24] <= SLL:SLL0.port2
out[25] <= SLL:SLL0.port2
out[26] <= SLL:SLL0.port2
out[27] <= SLL:SLL0.port2
out[28] <= SLL:SLL0.port2
out[29] <= SLL:SLL0.port2
out[30] <= SLL:SLL0.port2
out[31] <= SLL:SLL0.port2


|regfile|decoder5_32:decoder1|SLL:SLL0
data[0] => wire0[0].DATAA
data[0] => wire0[1].DATAB
data[1] => wire0[1].DATAA
data[1] => wire0[2].DATAB
data[2] => wire0[2].DATAA
data[2] => wire0[3].DATAB
data[3] => wire0[3].DATAA
data[3] => wire0[4].DATAB
data[4] => wire0[4].DATAA
data[4] => wire0[5].DATAB
data[5] => wire0[5].DATAA
data[5] => wire0[6].DATAB
data[6] => wire0[6].DATAA
data[6] => wire0[7].DATAB
data[7] => wire0[7].DATAA
data[7] => wire0[8].DATAB
data[8] => wire0[8].DATAA
data[8] => wire0[9].DATAB
data[9] => wire0[9].DATAA
data[9] => wire0[10].DATAB
data[10] => wire0[10].DATAA
data[10] => wire0[11].DATAB
data[11] => wire0[11].DATAA
data[11] => wire0[12].DATAB
data[12] => wire0[12].DATAA
data[12] => wire0[13].DATAB
data[13] => wire0[13].DATAA
data[13] => wire0[14].DATAB
data[14] => wire0[14].DATAA
data[14] => wire0[15].DATAB
data[15] => wire0[15].DATAA
data[15] => wire0[16].DATAB
data[16] => wire0[16].DATAA
data[16] => wire0[17].DATAB
data[17] => wire0[17].DATAA
data[17] => wire0[18].DATAB
data[18] => wire0[18].DATAA
data[18] => wire0[19].DATAB
data[19] => wire0[19].DATAA
data[19] => wire0[20].DATAB
data[20] => wire0[20].DATAA
data[20] => wire0[21].DATAB
data[21] => wire0[21].DATAA
data[21] => wire0[22].DATAB
data[22] => wire0[22].DATAA
data[22] => wire0[23].DATAB
data[23] => wire0[23].DATAA
data[23] => wire0[24].DATAB
data[24] => wire0[24].DATAA
data[24] => wire0[25].DATAB
data[25] => wire0[25].DATAA
data[25] => wire0[26].DATAB
data[26] => wire0[26].DATAA
data[26] => wire0[27].DATAB
data[27] => wire0[27].DATAA
data[27] => wire0[28].DATAB
data[28] => wire0[28].DATAA
data[28] => wire0[29].DATAB
data[29] => wire0[29].DATAA
data[29] => wire0[30].DATAB
data[30] => wire0[30].DATAA
data[30] => wire0[31].DATAB
data[31] => wire0[31].DATAA
s[0] => wire0[0].OUTPUTSELECT
s[0] => wire0[1].OUTPUTSELECT
s[0] => wire0[2].OUTPUTSELECT
s[0] => wire0[3].OUTPUTSELECT
s[0] => wire0[4].OUTPUTSELECT
s[0] => wire0[5].OUTPUTSELECT
s[0] => wire0[6].OUTPUTSELECT
s[0] => wire0[7].OUTPUTSELECT
s[0] => wire0[8].OUTPUTSELECT
s[0] => wire0[9].OUTPUTSELECT
s[0] => wire0[10].OUTPUTSELECT
s[0] => wire0[11].OUTPUTSELECT
s[0] => wire0[12].OUTPUTSELECT
s[0] => wire0[13].OUTPUTSELECT
s[0] => wire0[14].OUTPUTSELECT
s[0] => wire0[15].OUTPUTSELECT
s[0] => wire0[16].OUTPUTSELECT
s[0] => wire0[17].OUTPUTSELECT
s[0] => wire0[18].OUTPUTSELECT
s[0] => wire0[19].OUTPUTSELECT
s[0] => wire0[20].OUTPUTSELECT
s[0] => wire0[21].OUTPUTSELECT
s[0] => wire0[22].OUTPUTSELECT
s[0] => wire0[23].OUTPUTSELECT
s[0] => wire0[24].OUTPUTSELECT
s[0] => wire0[25].OUTPUTSELECT
s[0] => wire0[26].OUTPUTSELECT
s[0] => wire0[27].OUTPUTSELECT
s[0] => wire0[28].OUTPUTSELECT
s[0] => wire0[29].OUTPUTSELECT
s[0] => wire0[30].OUTPUTSELECT
s[0] => wire0[31].OUTPUTSELECT
s[1] => wire1[0].OUTPUTSELECT
s[1] => wire1[1].OUTPUTSELECT
s[1] => wire1[2].OUTPUTSELECT
s[1] => wire1[3].OUTPUTSELECT
s[1] => wire1[4].OUTPUTSELECT
s[1] => wire1[5].OUTPUTSELECT
s[1] => wire1[6].OUTPUTSELECT
s[1] => wire1[7].OUTPUTSELECT
s[1] => wire1[8].OUTPUTSELECT
s[1] => wire1[9].OUTPUTSELECT
s[1] => wire1[10].OUTPUTSELECT
s[1] => wire1[11].OUTPUTSELECT
s[1] => wire1[12].OUTPUTSELECT
s[1] => wire1[13].OUTPUTSELECT
s[1] => wire1[14].OUTPUTSELECT
s[1] => wire1[15].OUTPUTSELECT
s[1] => wire1[16].OUTPUTSELECT
s[1] => wire1[17].OUTPUTSELECT
s[1] => wire1[18].OUTPUTSELECT
s[1] => wire1[19].OUTPUTSELECT
s[1] => wire1[20].OUTPUTSELECT
s[1] => wire1[21].OUTPUTSELECT
s[1] => wire1[22].OUTPUTSELECT
s[1] => wire1[23].OUTPUTSELECT
s[1] => wire1[24].OUTPUTSELECT
s[1] => wire1[25].OUTPUTSELECT
s[1] => wire1[26].OUTPUTSELECT
s[1] => wire1[27].OUTPUTSELECT
s[1] => wire1[28].OUTPUTSELECT
s[1] => wire1[29].OUTPUTSELECT
s[1] => wire1[30].OUTPUTSELECT
s[1] => wire1[31].OUTPUTSELECT
s[2] => wire2[0].OUTPUTSELECT
s[2] => wire2[1].OUTPUTSELECT
s[2] => wire2[2].OUTPUTSELECT
s[2] => wire2[3].OUTPUTSELECT
s[2] => wire2[4].OUTPUTSELECT
s[2] => wire2[5].OUTPUTSELECT
s[2] => wire2[6].OUTPUTSELECT
s[2] => wire2[7].OUTPUTSELECT
s[2] => wire2[8].OUTPUTSELECT
s[2] => wire2[9].OUTPUTSELECT
s[2] => wire2[10].OUTPUTSELECT
s[2] => wire2[11].OUTPUTSELECT
s[2] => wire2[12].OUTPUTSELECT
s[2] => wire2[13].OUTPUTSELECT
s[2] => wire2[14].OUTPUTSELECT
s[2] => wire2[15].OUTPUTSELECT
s[2] => wire2[16].OUTPUTSELECT
s[2] => wire2[17].OUTPUTSELECT
s[2] => wire2[18].OUTPUTSELECT
s[2] => wire2[19].OUTPUTSELECT
s[2] => wire2[20].OUTPUTSELECT
s[2] => wire2[21].OUTPUTSELECT
s[2] => wire2[22].OUTPUTSELECT
s[2] => wire2[23].OUTPUTSELECT
s[2] => wire2[24].OUTPUTSELECT
s[2] => wire2[25].OUTPUTSELECT
s[2] => wire2[26].OUTPUTSELECT
s[2] => wire2[27].OUTPUTSELECT
s[2] => wire2[28].OUTPUTSELECT
s[2] => wire2[29].OUTPUTSELECT
s[2] => wire2[30].OUTPUTSELECT
s[2] => wire2[31].OUTPUTSELECT
s[3] => wire3[0].OUTPUTSELECT
s[3] => wire3[1].OUTPUTSELECT
s[3] => wire3[2].OUTPUTSELECT
s[3] => wire3[3].OUTPUTSELECT
s[3] => wire3[4].OUTPUTSELECT
s[3] => wire3[5].OUTPUTSELECT
s[3] => wire3[6].OUTPUTSELECT
s[3] => wire3[7].OUTPUTSELECT
s[3] => wire3[8].OUTPUTSELECT
s[3] => wire3[9].OUTPUTSELECT
s[3] => wire3[10].OUTPUTSELECT
s[3] => wire3[11].OUTPUTSELECT
s[3] => wire3[12].OUTPUTSELECT
s[3] => wire3[13].OUTPUTSELECT
s[3] => wire3[14].OUTPUTSELECT
s[3] => wire3[15].OUTPUTSELECT
s[3] => wire3[16].OUTPUTSELECT
s[3] => wire3[17].OUTPUTSELECT
s[3] => wire3[18].OUTPUTSELECT
s[3] => wire3[19].OUTPUTSELECT
s[3] => wire3[20].OUTPUTSELECT
s[3] => wire3[21].OUTPUTSELECT
s[3] => wire3[22].OUTPUTSELECT
s[3] => wire3[23].OUTPUTSELECT
s[3] => wire3[24].OUTPUTSELECT
s[3] => wire3[25].OUTPUTSELECT
s[3] => wire3[26].OUTPUTSELECT
s[3] => wire3[27].OUTPUTSELECT
s[3] => wire3[28].OUTPUTSELECT
s[3] => wire3[29].OUTPUTSELECT
s[3] => wire3[30].OUTPUTSELECT
s[3] => wire3[31].OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
out[0] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= wire4.DB_MAX_OUTPUT_PORT_TYPE


|regfile|decoder5_32:decoder2
ctrl[0] => ctrl[0].IN1
ctrl[1] => ctrl[1].IN1
ctrl[2] => ctrl[2].IN1
ctrl[3] => ctrl[3].IN1
ctrl[4] => ctrl[4].IN1
out[0] <= SLL:SLL0.port2
out[1] <= SLL:SLL0.port2
out[2] <= SLL:SLL0.port2
out[3] <= SLL:SLL0.port2
out[4] <= SLL:SLL0.port2
out[5] <= SLL:SLL0.port2
out[6] <= SLL:SLL0.port2
out[7] <= SLL:SLL0.port2
out[8] <= SLL:SLL0.port2
out[9] <= SLL:SLL0.port2
out[10] <= SLL:SLL0.port2
out[11] <= SLL:SLL0.port2
out[12] <= SLL:SLL0.port2
out[13] <= SLL:SLL0.port2
out[14] <= SLL:SLL0.port2
out[15] <= SLL:SLL0.port2
out[16] <= SLL:SLL0.port2
out[17] <= SLL:SLL0.port2
out[18] <= SLL:SLL0.port2
out[19] <= SLL:SLL0.port2
out[20] <= SLL:SLL0.port2
out[21] <= SLL:SLL0.port2
out[22] <= SLL:SLL0.port2
out[23] <= SLL:SLL0.port2
out[24] <= SLL:SLL0.port2
out[25] <= SLL:SLL0.port2
out[26] <= SLL:SLL0.port2
out[27] <= SLL:SLL0.port2
out[28] <= SLL:SLL0.port2
out[29] <= SLL:SLL0.port2
out[30] <= SLL:SLL0.port2
out[31] <= SLL:SLL0.port2


|regfile|decoder5_32:decoder2|SLL:SLL0
data[0] => wire0[0].DATAA
data[0] => wire0[1].DATAB
data[1] => wire0[1].DATAA
data[1] => wire0[2].DATAB
data[2] => wire0[2].DATAA
data[2] => wire0[3].DATAB
data[3] => wire0[3].DATAA
data[3] => wire0[4].DATAB
data[4] => wire0[4].DATAA
data[4] => wire0[5].DATAB
data[5] => wire0[5].DATAA
data[5] => wire0[6].DATAB
data[6] => wire0[6].DATAA
data[6] => wire0[7].DATAB
data[7] => wire0[7].DATAA
data[7] => wire0[8].DATAB
data[8] => wire0[8].DATAA
data[8] => wire0[9].DATAB
data[9] => wire0[9].DATAA
data[9] => wire0[10].DATAB
data[10] => wire0[10].DATAA
data[10] => wire0[11].DATAB
data[11] => wire0[11].DATAA
data[11] => wire0[12].DATAB
data[12] => wire0[12].DATAA
data[12] => wire0[13].DATAB
data[13] => wire0[13].DATAA
data[13] => wire0[14].DATAB
data[14] => wire0[14].DATAA
data[14] => wire0[15].DATAB
data[15] => wire0[15].DATAA
data[15] => wire0[16].DATAB
data[16] => wire0[16].DATAA
data[16] => wire0[17].DATAB
data[17] => wire0[17].DATAA
data[17] => wire0[18].DATAB
data[18] => wire0[18].DATAA
data[18] => wire0[19].DATAB
data[19] => wire0[19].DATAA
data[19] => wire0[20].DATAB
data[20] => wire0[20].DATAA
data[20] => wire0[21].DATAB
data[21] => wire0[21].DATAA
data[21] => wire0[22].DATAB
data[22] => wire0[22].DATAA
data[22] => wire0[23].DATAB
data[23] => wire0[23].DATAA
data[23] => wire0[24].DATAB
data[24] => wire0[24].DATAA
data[24] => wire0[25].DATAB
data[25] => wire0[25].DATAA
data[25] => wire0[26].DATAB
data[26] => wire0[26].DATAA
data[26] => wire0[27].DATAB
data[27] => wire0[27].DATAA
data[27] => wire0[28].DATAB
data[28] => wire0[28].DATAA
data[28] => wire0[29].DATAB
data[29] => wire0[29].DATAA
data[29] => wire0[30].DATAB
data[30] => wire0[30].DATAA
data[30] => wire0[31].DATAB
data[31] => wire0[31].DATAA
s[0] => wire0[0].OUTPUTSELECT
s[0] => wire0[1].OUTPUTSELECT
s[0] => wire0[2].OUTPUTSELECT
s[0] => wire0[3].OUTPUTSELECT
s[0] => wire0[4].OUTPUTSELECT
s[0] => wire0[5].OUTPUTSELECT
s[0] => wire0[6].OUTPUTSELECT
s[0] => wire0[7].OUTPUTSELECT
s[0] => wire0[8].OUTPUTSELECT
s[0] => wire0[9].OUTPUTSELECT
s[0] => wire0[10].OUTPUTSELECT
s[0] => wire0[11].OUTPUTSELECT
s[0] => wire0[12].OUTPUTSELECT
s[0] => wire0[13].OUTPUTSELECT
s[0] => wire0[14].OUTPUTSELECT
s[0] => wire0[15].OUTPUTSELECT
s[0] => wire0[16].OUTPUTSELECT
s[0] => wire0[17].OUTPUTSELECT
s[0] => wire0[18].OUTPUTSELECT
s[0] => wire0[19].OUTPUTSELECT
s[0] => wire0[20].OUTPUTSELECT
s[0] => wire0[21].OUTPUTSELECT
s[0] => wire0[22].OUTPUTSELECT
s[0] => wire0[23].OUTPUTSELECT
s[0] => wire0[24].OUTPUTSELECT
s[0] => wire0[25].OUTPUTSELECT
s[0] => wire0[26].OUTPUTSELECT
s[0] => wire0[27].OUTPUTSELECT
s[0] => wire0[28].OUTPUTSELECT
s[0] => wire0[29].OUTPUTSELECT
s[0] => wire0[30].OUTPUTSELECT
s[0] => wire0[31].OUTPUTSELECT
s[1] => wire1[0].OUTPUTSELECT
s[1] => wire1[1].OUTPUTSELECT
s[1] => wire1[2].OUTPUTSELECT
s[1] => wire1[3].OUTPUTSELECT
s[1] => wire1[4].OUTPUTSELECT
s[1] => wire1[5].OUTPUTSELECT
s[1] => wire1[6].OUTPUTSELECT
s[1] => wire1[7].OUTPUTSELECT
s[1] => wire1[8].OUTPUTSELECT
s[1] => wire1[9].OUTPUTSELECT
s[1] => wire1[10].OUTPUTSELECT
s[1] => wire1[11].OUTPUTSELECT
s[1] => wire1[12].OUTPUTSELECT
s[1] => wire1[13].OUTPUTSELECT
s[1] => wire1[14].OUTPUTSELECT
s[1] => wire1[15].OUTPUTSELECT
s[1] => wire1[16].OUTPUTSELECT
s[1] => wire1[17].OUTPUTSELECT
s[1] => wire1[18].OUTPUTSELECT
s[1] => wire1[19].OUTPUTSELECT
s[1] => wire1[20].OUTPUTSELECT
s[1] => wire1[21].OUTPUTSELECT
s[1] => wire1[22].OUTPUTSELECT
s[1] => wire1[23].OUTPUTSELECT
s[1] => wire1[24].OUTPUTSELECT
s[1] => wire1[25].OUTPUTSELECT
s[1] => wire1[26].OUTPUTSELECT
s[1] => wire1[27].OUTPUTSELECT
s[1] => wire1[28].OUTPUTSELECT
s[1] => wire1[29].OUTPUTSELECT
s[1] => wire1[30].OUTPUTSELECT
s[1] => wire1[31].OUTPUTSELECT
s[2] => wire2[0].OUTPUTSELECT
s[2] => wire2[1].OUTPUTSELECT
s[2] => wire2[2].OUTPUTSELECT
s[2] => wire2[3].OUTPUTSELECT
s[2] => wire2[4].OUTPUTSELECT
s[2] => wire2[5].OUTPUTSELECT
s[2] => wire2[6].OUTPUTSELECT
s[2] => wire2[7].OUTPUTSELECT
s[2] => wire2[8].OUTPUTSELECT
s[2] => wire2[9].OUTPUTSELECT
s[2] => wire2[10].OUTPUTSELECT
s[2] => wire2[11].OUTPUTSELECT
s[2] => wire2[12].OUTPUTSELECT
s[2] => wire2[13].OUTPUTSELECT
s[2] => wire2[14].OUTPUTSELECT
s[2] => wire2[15].OUTPUTSELECT
s[2] => wire2[16].OUTPUTSELECT
s[2] => wire2[17].OUTPUTSELECT
s[2] => wire2[18].OUTPUTSELECT
s[2] => wire2[19].OUTPUTSELECT
s[2] => wire2[20].OUTPUTSELECT
s[2] => wire2[21].OUTPUTSELECT
s[2] => wire2[22].OUTPUTSELECT
s[2] => wire2[23].OUTPUTSELECT
s[2] => wire2[24].OUTPUTSELECT
s[2] => wire2[25].OUTPUTSELECT
s[2] => wire2[26].OUTPUTSELECT
s[2] => wire2[27].OUTPUTSELECT
s[2] => wire2[28].OUTPUTSELECT
s[2] => wire2[29].OUTPUTSELECT
s[2] => wire2[30].OUTPUTSELECT
s[2] => wire2[31].OUTPUTSELECT
s[3] => wire3[0].OUTPUTSELECT
s[3] => wire3[1].OUTPUTSELECT
s[3] => wire3[2].OUTPUTSELECT
s[3] => wire3[3].OUTPUTSELECT
s[3] => wire3[4].OUTPUTSELECT
s[3] => wire3[5].OUTPUTSELECT
s[3] => wire3[6].OUTPUTSELECT
s[3] => wire3[7].OUTPUTSELECT
s[3] => wire3[8].OUTPUTSELECT
s[3] => wire3[9].OUTPUTSELECT
s[3] => wire3[10].OUTPUTSELECT
s[3] => wire3[11].OUTPUTSELECT
s[3] => wire3[12].OUTPUTSELECT
s[3] => wire3[13].OUTPUTSELECT
s[3] => wire3[14].OUTPUTSELECT
s[3] => wire3[15].OUTPUTSELECT
s[3] => wire3[16].OUTPUTSELECT
s[3] => wire3[17].OUTPUTSELECT
s[3] => wire3[18].OUTPUTSELECT
s[3] => wire3[19].OUTPUTSELECT
s[3] => wire3[20].OUTPUTSELECT
s[3] => wire3[21].OUTPUTSELECT
s[3] => wire3[22].OUTPUTSELECT
s[3] => wire3[23].OUTPUTSELECT
s[3] => wire3[24].OUTPUTSELECT
s[3] => wire3[25].OUTPUTSELECT
s[3] => wire3[26].OUTPUTSELECT
s[3] => wire3[27].OUTPUTSELECT
s[3] => wire3[28].OUTPUTSELECT
s[3] => wire3[29].OUTPUTSELECT
s[3] => wire3[30].OUTPUTSELECT
s[3] => wire3[31].OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
s[4] => wire4.OUTPUTSELECT
out[0] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= wire4.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= wire4.DB_MAX_OUTPUT_PORT_TYPE


|regfile|reg_32bit:reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[1].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[2].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[3].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[4].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[5].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[6].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[7].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[8].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[9].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[10].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[11].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[12].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[13].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[14].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[15].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[16].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[17].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[18].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[19].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[20].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[21].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[22].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[23].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[24].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[25].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[26].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[27].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[28].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[29].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[30].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0
q[0] <= dffe_ref:reg_loop[0].dffe0.port0
q[1] <= dffe_ref:reg_loop[1].dffe0.port0
q[2] <= dffe_ref:reg_loop[2].dffe0.port0
q[3] <= dffe_ref:reg_loop[3].dffe0.port0
q[4] <= dffe_ref:reg_loop[4].dffe0.port0
q[5] <= dffe_ref:reg_loop[5].dffe0.port0
q[6] <= dffe_ref:reg_loop[6].dffe0.port0
q[7] <= dffe_ref:reg_loop[7].dffe0.port0
q[8] <= dffe_ref:reg_loop[8].dffe0.port0
q[9] <= dffe_ref:reg_loop[9].dffe0.port0
q[10] <= dffe_ref:reg_loop[10].dffe0.port0
q[11] <= dffe_ref:reg_loop[11].dffe0.port0
q[12] <= dffe_ref:reg_loop[12].dffe0.port0
q[13] <= dffe_ref:reg_loop[13].dffe0.port0
q[14] <= dffe_ref:reg_loop[14].dffe0.port0
q[15] <= dffe_ref:reg_loop[15].dffe0.port0
q[16] <= dffe_ref:reg_loop[16].dffe0.port0
q[17] <= dffe_ref:reg_loop[17].dffe0.port0
q[18] <= dffe_ref:reg_loop[18].dffe0.port0
q[19] <= dffe_ref:reg_loop[19].dffe0.port0
q[20] <= dffe_ref:reg_loop[20].dffe0.port0
q[21] <= dffe_ref:reg_loop[21].dffe0.port0
q[22] <= dffe_ref:reg_loop[22].dffe0.port0
q[23] <= dffe_ref:reg_loop[23].dffe0.port0
q[24] <= dffe_ref:reg_loop[24].dffe0.port0
q[25] <= dffe_ref:reg_loop[25].dffe0.port0
q[26] <= dffe_ref:reg_loop[26].dffe0.port0
q[27] <= dffe_ref:reg_loop[27].dffe0.port0
q[28] <= dffe_ref:reg_loop[28].dffe0.port0
q[29] <= dffe_ref:reg_loop[29].dffe0.port0
q[30] <= dffe_ref:reg_loop[30].dffe0.port0
q[31] <= dffe_ref:reg_loop[31].dffe0.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[0].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[1].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[2].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[3].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[4].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[5].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[6].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[7].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[8].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[9].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[10].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[11].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[12].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[13].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[14].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[15].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[16].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[17].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[18].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[19].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[20].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[21].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[22].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[23].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[24].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[25].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[26].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[27].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[28].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[29].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[30].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|regfile|reg_32bit:regs_loop[31].reg_32bit0|dffe_ref:reg_loop[31].dffe0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


