=====
SETUP
19.110
22.251
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_5_s
18.864
19.419
CPU/WB/EX_WB_data_5_s0
20.278
20.795
CPU/Reg/ID_RD_5_s
21.681
22.251
CPU/ID_EX/EX_RD_5_s0
22.251
=====
SETUP
19.276
22.085
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_5_s
18.864
19.419
CPU/WB/EX_WB_data_5_s0
20.278
20.795
CPU/Reg/ID_RS_5_s
21.714
22.085
CPU/ID_EX/EX_RS_5_s0
22.085
=====
SETUP
19.477
21.884
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_4_s
18.873
19.326
CPU/WB/EX_WB_data_4_s0
20.123
20.640
CPU/Reg/ID_RS_4_s
21.314
21.884
CPU/ID_EX/EX_RS_4_s0
21.884
=====
SETUP
19.554
21.807
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_5_s
18.864
19.419
CPU/WB/EX_WB_data_5_s0
20.278
20.795
CPU/Reg/rf[0]_rf[0]_0_1_s0
21.807
=====
SETUP
19.607
21.754
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_11_s
18.879
19.250
CPU/WB/EX_WB_data_11_s0
19.986
20.357
CPU/Reg/ID_RS_11_s
21.205
21.754
CPU/ID_EX/EX_RS_11_s0
21.754
=====
SETUP
19.654
21.707
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_12_s
18.621
19.176
CPU/WB/EX_WB_data_12_s0
19.841
20.396
CPU/Reg/ID_RD_12_s
21.336
21.707
CPU/ID_EX/EX_RD_12_s0
21.707
=====
SETUP
19.678
21.683
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
CPU/WB/EX_WB_data_1_s3
18.869
19.240
CPU/WB/EX_WB_data_1_s0
19.654
20.171
CPU/Reg/ID_RS_1_s
21.134
21.683
CPU/ID_EX/EX_RS_1_s0
21.683
=====
SETUP
19.680
21.681
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_5_s
18.864
19.419
CPU/WB/EX_WB_data_5_s0
20.278
20.795
CPU/Reg/rf[0]_rf[0]_0_1_s
21.681
=====
SETUP
19.683
21.678
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_11_s
18.879
19.250
CPU/WB/EX_WB_data_11_s0
19.986
20.357
CPU/Reg/ID_RD_11_s
21.216
21.678
CPU/ID_EX/EX_RD_11_s0
21.678
=====
SETUP
19.700
21.662
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_6_s
18.864
19.419
CPU/WB/EX_WB_data_6_s0
20.338
20.855
CPU/Reg/ID_RS_6_s
21.291
21.662
CPU/ID_EX/EX_RS_6_s0
21.662
=====
SETUP
19.713
21.648
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_9_s
19.027
19.398
CPU/WB/EX_WB_data_9_s0
20.010
20.381
CPU/Reg/ID_RS_9_s
21.078
21.648
CPU/ID_EX/EX_RS_9_s0
21.648
=====
SETUP
19.726
21.635
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_8_s
19.027
19.398
CPU/WB/EX_WB_data_8_s0
19.921
20.476
CPU/Reg/ID_RS_8_s
21.173
21.635
CPU/ID_EX/EX_RS_8_s0
21.635
=====
SETUP
19.728
21.634
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
CPU/WB/EX_WB_data_3_s2
18.879
19.250
CPU/WB/EX_WB_data_3_s0
19.668
20.039
CPU/Reg/ID_RS_3_s
21.085
21.634
CPU/ID_EX/EX_RS_3_s0
21.634
=====
SETUP
19.745
21.616
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_6_s
18.864
19.419
CPU/WB/EX_WB_data_6_s0
20.338
20.887
CPU/Reg/ID_RD_6_s
21.067
21.616
CPU/ID_EX/EX_RD_6_s0
21.616
=====
SETUP
19.750
21.611
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_4_s
18.873
19.326
CPU/WB/EX_WB_data_4_s0
20.123
20.640
CPU/Reg/ID_RD_4_s
21.062
21.611
CPU/ID_EX/EX_RD_4_s0
21.611
=====
SETUP
19.818
21.543
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
CPU/WB/EX_WB_data_1_s3
18.869
19.240
CPU/WB/EX_WB_data_1_s0
19.654
20.171
CPU/Reg/ID_RD_1_s
20.973
21.543
CPU/ID_EX/EX_RD_1_s0
21.543
=====
SETUP
19.821
21.540
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
CPU/WB/EX_WB_data_3_s2
18.879
19.250
CPU/WB/EX_WB_data_3_s0
19.668
20.039
CPU/Reg/ID_RD_3_s
21.169
21.540
CPU/ID_EX/EX_RD_3_s0
21.540
=====
SETUP
19.831
21.530
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_7_s
18.873
19.326
CPU/WB/EX_WB_data_7_s0
20.123
20.494
CPU/Reg/ID_RS_7_s
21.159
21.530
CPU/ID_EX/EX_RS_7_s0
21.530
=====
SETUP
19.841
21.520
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_10_s
18.879
19.250
CPU/WB/EX_WB_data_10_s0
19.910
20.281
CPU/Reg/ID_RS_10_s
21.149
21.520
CPU/ID_EX/EX_RS_10_s0
21.520
=====
SETUP
19.897
21.464
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_12_s
18.621
19.176
CPU/WB/EX_WB_data_12_s0
19.841
20.396
CPU/Reg/ID_RS_12_s
21.093
21.464
CPU/ID_EX/EX_RS_12_s0
21.464
=====
SETUP
19.914
21.447
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_13_s
18.627
19.182
CPU/WB/EX_WB_data_13_s0
19.842
20.213
CPU/Reg/ID_RS_13_s
21.076
21.447
CPU/ID_EX/EX_RS_13_s0
21.447
=====
SETUP
19.978
21.383
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_3_s3
18.906
19.359
BUS/Timer/mem_data_3_s
19.765
20.320
BUS/UART/input_buf/buff_3_s0
21.383
=====
SETUP
19.990
21.371
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_3_s3
18.906
19.359
BUS/Timer/mem_data_0_s
19.781
20.336
BUS/UART/input_buf/buff_0_s0
21.371
=====
SETUP
20.011
21.350
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_14_s
18.609
19.126
CPU/WB/EX_WB_data_14_s0
19.528
20.083
CPU/Reg/ID_RS_14_s
20.780
21.350
CPU/ID_EX/EX_RS_14_s0
21.350
=====
SETUP
20.026
21.336
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.562
6.079
CPU/EX/ALU/Bin_3_s2
7.564
8.119
CPU/EX/ALU/Bin_5_s1
8.799
9.170
CPU/EX/ALU/Bin_7_s1
9.597
10.152
CPU/EX/ALU/Bin_6_s1
10.812
11.183
CPU/EX/ALU/addOut_6_s
11.673
12.044
CPU/EX/ALU/addOut_7_s
12.044
12.079
CPU/EX/ALU/addOut_8_s
12.079
12.114
CPU/EX/ALU/addOut_9_s
12.114
12.150
CPU/EX/ALU/addOut_10_s
12.150
12.620
CPU/WB/EX_WB_data_10_s12
14.044
14.614
CPU/WB/EX_WB_data_10_s8
14.786
15.157
CPU/WB/EX_WB_data_10_s4
15.312
15.882
CPU/WB/EX_WB_data_10_s1
15.883
16.336
BUS/RAM/input_call_s4
16.980
17.550
BUS/RAM/input_call_s2
17.723
18.176
BUS/Timer/mem_data_12_s
18.621
19.176
CPU/WB/EX_WB_data_12_s0
19.841
20.396
CPU/Reg/rf[0]_rf[0]_0_3_s0
21.336
=====
HOLD
0.336
3.249
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.104
CPU/Reg/rf[0]_rf[0]_0_1_s
3.249
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_0_s0
2.903
3.105
BUS/UART/u_uart_recv/n83_s8
3.108
3.340
BUS/UART/u_uart_recv/clk_cnt_0_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_4_s0
2.903
3.105
BUS/UART/u_uart_recv/n79_s1
3.108
3.340
BUS/UART/u_uart_recv/clk_cnt_4_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_0_s1
2.903
3.105
CPU/IF/n42_s0
3.108
3.340
CPU/IF/pc_0_s1
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_6_s0
2.903
3.105
BUS/UART/u_uart_recv/n77_s1
3.109
3.341
BUS/UART/u_uart_recv/clk_cnt_6_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/tx_cnt_1_s1
2.903
3.105
BUS/UART/u_uart_send/n137_s1
3.109
3.341
BUS/UART/u_uart_send/tx_cnt_1_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_1_s0
2.903
3.105
BUS/UART/u_uart_send/n103_s1
3.109
3.341
BUS/UART/u_uart_send/clk_cnt_1_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_4_s0
2.903
3.105
BUS/UART/u_uart_send/n100_s1
3.109
3.341
BUS/UART/u_uart_send/clk_cnt_4_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_4_s1
2.903
3.105
CPU/IF/n38_s0
3.109
3.341
CPU/IF/pc_4_s1
3.341
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/rx_cnt_3_s1
2.903
3.105
BUS/UART/u_uart_recv/n114_s1
3.110
3.342
BUS/UART/u_uart_recv/rx_cnt_3_s1
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_0_s0
2.903
3.105
BUS/UART/u_uart_send/n104_s10
3.110
3.342
BUS/UART/u_uart_send/clk_cnt_0_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_6_s0
2.903
3.105
BUS/UART/u_uart_send/n98_s1
3.110
3.342
BUS/UART/u_uart_send/clk_cnt_6_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_1_s1
2.903
3.105
CPU/IF/n41_s0
3.110
3.342
CPU/IF/pc_1_s1
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_2_s1
2.903
3.105
CPU/IF/n40_s0
3.110
3.342
CPU/IF/pc_2_s1
3.342
=====
HOLD
0.449
3.362
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s0
3.362
=====
HOLD
0.450
3.363
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.363
=====
HOLD
0.452
3.365
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_1_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.365
=====
HOLD
0.461
3.374
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_1_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s
3.374
=====
HOLD
0.461
3.374
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_2_s
3.374
=====
HOLD
0.462
3.375
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s
3.375
=====
HOLD
0.462
3.375
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.375
=====
HOLD
0.464
3.377
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_3_s
3.377
=====
HOLD
0.473
3.386
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_2_s0
3.386
=====
HOLD
0.473
3.386
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s0
3.386
=====
HOLD
0.483
3.398
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_7_s0
2.903
3.105
BUS/UART/u_uart_recv/n76_s1
3.108
3.398
BUS/UART/u_uart_recv/clk_cnt_7_s0
3.398
