library ieee;
use ieee.std_logic_1164.all;

package basic_components is

	component myand2
	port( in1, in2: in std_logic; out1: out std_logic);
	end component;
	
	component myor2
	port( in1, in2: in std_logic; out1: out std_logic);
	end component;

end package basic_components;

--Implementation.
--AND
library ieee;
use ieee.std_logic_1164.all;

entity myand2 is
	port( in1, in2: std_logic; out1: out std_logic);
end myand2;

architecture behavior of myand2 is
begin
	out1 <= in1 and in2;
end behavior;
--OR
library ieee;
use ieee.std_logic_1164.all;

entity myor2 is
	port( in1, in2: std_logic; out1: out std_logic);
end myor2;

architecture behavior of myor2 is
begin
	out1 <= in1 and in2;
end behavior;
