
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 22:44:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] parameter initial value cannot be omitted in this mode of Verilog (VERI-1817) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0010 VERI-ERROR] '_Read' is an unknown type (VERI-1556) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0010 VERI-ERROR] '_Read' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0010 VERI-ERROR] '_Write' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0010 VERI-ERROR] '_Read' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:36)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:17:55
///////////////////////////////////

[EFX-0010 VERI-ERROR] parameter initial value cannot be omitted in this mode of Verilog (VERI-1817) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] 'FirstRegister' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:18:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] parameter initial value cannot be omitted in this mode of Verilog (VERI-1817) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:18:44
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot assign to memory 'OnBoardLEDS' directly (VERI-1006) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0010 VERI-ERROR] cannot access memory 'PWMOutputs' directly (VERI-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0010 VERI-ERROR] cannot access memory 'PWMOutputs' directly (VERI-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0010 VERI-ERROR] module 'PWM_IO_Expander' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:19:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot access memory 'PWMOutputs' directly (VERI-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0010 VERI-ERROR] cannot assign an unpacked type to a packed type (VERI-1349) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0010 VERI-ERROR] cannot access memory 'PWMOutputs' directly (VERI-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0010 VERI-ERROR] module 'PWM_IO_Expander' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:19:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'endmodule' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:45)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endmodule' used in incorrect context (VERI-2344) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:45)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:20:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'BitWidth' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:11)
[EFX-0010 VERI-ERROR] range must be bounded by constant expressions (VERI-1952) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:11)
[EFX-0010 VERI-ERROR] module 'PWMRegister' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:45)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:20:44
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:21:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] parameter 'DivisionFactor' cannot be used on the left hand side of assignment (VERI-2455) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:18)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'DivisionFactor' is not permitted (VERI-1100) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:18)
[EFX-0010 VERI-ERROR] module 'Clock_Divider' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:22:41
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'prescalarcounter' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:25)
[EFX-0010 VERI-ERROR] 'prescalarcounter' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:27)
[EFX-0010 VERI-ERROR] 'OutputValue' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:29)
[EFX-0010 VERI-ERROR] 'prescalarcounter' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0010 VERI-ERROR] module 'Timer' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:39)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:23:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'AddressRegister' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:7)
[EFX-0010 VERI-ERROR] 'AddressRegister' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:10)
[EFX-0010 VERI-ERROR] module 'AddressPointer' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:14)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:24:11
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'State' is not permitted (VERI-1100) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_FSM.v:12)
[EFX-0010 VERI-ERROR] module 'SPI_FSM' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_FSM.v:36)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:24:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot assign an unpacked type to a packed type (VERI-1349) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:25:00
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'prescaler' on this module (VERI-1010) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:41)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:25:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:23)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:26)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:29)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:32)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:35)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:38)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:26:17
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:28:42
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:32:32
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:33:15
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:34:10
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:34:58
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:36:17
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:37:39
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:41:12
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:41:54
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:43:13
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:43:34
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:45:28
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:45:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'InternalRegisterOutputs' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:21)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:42)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:46:37
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:47:29
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:48:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:50:19
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:51:01
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:53:12
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:55:00
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:58:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:04:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:05:24
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:06:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:06:52
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:08:08
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:08:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:09:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:09:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:12:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:14:31
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:15:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:16:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:17:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:18:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:20:37
///////////////////////////////////

[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:22:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:23:13
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:24:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:25:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:26:51
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:30:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:34:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:51:42
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:52:11
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:52:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:53:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:55:19
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:59:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:00:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:01:25
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:06:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:07:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] block comment was not closed (VERI-1202) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:60)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:08:08
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:09:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:11:22
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:15:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:16:15
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:31:57
///////////////////////////////////

[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:34:17
///////////////////////////////////

[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:34:25
///////////////////////////////////

[EFX-0204 ERROR] Top design has no ports.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:34:34
///////////////////////////////////

[EFX-0674 INTERNAL ERROR] Logic synthesis failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:34:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:36:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:37:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:44:12
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:44:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:46:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:47:07
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:48:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:49:31
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:49:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:51:51
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:58:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:58:59
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:01:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:01:52
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:01:59
///////////////////////////////////

[EFX-0674 INTERNAL ERROR] Logic synthesis failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:02:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:03:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:44:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:47:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:53:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] if-condition does not match any sensitivity list edge (VERI-1167) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:21)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:54:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] if-condition does not match any sensitivity list edge (VERI-1167) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:21)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:54:42
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:55:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:55:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:57:15
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:00:12
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:02:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:07:34
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:16:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:23:08
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:24:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:26:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
