xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"incdir="../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"incdir="../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"
HDMI_VGA_VGA_controller_0_0.v,verilog,xil_defaultlib,../../../bd/HDMI_VGA/ip/HDMI_VGA_VGA_controller_0_0/sim/HDMI_VGA_VGA_controller_0_0.v,incdir="$ref_dir/../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"incdir="../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"
HDMI_VGA.v,verilog,xil_defaultlib,../../../bd/HDMI_VGA/sim/HDMI_VGA.v,incdir="$ref_dir/../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"incdir="../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"
HDMI_VGA_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/HDMI_VGA/ip/HDMI_VGA_clk_wiz_0_0/HDMI_VGA_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"incdir="../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"
HDMI_VGA_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/HDMI_VGA/ip/HDMI_VGA_clk_wiz_0_0/HDMI_VGA_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"incdir="../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
