sim_seconds                                  0.526905                       # Number of seconds simulated
sim_ticks                                526905418000                       # Number of ticks simulated
final_tick                               6544328198500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4398101                       # Simulator instruction rate (inst/s)
host_op_rate                                  4542958                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              383390434                       # Simulator tick rate (ticks/s)
host_mem_usage                                3182472                       # Number of bytes of host memory used
host_seconds                                  1374.33                       # Real time elapsed on the host
sim_insts                                  6044446622                       # Number of instructions simulated
sim_ops                                    6243528748                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            2                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            2                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            2                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        29696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        32000                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       269056                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data        37632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data        29696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data        25344                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       479488                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       154112                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          1073920                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       880384                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        880384                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         1051                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          147                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         1873                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data          602                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              4195                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         3439                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             3439                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data        56359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data        60732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        11175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       510634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data        71421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data        56359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         5344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data        48100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data       910008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data       292485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             2038165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst         2429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        11175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         2429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         5344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          32066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1670858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1670858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1670858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data        56359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data        60732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        11175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       510634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data        71421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data        56359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         5344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data        48100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data       910008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data       292485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            3709022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      4195                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     3439                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   33560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  27512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              1073440                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                880384                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               1073920                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             880384                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            4168                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            4209                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            4152                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            4208                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            4200                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            4272                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            4256                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            4080                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            3464                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            3495                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            3360                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            3400                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            3440                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            3488                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            3512                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            3353                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                527050122000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               33560                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              27512                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  4188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  4188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  4188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  4188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  4188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  4188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  4188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  4188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                 1137                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                 1138                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                 1138                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                 1138                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                 1138                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                 1138                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                 1139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                 1139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                 1140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                 1140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                 1140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                 1140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                 1140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                 1140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                 1144                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                 1157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                 1157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                 1157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                 1157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                 1157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                 1157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                 1157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                 1152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                 1139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         8855                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   220.646414                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   190.062601                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    75.268047                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63         1117     12.61%     12.61% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           54      0.61%     13.22% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           38      0.43%     13.65% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           30      0.34%     13.99% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           40      0.45%     14.44% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           58      0.65%     15.10% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255         1094     12.35%     27.45% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         6424     72.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         8855                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples         1138                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    29.484183                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    28.066405                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev     9.662657                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9             7      0.62%      0.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17           99      8.70%      9.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          496     43.59%     52.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          322     28.30%     81.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          129     11.34%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           48      4.22%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           23      2.02%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65            8      0.70%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            5      0.44%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total         1138                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples         1138                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.175747                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.152121                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.173907                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.09%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24           1111     97.63%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.09%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             25      2.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total         1138                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  956784962                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1525372712                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                107344000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28522.43                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45472.43                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       2.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    2.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  29316                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 22886                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 69039837.83                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 479678073189                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     929260339                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          7586611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          7709385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               7768656                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          7768051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          5117952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               5200776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               5240760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3          5240352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         24129830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         24569126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             24643008                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         24444825.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        16247070.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1            16174080                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        16270295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        16257438.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0       17909527680                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      17913705114.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      17914759513.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      17916246529.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      198043101312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      198039436896.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      198038511984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      198037207584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        277379671075.200012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        277380755997.119995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        277381154835.839966                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        277381125400.319946                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.859790                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.860094                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.860206                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.860198                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        32000                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        32512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       258304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data        33280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data        29184                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data        24576                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       492544                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       152320                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          1066240                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       880384                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        880384                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          127                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         1009                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          130                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          114                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data           96                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         1924                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data          595                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              4165                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         3439                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             3439                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data        60732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data        61704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst         3401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       490228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data        63161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data        55388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         4373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data        46642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.dtb.walker         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data       934786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data       289084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             2023589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst         3401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         4373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          18463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1670858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1670858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1670858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data        60732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data        61704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst         3401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       490228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data        63161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data        55388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         4373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data        46642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.dtb.walker         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data       934786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data       289084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            3694447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      4165                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     3439                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   33320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  27512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              1065472                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                880640                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               1066240                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             880384                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs           95                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            4280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            4176                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            4104                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            4072                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            4176                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            4248                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            4096                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            4144                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            3425                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            3471                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            3392                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            3352                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            3464                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            3520                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            3440                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            3456                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                527063819000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               33320                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              27512                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  4151                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  4152                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  4154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  4154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  4154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  4154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  4154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  4154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                 1135                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                 1135                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                 1135                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                 1136                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                 1136                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                 1136                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                 1136                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                 1136                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                 1140                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                 1140                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                 1140                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                 1139                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                 1139                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                 1139                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                 1150                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                 1164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                 1162                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                 1162                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                 1162                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                 1162                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                 1162                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                 1162                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                 1151                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                 1137                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         8812                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   220.847935                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   190.145679                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    75.277042                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63         1124     12.76%     12.76% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           37      0.42%     13.18% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           37      0.42%     13.60% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           31      0.35%     13.95% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           33      0.37%     14.32% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           42      0.48%     14.80% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255         1098     12.46%     27.26% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         6410     72.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         8812                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples         1137                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    29.291117                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    27.628024                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    10.199793                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            12      1.06%      1.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          136     11.96%     13.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          477     41.95%     54.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          268     23.57%     78.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          141     12.40%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           63      5.54%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           29      2.55%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65            9      0.79%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            2      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total         1137                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples         1137                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.204046                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.172872                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.348141                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              1      0.09%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24           1107     97.36%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             28      2.46%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::40              1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total         1137                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  977651680                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1542018880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                106547200                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29362.44                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46312.44                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       2.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    2.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  29108                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 22896                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 69314021.44                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 479659718267                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     947615261                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          7585401.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          7553347.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2               7753536                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          7692451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               5117136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1          5095512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5230560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          5189352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         24528691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         23931148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2             24538176                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         24060441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        16214307.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        16071229.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        16403005.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        16170762.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      17911449829.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      17914304790.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      17915468520.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      17917240573.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      198041415216.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      198038910864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      198037890048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      198036335616.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        277380271200.960022                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        277379827511.039978                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        277381244465.279968                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        277380649815.360046                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.859958                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.859834                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.860231                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.860065                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        32000                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        33536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       266752                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data        33792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data        31232                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data        26368                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       487424                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       153088                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          1077504                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       886528                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        886528                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         1042                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          122                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         1904                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data          598                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              4209                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         3463                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             3463                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data        60732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data        63647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       506262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data        64133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data        59274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         6802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data        50043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data       925069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data       290542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             2044967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst         4859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         6802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst         4859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          23807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1682518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1682518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1682518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data        60732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data        63647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       506262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data        64133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data        59274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         6802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data        50043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data       925069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data       290542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            3727485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      4209                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     3463                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   33672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  27704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              1077024                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                887040                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               1077504                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             886528                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           83                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            4264                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            4216                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            4208                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            4112                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            4240                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            4176                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            4312                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            4129                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            3496                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            3472                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            3455                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            3400                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            3480                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            3417                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            3576                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            3424                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                527049812000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               33672                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              27704                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  4199                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  4198                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  4201                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  4202                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  4202                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  4203                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  4204                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  4205                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 1149                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 1151                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 1151                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 1151                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 1151                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 1151                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 1151                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 1152                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 1154                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 1153                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 1154                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 1154                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 1154                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 1154                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 1156                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 1159                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 1158                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 1158                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 1157                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 1157                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 1157                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 1157                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 1155                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 1151                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         8898                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   220.730951                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   189.953086                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    75.382260                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63         1139     12.80%     12.80% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           37      0.42%     13.22% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           39      0.44%     13.65% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           27      0.30%     13.96% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           41      0.46%     14.42% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           38      0.43%     14.85% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255         1110     12.47%     27.32% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         6467     72.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         8898                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         1152                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    29.230035                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev     8.787977                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-1             1      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9             2      0.17%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17           72      6.25%      6.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          558     48.44%     54.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          317     27.52%     82.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          128     11.11%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           51      4.43%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           13      1.13%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65            7      0.61%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            2      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-81            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         1152                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         1152                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.062500                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.050535                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.841733                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.09%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              2      0.17%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           1139     98.87%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.09%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              8      0.69%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::40              1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         1152                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  982288442                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1552774592                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                107702400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29185.26                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46135.26                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       2.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    2.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  29410                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 23069                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 68697837.85                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 479683270192                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     924063336                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          7818854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          7748697.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          7896268.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          8045049.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               5274624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               5227296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               5326848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               5427216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         25221580.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         24808742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2             24855168                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             25424256                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        16638566.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        16416276.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        16512906.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        16777912.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      17912352107.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      17912223679.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      17917776227.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      17919547185.599998                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      198040623744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      198040736400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      198035865744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      198034312272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        277381890096                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        277381121711.039978                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        277382193781.440002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        277383494510.400024                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.860413                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.860197                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.860498                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.860863                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        29440                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        32768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       261376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data        33280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data        30208                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data        25344                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       484864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       157440                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          1066496                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       873728                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        873728                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          128                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         1021                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          130                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         1894                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data          615                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              4166                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         3413                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             3413                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data        55873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data        62190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst         5830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       496059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data        63161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data        57331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         4373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data        48100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data       920211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data       298801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             2024075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         2429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst         5830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         4373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          22349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1658225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1658225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1658225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data        55873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data        62190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst         5830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       496059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data        63161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data        57331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         4373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data        48100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data       920211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data       298801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            3682300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      4166                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     3413                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   33328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  27304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              1066048                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   448                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                873728                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               1066496                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             873728                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                   14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          488                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            4136                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            4104                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            4121                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            4096                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            4240                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            4273                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            4248                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            4096                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            3440                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            3408                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            3344                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            3287                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            3448                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            3480                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            3553                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            3344                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                527036514000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               33328                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              27304                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  4158                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  4156                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  4157                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  4159                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  4159                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  4160                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  4160                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  4160                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                 1128                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                 1129                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                 1129                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                 1129                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                 1129                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                 1129                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                 1130                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                 1130                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                 1131                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                 1130                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                 1130                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                 1130                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                 1130                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                 1130                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                 1138                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                 1153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                 1152                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                 1152                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                 1152                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                 1152                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                 1152                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                 1152                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                 1143                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                 1128                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         8813                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   220.103937                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   189.328917                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    75.629974                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63         1118     12.69%     12.69% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           62      0.70%     13.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           44      0.50%     13.89% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           28      0.32%     14.21% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           46      0.52%     14.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           59      0.67%     15.40% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255         1100     12.48%     27.88% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         6356     72.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         8813                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples         1128                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    29.533688                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    28.291889                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev     9.225015                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-9             1      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-17           76      6.74%      6.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-25          533     47.25%     54.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-33          313     27.75%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-41          126     11.17%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-49           39      3.46%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-57           27      2.39%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-65           10      0.89%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-73            3      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total         1128                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples         1128                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.205674                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.178164                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.266693                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24           1099     97.43%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             29      2.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total         1128                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  973343944                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1538016244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                106604800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29217.26                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46167.26                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       2.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    2.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  29093                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 22712                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.33                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 69539057.13                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 479685514889                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     921818639                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          7546089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          7648905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          7796476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          7846070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               5090616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               5159976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               5259528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               5292984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             23981568                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         24306547.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         24724377.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         24409881.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        16227164.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        16111042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2            16339968                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        16290616.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      17908687782.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      17912700509.760002                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      17916419937.599998                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      17919777720.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      198043838064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      198040318128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      198037055472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      198034110048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        277379331903.359985                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        277380205728                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        277381556378.880005                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        277381687940.159973                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.859695                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.859940                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.860319                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.860356                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        34048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        32512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       260608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data        34816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data        28928                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data        24576                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       486144                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       153088                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          1068288                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       877312                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        877312                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          133                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          127                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         1018                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          136                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data           96                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         1899                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data          598                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              4173                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3427                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3427                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst         4373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data        64619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data        61704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       494601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data        66076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data        54902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         5830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data        46642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data       922640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data       290542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             2027476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst         4373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         5830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst         4859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          25750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1665027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1665027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1665027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst         4373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data        64619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data        61704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       494601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data        66076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data        54902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         5830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data        46642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data       922640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data       290542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            3692503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      4173                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3427                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   33384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  27416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              1067776                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                877568                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               1068288                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             877312                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          465                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            4192                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            4168                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            4096                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            4224                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            4232                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            4128                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            4224                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            4104                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            3456                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            3496                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            3359                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            3376                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            3449                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            3400                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            3496                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            3392                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                527003170000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               33384                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              27416                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  4159                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  4161                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  4162                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  4163                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  4163                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  4163                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  4163                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  4164                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                 1132                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                 1132                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                 1132                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                 1132                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                 1133                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                 1134                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                 1134                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                 1134                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                 1141                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                 1143                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                 1143                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                 1143                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                 1143                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                 1142                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                 1146                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                 1153                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                 1151                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                 1149                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                 1149                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                 1149                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                 1148                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                 1148                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                 1144                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                 1137                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         8831                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   220.285811                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   189.458404                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    75.587890                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63         1128     12.77%     12.77% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           50      0.57%     13.34% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           42      0.48%     13.81% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           27      0.31%     14.12% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           44      0.50%     14.62% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           54      0.61%     15.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255         1102     12.48%     27.71% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         6384     72.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         8831                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples         1137                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    29.361478                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    27.927466                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev     9.515944                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9             8      0.70%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17          104      9.15%      9.85% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          510     44.85%     54.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          281     24.71%     79.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          143     12.58%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           56      4.93%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           29      2.55%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65            5      0.44%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total         1137                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples         1137                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.119613                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.092101                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.227521                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              4      0.35%      0.35% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24           1113     97.89%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             19      1.67%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::40              1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total         1137                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  988041416                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1553629016                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                106777600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29610.45                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46560.45                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       2.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    2.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  29160                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 22801                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 69342522.37                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 479664637270                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     942696258                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          7565443.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          7734182.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          7815830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          7791033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          5103672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               5217504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5272584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               5255856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         24365452.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         24514214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             24797760                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         24241651.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        16280248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        16220528.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        16220943.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        16276930.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      17907920170.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      17916080564.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      17917447688.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      17919542424.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      198044511408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      198037353168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      198036153936.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      198034316448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        277379707013.760010                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        277381080780.479980                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        277381669361.280029                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        277381384963.200012                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.859800                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.860186                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.860351                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.860271                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        30208                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        33536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       260096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data        34816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data        30976                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data        25088                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       478208                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       155648                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          1066240                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       876032                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        876032                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         1016                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          136                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          121                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data           98                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         1868                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data          608                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              4165                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         3422                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             3422                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data        57331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data        63647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         9231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       493629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data        66076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data        58789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         5344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data        47614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data       907578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker         5830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data       295400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             2023589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         2429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         9231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         5344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          24779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1662598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1662598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1662598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data        57331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data        63647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         9231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       493629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data        66076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data        58789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         5344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data        47614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data       907578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker         5830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data       295400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            3686187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      4165                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     3422                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   33320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  27376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              1065024                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  1216                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                876544                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               1066240                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             876032                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                   38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs           69                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            4192                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            4208                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            4128                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            4152                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            4113                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            4248                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            4089                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            4152                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            3448                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            3408                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            3375                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            3440                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            3360                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            3448                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            3440                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            3473                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                527052242000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               33320                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              27376                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  4157                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  4155                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  4157                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  4157                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  4157                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  4157                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  4157                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  4157                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                 1131                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                 1131                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                 1131                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                 1131                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                 1131                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                 1131                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                 1132                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                 1132                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                 1134                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                 1134                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                 1134                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                 1134                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                 1134                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                 1135                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                 1140                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                 1153                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                 1152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                 1152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                 1152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                 1152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                 1152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                 1151                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                 1145                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                 1132                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         8776                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   221.236098                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   190.696071                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    74.993788                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63         1111     12.66%     12.66% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           39      0.44%     13.10% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           35      0.40%     13.50% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           16      0.18%     13.69% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           36      0.41%     14.10% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           39      0.44%     14.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255         1098     12.51%     27.05% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         6402     72.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         8776                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples         1132                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    29.415194                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    27.838969                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev     9.880938                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9            12      1.06%      1.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17          124     10.95%     12.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          457     40.37%     52.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          306     27.03%     79.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          136     12.01%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           66      5.83%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           20      1.77%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65            8      0.71%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73            3      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total         1132                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples         1132                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.197880                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.170010                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.287797                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24           1105     97.61%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             26      2.30%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::40              1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total         1132                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  973735564                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1537865464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                106502400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29257.12                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46207.12                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       2.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    2.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  29083                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 22815                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 69467805.72                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 479696369010                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     910964518                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          7591449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          7592659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          7774099.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          7722691.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               5121216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          5122032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          5244432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3          5209752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         24467788.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         24305548.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         24741350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         24190732.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        16190668.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        16127631.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        16396369.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        16161223.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      17911067391.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      17911987727.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      17916717176.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      17918116367.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      198041750688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      198040943376.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      198036794736.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      198035567376.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        277380149821.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        277380039593.280029                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        277381628783.040039                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        277380928761.600037                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.859924                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.859893                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.860339                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.860143                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        30208                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        34048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       259840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data        34304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data        28672                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data        23552                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       488960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       152320                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          1066496                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       880896                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        880896                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          133                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         1015                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          112                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data           92                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         1910                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data          595                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              4166                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         3441                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             3441                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data        57331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data        64619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         7774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       493144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data        65105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data        54416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data        44699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data       927984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         3401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data       289084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             2024075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         7774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         4859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         3401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          27694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1671829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1671829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1671829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data        57331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data        64619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         7774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       493144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data        65105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data        54416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data        44699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data       927984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         3401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data       289084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            3695904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      4166                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     3441                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   33328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  27528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              1066240                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                880896                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               1066496                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             880896                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           27                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            4232                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            4192                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            4160                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            4032                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            4232                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            4160                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            4248                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            4064                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            3504                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            3497                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            3439                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            3352                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            3488                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            3440                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            3488                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            3320                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                527054393000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               33328                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              27528                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  4160                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  4161                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  4162                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  4163                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  4163                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  4163                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  4163                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  4164                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 1138                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 1138                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1139                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1140                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1140                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1141                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1141                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1141                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1144                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1145                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1145                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1144                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1144                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1143                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1149                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1161                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1157                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1150                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 1138                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         8828                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   220.563661                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   189.830335                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    75.387270                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63         1127     12.77%     12.77% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           39      0.44%     13.21% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           41      0.46%     13.67% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           32      0.36%     14.03% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           41      0.46%     14.50% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           43      0.49%     14.99% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255         1111     12.58%     27.57% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         6394     72.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         8828                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         1139                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    29.253731                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    10.029906                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1             1      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-9            12      1.05%      1.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-17          110      9.66%     10.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-25          515     45.22%     56.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-33          271     23.79%     79.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-41          129     11.33%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-49           65      5.71%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-57           24      2.11%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-65            8      0.70%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-73            3      0.26%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-81            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1139                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         1139                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.168569                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.142712                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.234975                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.09%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.09%      0.18% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24           1113     97.72%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             23      2.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::40              1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1139                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  953909052                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1518683052                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                106624000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28628.72                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45578.72                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       2.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    2.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  29119                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 22901                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 69285446.69                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 479685821168                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     921512360                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          7601126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          7565443.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2               7750512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          7821878.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               5127744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1          5103672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               5228520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               5276664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         24453811.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         23922662.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         24466291.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         24601075.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        16277345.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        16011509.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        16253706.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        16283566.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      17909472412.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      17912740236.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      17915528548.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      17917769606.399998                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      198043149792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      198040283280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      198037837392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      198035871552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        277380042850.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        277379587422.720032                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        277381025589.119995                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        277381584960.959961                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.859894                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.859766                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.860170                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.860327                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        30208                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        34304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       252672                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data        36096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data        29440                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data        25088                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       485120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       161024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          1071872                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       878848                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        878848                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          987                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          141                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data           98                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         1895                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data          629                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              4187                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         3433                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             3433                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data        57331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data        65105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        12146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       479540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data        68506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data        55873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         5830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data        47614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.dtb.walker         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data       920697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data       305603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             2034278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        12146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         5830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          28665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1667943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1667943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1667943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data        57331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data        65105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        12146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       479540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data        68506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data        55873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         5830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data        47614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.dtb.walker         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data       920697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data       305603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            3702220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      4187                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     3433                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   33496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  27464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              1071616                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                879360                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               1071872                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             878848                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      2166001                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            4168                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            4144                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            4184                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            4080                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            4312                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            4208                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            4240                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            4152                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            3464                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            3423                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            3456                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            3296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            3464                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            3489                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            3512                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            3376                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                527046167000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               33496                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              27464                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  4170                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  4170                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  4170                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  4170                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  4171                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  4171                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  4171                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  4172                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 1132                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 1133                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 1133                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 1133                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 1134                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 1134                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 1134                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 1135                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 1135                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 1134                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 1136                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 1140                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 1140                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 1140                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 1150                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 1162                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 1163                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 1163                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 1161                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 1157                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 1156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 1156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 1146                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 1133                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         8814                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   221.349671                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   190.729363                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    75.028101                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63         1121     12.72%     12.72% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           38      0.43%     13.15% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           27      0.31%     13.46% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           21      0.24%     13.69% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           21      0.24%     13.93% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           49      0.56%     14.49% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255         1089     12.36%     26.84% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         6448     73.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         8814                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         1135                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    29.518943                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    28.011740                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    10.092576                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9             5      0.44%      0.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17          117     10.31%     10.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          486     42.82%     53.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          293     25.81%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          143     12.60%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           61      5.37%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           17      1.50%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65            6      0.53%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73            4      0.35%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-89            2      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-105            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         1135                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         1135                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.211454                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.179426                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.354088                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.09%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              2      0.18%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.09%      0.35% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24           1099     96.83%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             32      2.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         1135                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  944498984                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1512120584                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                107161600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28204.10                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45154.10                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       2.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    2.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  29278                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 22876                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 69166163.65                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 479683931674                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     923401854                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          7555766.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          7638019.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          7687612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          7746278.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               5097144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1          5152632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               5186088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               5225664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         23993548.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         24230169.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         24374438.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3             24360960                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        16140902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        16114360.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        16247485.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        16200622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      17910460163.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      17912115662.399998                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      17913027680.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      17916977041.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      198042283344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      198040831152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      198040031136.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      198036566784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        277379491488                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        277380042614.400024                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        277380515060.160034                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        277381037969.279968                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.859739                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.859894                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.860027                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.860174                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        30464                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        34304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       258304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data        35584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data        31744                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data        26624                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       495360                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       152064                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          1082368                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       887552                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        887552                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          119                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         1009                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          139                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          124                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         1935                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data          594                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              4228                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         3467                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             3467                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data        57817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data        65105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         9717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       490228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data        67534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data        60246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         9231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data        50529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data       940131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data       288598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             2054198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         9717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         9231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst         4859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          34010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1684462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1684462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1684462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data        57817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data        65105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         9717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       490228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data        67534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data        60246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         9231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data        50529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data       940131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data       288598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            3738660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      4228                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     3467                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   33824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  27736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              1081408                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   960                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                887808                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               1082368                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             887552                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            4248                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            4240                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            4120                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            4264                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            4234                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            4272                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            4304                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            4112                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            3520                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            3512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            3352                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            3440                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            3488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            3488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            3544                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            3400                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                526905465000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               33824                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              27736                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  4217                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  4216                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  4217                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  4219                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  4219                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  4219                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  4219                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  4220                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                 1145                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                 1145                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                 1146                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                 1146                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                 1148                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                 1148                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                 1148                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                 1150                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                 1152                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                 1152                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                 1151                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                 1152                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                 1150                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                 1151                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                 1156                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                 1169                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                 1169                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                 1169                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                 1169                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                 1169                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                 1169                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                 1168                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                 1163                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                 1148                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         8915                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   220.884352                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   190.038156                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    75.398268                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63         1142     12.81%     12.81% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           49      0.55%     13.36% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           26      0.29%     13.65% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           16      0.18%     13.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           33      0.37%     14.20% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           48      0.54%     14.74% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255         1106     12.41%     27.15% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         6495     72.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         8915                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples         1148                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    29.444251                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev     9.184699                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-1             2      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9             5      0.44%      0.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17           96      8.36%      8.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          494     43.03%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          331     28.83%     80.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          132     11.50%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           63      5.49%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           17      1.48%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65            7      0.61%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total         1148                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples         1148                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.167247                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.140583                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.228792                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              2      0.17%      0.17% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              2      0.17%      0.35% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24           1118     97.39%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             26      2.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total         1148                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  994188633                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1566996933                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                108140800                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29419.09                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46369.09                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       2.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    2.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  29536                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 23086                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 68473744.64                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 479686836272                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     920808628                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          7608988.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          7787404.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          7855747.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               7838208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5133048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               5253408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          5299512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               5287680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         24366950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         25080307.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         24810739.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         24722380.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        16286883.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        16287298.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        16406323.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        16429547.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      17908261185.599998                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      17912950634.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      17915792080.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      17916109018.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      198044212272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      198040098720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      198037606224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      198037328208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        277379829947.520020                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        277381418392.320007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        277381731244.799988                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        277381675661.760010                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.859834                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.860280                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.860368                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.860353                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        30720                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        32512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       274688                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data        34048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data        28160                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data        25344                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       484608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       147968                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          1070080                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       885504                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        885504                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          120                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          127                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         1073                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          133                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          110                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         1893                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data          578                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              4180                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         3459                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             3459                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data        58303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data        61704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       521323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data        64619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data        53444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         3401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data        48100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.dtb.walker          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data       919725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.dtb.walker         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data       280825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             2030877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         3401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          18948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1680575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1680575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1680575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data        58303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data        61704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       521323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data        64619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data        53444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         3401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data        48100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.dtb.walker          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data       919725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.dtb.walker         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data       280825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            3711452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      4180                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     3459                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   33440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  27672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              1069824                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                886016                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               1070080                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             885504                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           74                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            4184                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            4208                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            4096                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            4080                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            4144                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            4296                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            4216                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            4208                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            3456                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            3480                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            3336                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            3368                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            3447                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            3592                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            3520                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            3489                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                527035999000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               33440                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              27672                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  4166                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  4166                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  4167                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  4167                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  4167                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  4167                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  4168                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  4169                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 1137                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 1137                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                 1137                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1137                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 1137                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 1139                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 1141                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 1142                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 1147                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 1147                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 1147                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 1147                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 1147                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 1145                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 1153                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 1173                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 1171                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 1172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                 1172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                 1172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                 1172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                 1172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                 1162                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                 1142                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         8830                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   221.499434                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   190.873698                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    74.948128                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63         1126     12.75%     12.75% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           34      0.39%     13.14% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           23      0.26%     13.40% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           16      0.18%     13.58% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           24      0.27%     13.85% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           34      0.39%     14.24% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255         1115     12.63%     26.86% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         6458     73.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         8830                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples         1140                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    29.340351                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    27.802273                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev     9.885026                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9            12      1.05%      1.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17          116     10.18%     11.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          474     41.58%     52.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          318     27.89%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          129     11.32%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           59      5.18%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           21      1.84%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65            5      0.44%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73            4      0.35%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-81            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-89            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         1140                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples         1140                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.287719                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.240476                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.668178                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.18%      0.18% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24           1098     96.32%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             37      3.25%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::40              3      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         1140                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  961715508                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1528387908                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                106982400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28766.32                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              45716.32                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       2.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    2.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  29213                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 23077                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 68992799.97                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 479680815628                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     926517900                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          7619270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          7618060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          7776518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          7813411.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               5139984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               5139168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               5246064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3          5270952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         24469785.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         24282585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         24589593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         24497740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        16276930.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        16124313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        16462725.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        16449868.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      17911033902.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      17913220513.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      17915775828.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      17917421751.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      198041780064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      198039861984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      198037620480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      198036176688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        277380280556.159973                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        277380207244.799988                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        277381431828.479980                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        277381591031.039978                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.859961                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.859940                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.860284                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.860329                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        29952                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        31488                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       258048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data        32256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data        30208                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data        24576                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       498688                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       148224                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          1075456                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       881664                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        881664                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          117                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          123                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         1008                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data           96                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         1948                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data          579                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              4201                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         3444                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             3444                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data        56845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data        59760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        13604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       489743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data        61218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data        57331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         6316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data        46642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst         3401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data       946447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         3401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data       281310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             2041080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        13604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         6316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst         3401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         3401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          32066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1673287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1673287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1673287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data        56845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data        59760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        13604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       489743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data        61218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data        57331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         6316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data        46642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst         3401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data       946447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         3401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data       281310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            3714367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      4201                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     3444                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   33608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  27552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              1075456                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                881408                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               1075456                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             881664                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       269663                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            4216                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            4200                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            4136                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            4088                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            4296                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            4280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            4248                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            4144                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            3512                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            3440                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            3407                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            3297                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            3440                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            3480                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            3568                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            3400                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                527045335000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               33608                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              27552                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  4196                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  4197                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  4197                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  4198                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  4198                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  4198                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  4198                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  4198                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                 1136                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                 1138                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                 1139                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                 1140                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                 1141                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                 1142                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                 1142                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                 1143                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                 1142                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                 1140                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                 1139                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                 1139                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                 1138                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                 1138                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                 1147                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                 1161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                 1161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                 1161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                 1161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                 1160                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                 1160                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                 1159                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                 1150                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                 1135                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         8854                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   221.014683                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   190.346222                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    75.183270                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63         1129     12.75%     12.75% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           34      0.38%     13.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           36      0.41%     13.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           29      0.33%     13.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           31      0.35%     14.22% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           40      0.45%     14.67% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255         1104     12.47%     27.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         6451     72.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         8854                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples         1135                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    29.603524                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    27.969877                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    10.382864                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-9             9      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-17          122     10.75%     11.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-25          472     41.59%     53.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-33          306     26.96%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-41          117     10.31%     90.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-49           68      5.99%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-57           24      2.11%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-65            9      0.79%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-73            6      0.53%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-81            2      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total         1135                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples         1135                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.267841                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.229521                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.516103                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24           1099     96.83%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             34      3.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::40              2      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total         1135                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  986528344                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1556183944                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                107545600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29353.97                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46303.97                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       2.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    2.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.82                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  29366                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 22932                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 68939873.77                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 479687648399                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     919685129                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          7554556.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          7679145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          7757769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          7766236.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               5096328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               5180376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               5233416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               5239128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0             24233664                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         24569625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         24574118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         24229670.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        16203939.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        16108139.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        16260341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        16273612.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      17908040828.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      17912895039.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      17915035029.119999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      17917195484.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      198044405568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      198040147488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      198038270304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      198036375168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        277379495503.679993                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        277380540432.959961                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        277381091597.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        277381039919.039978                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.859741                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.860034                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.860189                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.860174                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        29440                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        31488                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       259584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data        34304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data        28416                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data        25856                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       485888                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       158208                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          1066240                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       877824                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        877824                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          123                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         1014                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          111                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         1898                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data          618                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              4165                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         3429                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             3429                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data        55873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data        59760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       492658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data        65105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data        53930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         4373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data        49071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.dtb.walker         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data       922154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data       300259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             2023589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst         4859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         4373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst         2429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         2429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          19434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1665999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1665999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1665999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data        55873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data        59760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       492658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data        65105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data        53930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         4373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data        49071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.dtb.walker         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data       922154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data       300259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            3689588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      4165                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     3429                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   33320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  27432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              1065472                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                877312                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               1066240                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             877824                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs       731302                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            4248                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            4176                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            4104                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            4032                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            4248                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            4128                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            4168                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            4192                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            3552                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            3447                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            3392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            3264                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            3440                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            3432                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            3505                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            3384                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                527044322000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               33320                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              27432                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  4153                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  4154                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  4154                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  4154                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  4155                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  4155                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  4156                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  4157                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 1133                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 1133                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 1133                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 1133                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 1133                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 1137                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 1137                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 1137                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 1138                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 1138                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 1139                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 1139                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 1139                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 1136                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1140                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1158                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1157                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1157                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 1156                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                 1156                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                 1156                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                 1155                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                 1151                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                 1133                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         8822                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   220.220358                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   189.280621                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    75.703839                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63         1132     12.83%     12.83% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           53      0.60%     13.43% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           41      0.46%     13.90% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           19      0.22%     14.11% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           39      0.44%     14.55% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           59      0.67%     15.22% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255         1106     12.54%     27.76% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         6373     72.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         8822                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples         1133                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    29.380406                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev     9.962520                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-1             2      0.18%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9            10      0.88%      1.06% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17          105      9.27%     10.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          495     43.69%     54.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          291     25.68%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41          138     12.18%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           64      5.65%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           15      1.32%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65            9      0.79%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            2      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-81            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-105            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         1133                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples         1133                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.197705                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.169542                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.276906                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.09%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.09%      0.18% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24           1102     97.26%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             29      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         1133                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  956748544                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1521115744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                106547200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   28734.64                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              45684.64                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       2.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    2.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  29098                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 22792                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 69402728.73                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 479665185202                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     942148326                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          7584796.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          7575724.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               7605360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          7800105.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               5116728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               5110608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               5130600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               5261976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         24325017.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         23930649.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         24057945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         24384921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        16227164.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        16001556.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        16180715.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        16347018.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      17909706723.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      17912270301.119999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      17913743637.119999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      17917227112.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      198042944256.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      198040695504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      198039403104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      198036347424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        277379865305.280029                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        277379544962.880005                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        277380081981.119995                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        277381329176.640015                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.859844                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.859754                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.859905                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.860255                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        32512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        35840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       254720                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data        35072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data        29952                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data        25600                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       482304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       162816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          1076736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       886784                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        886784                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          127                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          140                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          995                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          137                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          117                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         1884                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data          636                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              4206                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         3464                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             3464                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data        61704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data        68020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst         8745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       483426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data        66562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data        56845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         4373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data        48586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         4373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data       915352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         4373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data       309004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             2043509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst         8745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         4373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         4373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          26722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1683004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1683004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1683004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data        61704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data        68020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst         8745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       483426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data        66562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data        56845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         4373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data        48586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         4373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data       915352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         4373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data       309004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            3726513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      4206                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     3464                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   33648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  27712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              1075776                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   960                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                887104                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               1076736                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             886784                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                   30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          148                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            4200                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            4145                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            4088                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            4177                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            4216                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            4312                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            4208                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            4272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            3520                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            3432                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            3337                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            3400                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            3408                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            3561                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            3528                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            3536                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                526905418000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               33648                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              27712                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  4198                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  4196                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  4196                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  4196                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  4196                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  4196                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  4197                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  4198                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                 1144                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                 1146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                 1146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                 1146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                 1146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                 1147                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                 1148                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                 1148                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                 1149                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                 1147                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                 1147                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                 1147                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                 1148                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                 1147                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                 1152                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                 1170                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                 1169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                 1170                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                 1170                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                 1170                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                 1169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                 1169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                 1163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                 1145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         8889                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   220.842839                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   190.095312                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    75.301427                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63         1135     12.77%     12.77% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           45      0.51%     13.27% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           29      0.33%     13.60% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           25      0.28%     13.88% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           30      0.34%     14.22% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           50      0.56%     14.78% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255         1116     12.55%     27.34% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         6459     72.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         8889                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples         1144                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    29.379371                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    27.858848                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev     9.920831                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9             9      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17          118     10.31%     11.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          487     42.57%     53.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          297     25.96%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          143     12.50%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           59      5.16%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           20      1.75%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65            6      0.52%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            2      0.17%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-81            2      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-97            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total         1144                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples         1145                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.216594                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.185172                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.341343                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.09%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24           1112     97.12%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             32      2.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total         1145                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  977781032                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1547606132                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                107577600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29085.04                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46035.04                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       2.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    2.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  29370                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 23082                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 68696925.42                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 479654844152                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     952678748                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          7613222.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          7654953.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          7740835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          7858771.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               5135904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               5164056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2          5221992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          5301552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         24439334.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         24389913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         24537177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         24761817.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        16290201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        16067911.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        16423326.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        16512491.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      17911201619.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      17915304908.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      17915722585.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      17918406273.599998                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      198041632944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      198038033568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      198037667184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      198035313072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        277380273844.799988                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        277380575929.919983                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        277381273720.319946                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        277382114596.799988                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.859959                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.860044                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.860240                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.860476                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        29184                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        33536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       240640                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data        35072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data        29696                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data        25344                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       487424                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       170752                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          1065472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       876544                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        876544                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          114                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          940                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          137                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         1904                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              4162                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         3424                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             3424                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data        55388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data        63647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst         9231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       456704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data        66562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data        56359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         5344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data        48100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst         2429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data       925069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data       324066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             2022131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst         9231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         5344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst         2429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          26236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1663570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1663570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1663570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data        55388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data        63647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst         9231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       456704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data        66562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data        56359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         5344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data        48100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst         2429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data       925069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data       324066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            3685701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      4162                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     3424                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   33296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  27392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              1065216                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                876288                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               1065472                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             876544                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           95                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            4200                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            4184                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            4168                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            4024                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            4208                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            4208                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            4208                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            4088                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            3480                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            3407                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            3440                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            3344                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            3424                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            3440                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            3520                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            3329                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                527033186000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               33296                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              27392                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  4154                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  4156                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  4158                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  4160                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  4160                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  4160                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  4160                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  4160                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 1130                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 1133                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 1133                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 1134                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 1134                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 1134                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 1135                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 1135                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 1138                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 1137                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 1137                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 1136                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 1136                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 1136                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 1143                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 1152                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 1151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 1150                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 1151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 1151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 1151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 1151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 1143                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                 1134                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         8796                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   220.725784                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   189.949714                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    75.388285                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63         1123     12.77%     12.77% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           46      0.52%     13.29% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           35      0.40%     13.69% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           20      0.23%     13.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           38      0.43%     14.35% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           46      0.52%     14.87% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255         1098     12.48%     27.35% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         6390     72.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         8796                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples         1133                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    29.380406                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev     9.945481                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1             1      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            15      1.32%      1.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17          115     10.15%     11.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          462     40.78%     52.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          311     27.45%     79.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41          138     12.18%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           58      5.12%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           21      1.85%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65            8      0.71%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73            3      0.26%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-81            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         1133                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples         1133                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.169462                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.141643                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.247423                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              2      0.18%      0.18% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.09%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24           1103     97.35%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.09%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             26      2.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         1133                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  954737592                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1518969192                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                106521600                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28681.13                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45631.13                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       2.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    2.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  29080                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 22796                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 69474451.09                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 479685768807                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     921564721                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          7690636.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          7651324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          7673097.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          7809177.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               5188128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               5161608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               5176296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               5268096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         24766310.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             24306048                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         24272102.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             24520704                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        16326696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        16094453.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        16220528.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        16366924.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      17910884188.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      17914068455.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      17912711234.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      17917239205.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      198041911392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      198039118176.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      198040308720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      198036336816.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        277380727971.839966                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        277380360684.480042                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        277380322598.400024                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        277381501542.720032                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.860087                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.859983                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.859973                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.860304                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        29440                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        33792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       264960                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data        34816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data        32256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data        25856                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       495104                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       145152                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          1075456                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       880640                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        880640                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         1035                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          136                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         1934                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data          567                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              4201                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         3440                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             3440                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data        55873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data        64133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst         5830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       502861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data        66076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst         2915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data        61218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         5344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data        49071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst         5344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data       939645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         3401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data       275480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             2041080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst         5830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst         2915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         5344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst         5344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         3401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          26722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1671344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1671344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1671344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data        55873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data        64133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst         5830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       502861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data        66076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst         2915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data        61218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         5344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data        49071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst         5344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data       939645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         3401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data       275480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            3712423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      4201                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     3440                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   33608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  27520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              1074720                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                880640                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               1075456                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             880640                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            4184                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            4160                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            4232                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            4120                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            4296                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            4272                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            4232                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            4089                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            3440                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            3456                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            3416                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            3360                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            3456                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            3528                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            3503                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            3361                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                526905465000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               33608                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              27520                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  4190                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  4190                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  4190                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  4190                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  4191                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  4191                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  4191                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  4191                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                 1134                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                 1134                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                 1137                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                 1137                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                 1137                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                 1138                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                 1138                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                 1139                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                 1140                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                 1140                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                 1138                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                 1138                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                 1139                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                 1138                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                 1148                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                 1161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                 1160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                 1160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                 1160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                 1160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                 1159                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                 1159                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                 1149                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                 1135                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         8838                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   221.244625                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   190.651032                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    75.043544                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63         1121     12.68%     12.68% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           43      0.49%     13.17% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           27      0.31%     13.48% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           20      0.23%     13.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           30      0.34%     14.04% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           47      0.53%     14.57% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255         1095     12.39%     26.96% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         6455     73.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         8838                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples         1135                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    29.583260                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    28.086305                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev     9.862363                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9            10      0.88%      0.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17           97      8.55%      9.43% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          500     44.05%     53.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          296     26.08%     79.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          136     11.98%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           65      5.73%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           16      1.41%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           10      0.88%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            4      0.35%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-89            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total         1135                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples         1135                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.246696                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.211730                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.419481                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.09%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.09%      0.18% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24           1097     96.65%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             36      3.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total         1135                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  969732926                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1538998676                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                107472000                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   28873.99                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              45823.99                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       2.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    2.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.84                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  29361                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 22906                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 68957658.03                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 479691227098                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     916289667                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          7601731.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          7687612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          7769260.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          7899292.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          5128152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               5186088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               5241168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               5328888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         24341491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         24637516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         24710899.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         24769804.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        16207257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        16233799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        16386416.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3            16433280                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      17910583447.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      17911125339.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      17913883665.599998                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      17920100514.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      198042175200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      198041699856.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      198039280272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      198033826896.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        277379997898.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        277380530832                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        277381232301.119995                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        277382319294.720032                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.859882                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.860031                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.860228                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.860533                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        32768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        34048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       263680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data        33792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data        29952                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data        25600                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       485888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       151040                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          1071360                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       879872                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        879872                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          128                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          133                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         1030                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          117                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         1898                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data          590                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              4185                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         3437                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             3437                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst         1458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data        62190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst          972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data        64619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst         5344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       500431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data        64133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data        56845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         6316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data        48586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst         3887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data       922154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         1943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data       286655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             2033306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         1458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst          972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst         5344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         6316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst         3887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         1943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          21864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1669886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1669886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1669886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         1458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data        62190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst          972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data        64619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst         5344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       500431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data        64133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data        56845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         6316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data        48586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst         3887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data       922154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         1943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data       286655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            3703192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      4185                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     3437                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   33480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  27496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              1071136                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                879872                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               1071360                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             879872                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           85                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            4200                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            4200                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            4104                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            4144                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            4240                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            4152                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            4161                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            4272                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            3433                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            3392                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            3336                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            3384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            3456                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            3448                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            3472                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            3575                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                526905465000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               33480                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              27496                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  4172                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  4171                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  4176                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  4177                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  4177                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  4177                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  4177                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  4177                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    13                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    13                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                 1131                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                 1131                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                 1132                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                 1133                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                 1133                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                 1135                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                 1135                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                 1135                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                 1140                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                 1140                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                 1140                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                 1139                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                 1139                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                 1137                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                 1147                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                 1163                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                 1158                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                 1158                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                 1157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                 1157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                 1157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                 1157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                 1147                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                 1131                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         8832                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   220.902174                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   190.207921                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    75.248581                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63         1125     12.74%     12.74% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           41      0.46%     13.20% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           39      0.44%     13.64% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           15      0.17%     13.81% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           41      0.46%     14.28% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           42      0.48%     14.75% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255         1104     12.50%     27.25% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         6425     72.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         8832                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples         1131                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    29.595933                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev     9.968106                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-1             1      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-9            11      0.97%      1.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-17          103      9.11%     10.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-25          472     41.73%     51.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-33          315     27.85%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-41          138     12.20%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-49           60      5.31%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-57           17      1.50%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-65            9      0.80%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-73            1      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-81            3      0.27%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-89            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total         1131                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples         1131                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.311229                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.268729                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.583780                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24           1088     96.20%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             42      3.71%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::40              1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total         1131                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  970719030                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1538086380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                107113600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29000.06                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45950.06                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       2.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    2.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.90                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  29241                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 22896                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 69129554.58                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 479671359610                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   46297857600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     936247790                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          7627132.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          7624713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2               7623504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          7870262.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               5145288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               5143656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               5142840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               5309304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         24784780.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         24390412.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         24105868.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3             24603072                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        16194401.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        16104407.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        16147537.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        16469360.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      61373960618.879997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      17909895234.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      17913862543.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      17915304908.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      17919122941.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      198042778896.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      198039298800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      198038033568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      198034684416.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        277380386352                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        277380385152                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        277380318845.760010                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        277382019975.360046                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.859991                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.859990                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.859972                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.860449                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               57751                       # Transaction distribution
system.membus.trans_dist::ReadResp              57751                       # Transaction distribution
system.membus.trans_dist::WriteReq                435                       # Transaction distribution
system.membus.trans_dist::WriteResp               435                       # Transaction distribution
system.membus.trans_dist::Writeback             55041                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          4056941                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         436292                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         3168615                       # Transaction distribution
system.membus.trans_dist::ReadExReq            605467                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10152                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      8446114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8448880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8448880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         5532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     31230721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     31236253                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31236253                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     28875500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    938182000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       435000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       217500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    908176500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   2028568607                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    218155431                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp   1584307500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    302743478                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    167508000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          177                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          186                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           19                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1353                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          177                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           69                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         3035                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           12                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       532996                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      1157496                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq         4000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        17000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      5515901                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq       699998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       482498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     10001500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         4500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       120500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1800                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         3236                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                  4000                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             7239893                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           11296496                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          1919933                       # Total snoops (count)
system.membus.snoop_fanout::samples           5210543                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5210543    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5210543                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              908500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                1383                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          2525962000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             3290611                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         2690215000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.succeeded            3236953                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              56802                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             56802                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            55041                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         2997305                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        171310                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        3168615                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            10152                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           10152                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         3052                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2950                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2921                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         3170                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         3142                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         3023                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2904                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         3003                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       138033                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      1085803                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port       368652                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         3011                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2979                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2898                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         3006                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2966                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      1631513                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2974                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         3008                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2939                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         3227                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         3147                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2950                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2959                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2905                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       138034                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      1086103                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port       368145                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2976                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         3065                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         3027                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2992                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2988                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      1631440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2935                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         3009                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         3104                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         3254                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2913                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         3081                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2990                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       137468                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      1085687                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port       369440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         3009                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         3035                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         3016                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2940                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      1631719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         3112                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         3058                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         3202                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         3178                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2955                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2883                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         3040                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       137637                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      1086216                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port       368126                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2981                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         3093                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         3026                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         3033                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2996                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      1631509                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               6526181                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       496640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       484096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       487168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       483840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       473856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       494592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       482816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       491264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       482048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       491264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       502528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       491008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       484352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       475648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       490240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       486656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      7798016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       486400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       496896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       487936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       492032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       481536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       492800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       484352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       474368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       490496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       480256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       483840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       482304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       494592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       497152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       484608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       488960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      7798529                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       475392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       483328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       488960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       476672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       495616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       477184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       501248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       482048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       503040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       475648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       489984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       494080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       488448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       491008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       481280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       481792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      7785728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       505600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       491776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       505856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       493056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       489216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       489728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       478976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       494336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       481536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       503552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       467712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       483840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       496128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       491776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       490496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       484864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      7848448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               31230721                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     79522400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    559699604                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    517382600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   4196226600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    239833600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   4432893585                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     14211200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    100316451                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            7                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq         1400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         2800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         1400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         1600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           14                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime               7600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           38561000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               7755                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           38234200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               7653                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           38511800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               7697                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           38707000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               8065                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           38597800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               8067                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           38208000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               7640                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           38214800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               7634                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           38145400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               7681                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          415783200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             277308                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         3070530600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.6                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            2173621                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        1061886000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            738896                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          38285800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              7707                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          38656800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              7818                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          38469400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              7713                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          38290200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              7699                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          38094400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              7656                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        1272585747                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            808860                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        1271887438                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            808787                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        1274215679                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            809067                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        1274222276                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            808856                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        56802                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        56802                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        55041                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      2997305                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       171310                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      3168615                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        10152                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        10152                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      1631513                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      1631440                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      1631719                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      1631509                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      6526181                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      7798016                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      7798529                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      7785728                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      7848448                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     31230721                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     45441600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    227208000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    220164000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   2397844000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    137048000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   2534892000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      8121600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     40608000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          129                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          306                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            4                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       218700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       334800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        10000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   439                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       563500                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    702260000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       822653                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    702490500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       822653                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    701596800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       822652                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    702272800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       822653                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   2802708800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      3235570                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           22414783                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          21227226                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate      1187557                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               435                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              435                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           144280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         4061868                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        436328                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        4498196                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        25458                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        25458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1119086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1119086                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3669546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         3706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3752867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         4867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       254010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5106801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        15755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        14436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3922711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         4705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        14806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      3656717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         3759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         7126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      3730592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side          950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       285306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      4604655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        15936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       119502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      2751668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        15586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31985865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1765888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1447888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         7208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2050560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1980080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         9432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     32513280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     19951788                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        27512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1847808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1834664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         9152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1895168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1310640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side         7280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       912128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       873392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side         1784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     36519168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     45692600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           60                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        29268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     15296256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     19142065                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        29000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              185154093                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq  11238780161                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  18384050796                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       435998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       223484                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   4689165933                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   2055813540                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    218179419                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp   1586805956                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     12729000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    559594879                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    448877944                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq      8298108                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        10107                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq          130                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2174                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        46054                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         2299                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           13                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        25403                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         8817                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           93                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   9087552489                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    102017263                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      4238994                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     49735369                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    440768414                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     26579500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       190499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     13262000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq    172291970                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      1250498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      8426970                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       10213                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         9794428736                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         103458260                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        24274331                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         28200854                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              28200854    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28200854                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18796465430                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           28202238                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         224245307                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              6898                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      114573883549                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            21.7                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           3582024                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           1904996                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              1904                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         260403225                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              8010                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      115561022523                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            21.9                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           3636636                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           2516477                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              2509                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       4127752705                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded           127005                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      93535247954                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           17.8                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          4085704                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          8888953                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             8877                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        234674700                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             7218                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     114438790262                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           21.7                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          3750279                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          2426963                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             2417                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        240668277                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             7403                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy     113915048803                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           21.6                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          3566473                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          1941989                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             1939                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        115874251                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             3563                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy     113567157430                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           21.6                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          3642826                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy           504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded              504                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy       4636306770                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded           142653                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      50656148409                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            9.6                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded          3240586                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            15000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               15                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy          8639443                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded             8619                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy       1941996264                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded            59751                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      45160946338                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            8.6                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded          2155803                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy          8371377                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded             8336                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        52690    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        52690                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        52690    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        52690                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        52690                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        52690    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        52690                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        52690                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        52690    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        52690                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        52690                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            52690    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        52690                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        52690                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           52690    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        52690                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     67681                       # number of replacements
system.l2.tags.tagsinuse                  8096.549322                       # Cycle average of tags in use
system.l2.tags.total_refs                      111241                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67681                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.643608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2244.801451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.378263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    47.300458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   188.566413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.620853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    32.004599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   147.896027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.891101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    65.446341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   569.563720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.722217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    11.776943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   158.409772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.549983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    16.437737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   160.614792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.051514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    19.211169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   171.929919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     8.480059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    14.943968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data  3150.362886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker    14.546103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   115.341274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   949.701761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.274024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.005774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.023018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.003907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.018054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.007989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.069527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.019337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.002007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.019606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.020988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.001035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.001824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.384566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.001776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.014080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.115930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988348                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          529                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5940                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.005249                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.978882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31499157                       # Number of tag accesses
system.l2.tags.data_accesses                 31499157                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         1800                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         6824                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         2344                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         2352                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         7925                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         3597                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         6857                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst       126716                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        28705                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         2283                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         7121                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         3253                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         1818                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         7347                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         2085                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker          443                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         3337                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data         1292                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker         7281                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           15                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst       142522                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        70152                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker         7220                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst        59639                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        34832                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  537766                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           144280                       # number of Writeback hits
system.l2.Writeback_hits::total                144280                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data         1357                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data         2667                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data          965                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5171                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 36                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         2035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          447                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3415                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         1800                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          6824                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          2501                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         2352                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          7925                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          3799                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         6857                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst        126716                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         30740                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         2283                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          7121                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          3332                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         1818                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          7347                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data          2139                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker          443                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          3337                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          1321                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker         7281                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           15                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst        142522                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         70564                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker         7220                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst         59639                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         35279                       # number of demand (read+write) hits
system.l2.demand_hits::total                   541181                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         1800                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         6824                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         2501                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         2352                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         7925                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         3799                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         6857                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst       126716                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        30740                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         2283                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         7121                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         3332                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         1818                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         7347                       # number of overall hits
system.l2.overall_hits::system.cpu4.data         2139                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker          443                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         3337                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         1321                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker         7281                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           15                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst       142522                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        70564                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker         7220                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst        59639                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        35279                       # number of overall hits
system.l2.overall_hits::total                  541181                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst           74                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         1692                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst           85                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         1756                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          289                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         7037                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst           97                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         2081                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst           56                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         1673                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          226                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         1582                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           36                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          131                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        30435                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          112                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data         9657                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 57088                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        80687                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data       106674                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data       879287                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       163237                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        83343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        83966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data      1114338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data       485529                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2997061                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          967                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         1603                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        62331                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         1822                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         1564                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data          193                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data        68405                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data        34425                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           171310                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         9429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data           93                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data           47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10396                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst           74                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         1931                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst           85                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         2101                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          289                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        16466                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst           97                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         2174                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         1876                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          226                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data         1596                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           36                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          131                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        30482                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          112                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data         9683                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67484                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst           74                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         1931                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst           85                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         2101                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          289                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        16466                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst           97                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         2174                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst           56                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         1876                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          226                       # number of overall misses
system.l2.overall_misses::system.cpu5.data         1596                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           36                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          131                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        30482                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           30                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          112                       # number of overall misses
system.l2.overall_misses::system.cpu7.data         9683                       # number of overall misses
system.l2.overall_misses::total                 67484                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker       286000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst      9775000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    218853000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker       755500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     10528000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    226542999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2621000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     37609500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    907800000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker       644000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     11839000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    268663499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst      6677500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    215245000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker       372500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     29213000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    204182997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      4845500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     16908000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   3953356998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      3991499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     14546500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   1250367000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7395872492                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       587000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       586500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      1437500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       652500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       523000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       392500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      2021500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      6996000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     13196500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       587500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       130000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       262000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      3385000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4888000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     30212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     43358000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data   1188593000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     11608500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     25602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      1679500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data      5151500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      2694500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1308899500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker       286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst      9775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    249065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker       755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     10528000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    269900999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     37609500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   2096393000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker       644000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     11839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    280271999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker       248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst      6677500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    240847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker       372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     29213000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data    205862497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      4845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     16908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   3958508498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      3991499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     14546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   1253061500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8704771992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker       286000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst      9775000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    249065000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker       755500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     10528000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    269900999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2621000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     37609500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   2096393000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker       644000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     11839000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    280271999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker       248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst      6677500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    240847500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker       372500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     29213000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data    205862497                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      4845500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     16908000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   3958508498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      3991499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     14546500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   1253061500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8704771992                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         1802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         6898                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         4036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         2358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         8010                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         5353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         6878                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst       127005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        35742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         2288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         7218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         5334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         1820                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         7403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data         3758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker          446                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         3563                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         2874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker         7317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst       142653                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data       100587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker         7250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst        59751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        44489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              594854                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       144280                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            144280                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        80721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data       106720                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data       880644                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       163275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        83387                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        83986                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data      1117005                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data       486494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          3002232                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          968                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1607                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        62348                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         1823                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         1568                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data          199                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data        68406                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data        34427                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         171346                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data        11464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13811                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         1802                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         6898                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         4432                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         2358                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         8010                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         5900                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         6878                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst       127005                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        47206                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         2288                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         7218                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         5506                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         1820                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         7403                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data         4015                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker          446                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         3563                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         2917                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker         7317                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst       142653                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data       101046                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker         7250                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst        59751                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        44962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               608665                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         1802                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         6898                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         4432                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         2358                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         8010                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         5900                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         6878                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst       127005                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        47206                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         2288                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         7218                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         5506                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         1820                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         7403                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data         4015                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker          446                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         3563                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         2917                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker         7317                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst       142653                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data       101046                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker         7250                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst        59751                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        44962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              608665                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.001110                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.010728                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.419227                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.002545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.010612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.328040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.003053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.002276                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.196883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.002185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.013439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.390139                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.001099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.007565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.445184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.006726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.063430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.550452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.004920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.000918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.302574                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.004138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.001874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.217065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.095970                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.999579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.999569                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.998459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999767                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999472                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.999762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.997612                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.998016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998278                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.998967                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.997511                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.999451                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.997449                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.969849                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.999985                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.999942                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999790                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.603535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.630713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.822488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.540698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.789883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.325581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.102397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.054968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.752733                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.001110                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.010728                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.435695                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.002545                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.010612                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.356102                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.003053                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.002276                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.348812                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.002185                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.013439                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.394842                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.001099                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.007565                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.467248                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.006726                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.063430                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.547137                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.004920                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.000918                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.301665                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.004138                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.001874                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.215360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.110872                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.001110                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.010728                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.435695                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.002545                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.010612                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.356102                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.003053                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.002276                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.348812                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.002185                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.013439                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.394842                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.001099                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.007565                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.467248                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.006726                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.063430                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.547137                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.004920                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.000918                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.301665                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.004138                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.001874                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.215360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.110872                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       143000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 132094.594595                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129345.744681                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 125916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 123858.823529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129010.819476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 124809.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 130136.678201                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129003.836862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       128800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 122051.546392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129103.074964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 119241.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 128658.099223                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 124166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 129261.061947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129066.369785                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 134597.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 129068.702290                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 129895.087827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 133049.966667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129879.464286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129477.788133                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129552.138663                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data     7.275026                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data     5.498060                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data     1.634847                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data     3.997256                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data     6.275272                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data     4.674511                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data     1.814082                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data    14.409026                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     4.403147                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   135.470527                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data    81.721772                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data     9.425487                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    71.350165                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   167.519182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   676.165803                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data     1.915065                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data    98.329702                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    28.533069                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 126410.041841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 125675.362319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 126057.164068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 124822.580645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 126120.689655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 119964.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 109606.382979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 103634.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125904.145825                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       143000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 132094.594595                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 128982.392543                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 125916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 123858.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 128463.112327                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 124809.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 130136.678201                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 127316.470302                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       128800                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 122051.546392                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 128919.962741                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 119241.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 128383.528785                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 124166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 129261.061947                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 128986.526942                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 134597.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 129068.702290                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 129863.804803                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 133049.966667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129879.464286                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 129408.396158                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128990.160512                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       143000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 132094.594595                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 128982.392543                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 125916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 123858.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 128463.112327                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 124809.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 130136.678201                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 127316.470302                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       128800                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 122051.546392                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 128919.962741                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 119241.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 128383.528785                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 124166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 129261.061947                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 128986.526942                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 134597.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 129068.702290                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 129863.804803                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 133049.966667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129879.464286                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 129408.396158                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128990.160512                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                55041                       # number of writebacks
system.l2.writebacks::total                     55041                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                286                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 286                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                286                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst           71                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         1690                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         1742                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         7021                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         2070                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         1672                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          180                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         1570                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        30434                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data         9655                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            56802                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        80687                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data       106674                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data       879287                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       163237                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        83343                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        83966                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data      1114338                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data       485529                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2997061                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          967                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         1603                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        62331                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         1822                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         1564                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data          193                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data        68405                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data        34425                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       171310                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          345                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         9429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10396                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         1929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         2087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        16450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         2163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         1875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         1584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        30481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data         9681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         1929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         2087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        16450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         2163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         1875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         1584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        30481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data         9681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67198                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       264000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst      8771000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    200061000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       689500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst      4908500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    205747500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      2390000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     29297000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    828753000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       589000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst      5402000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    244637999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst      4792000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    196732000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       339500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     21516500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    185505499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      4449500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     14781000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   3618460998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      3661499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     12138500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   1143915000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6738028995                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   4370856365                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   5789875821                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data  47858315277                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   8854257491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   4515937886                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   4564867159                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data  60642560520                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data  26411792414                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 163008462933                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     52334999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     86649499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   3367241499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     98545500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data     84577999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     10462500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data   3696716495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data   1859439497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   9255967988                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     27583000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     39563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data   1084874000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     10585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     23369500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      1525500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data      4634500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      2408500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1194543500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       264000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst      8771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    227644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst      4908500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    245310500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      2390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     29297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   1913627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       589000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst      5402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    255223499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst      4792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    220101500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       339500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     21516500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data    187030999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      4449500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     14781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   3623095498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      3661499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     12138500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   1146323500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7932572495                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       264000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst      8771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    227644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst      4908500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    245310500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      2390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     29297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   1913627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       589000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst      5402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    255223499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst      4792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    220101500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       339500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     21516500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data    187030999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      4449500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     14781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   3623095498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      3661499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     12138500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   1146323500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7932572495                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2520000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2383500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2343000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      2353000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      2324500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      2400000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data      2367500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data      2370999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     19062499                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1060000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1080000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1077000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1060998                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data      1120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data      1114500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      8732498                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      3620000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      3443500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      3423000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      3430000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      3444500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      3460998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data      3487500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data      3485499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     27794997                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.001110                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.010293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.418731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.002545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.004994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.325425                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.003053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.001921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.196436                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.002185                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.006234                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.388076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.001099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.005403                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.444918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.006726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.050519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.546277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.004920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000855                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.302564                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.004138                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.001690                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.217020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.095489                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.999579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.999569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.998459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999767                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999472                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.999762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.997612                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.998016                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998278                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.998967                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.997511                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.999451                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.997449                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.969849                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.999985                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.999942                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999790                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.603535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.630713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.822488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.540698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.789883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.325581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.102397                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.054968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.752733                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.001110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.010293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.435244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.002545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.004994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.353729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.003053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.001921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.348473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.002185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.006234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.392844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.001099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.005403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.466999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.006726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.050519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.543024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.004920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.000855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.301655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.004138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.001690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.215315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.110402                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.001110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.010293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.435244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.002545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.004994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.353729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.003053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.001921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.348473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.002185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.006234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.392844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.001099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.005403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.466999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.006726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.050519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.543024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.004920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.000855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.301655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.004138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.001690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.215315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110402                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       132000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 123535.211268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118379.289941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 114916.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 122712.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118109.931114                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 113809.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 120069.672131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118039.168210                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       117800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 120044.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118182.608213                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst       119800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 117662.679426                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 113166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 119536.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118156.368790                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 123597.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 121155.737705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 118895.347243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 122049.966667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120183.168317                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118479.026411                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118623.094169                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54170.515263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54276.354323                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54428.548673                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54241.731293                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54184.969176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54365.661804                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54420.257157                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54397.970902                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54389.437830                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54120.991727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54054.584529                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54021.939308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54086.443469                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54078.004476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54209.844560                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54041.612382                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54014.219230                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54030.517705                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 115410.041841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 114675.362319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 115057.164068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 113822.580645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 115120.689655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 108964.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 98606.382979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 92634.615385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114904.145825                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       132000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 123535.211268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118011.404873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 114916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 122712.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 117542.165788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 113809.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 120069.672131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 116329.908815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       117800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 120044.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 117995.145169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst       119800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 117387.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 113166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 119536.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118075.125631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 123597.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 121155.737705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 118864.062793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 122049.966667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120183.168317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 118409.616775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118047.746882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       132000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 123535.211268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118011.404873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 114916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 122712.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 117542.165788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 113809.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 120069.672131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 116329.908815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       117800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 120044.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 117995.145169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst       119800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 117387.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 113166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 119536.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118075.125631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 123597.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 121155.737705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 118864.062793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 122049.966667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120183.168317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 118409.616775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118047.746882                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1800                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        16668                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        16668    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         16668                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        13793                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        13793    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        13793                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     8096868.475992                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    19031004.660886                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07        50766     96.35%     96.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07         1377      2.61%     98.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          195      0.37%     99.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          174      0.33%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08           57      0.11%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08           41      0.08%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08           68      0.13%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        8098242.785577      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   4267008                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        52690                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    6698561.396849                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   16688648.877774                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        51325     97.41%     97.41% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          951      1.80%     99.21% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          145      0.28%     99.49% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          131      0.25%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           44      0.08%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           36      0.07%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           49      0.09%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            3      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          52690                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       6701407.651876      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                3531008                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           16668                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99689.260859                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98470.368770                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      19168.969604                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            5      0.03%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            3      0.02%      0.05% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        15026     90.15%     90.20% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          437      2.62%     92.82% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          228      1.37%     94.19% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          260      1.56%     95.75% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          254      1.52%     97.27% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          269      1.61%     98.88% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607           26      0.16%     99.04% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            1      0.01%     99.05% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          148      0.89%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            6      0.04%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            4      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            1      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             16668                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               16668                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           31611517.698584                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          35082995.096456                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               2      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             16666     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             81000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         390397000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 16668                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             13793                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         38211734.430508                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        43333838.461692                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           13792     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       398989000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               13793                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 30461                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             17297709.563048                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            19039079.318413                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 3      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               30455     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               50000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           260658000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   30461                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        52690                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.003416                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.058349                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            52510     99.66%     99.66% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              180      0.34%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        52690                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        52690                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           52690    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        52690                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             52690                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.316265                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.742806                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 50766     96.35%     96.35% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  1569      2.98%     99.33% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   181      0.34%     99.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                    93      0.18%     99.85% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    69      0.13%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   2      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   5      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               52690                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            52690                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.261663                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.651900                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  41501     78.76%     78.76% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   9824     18.64%     97.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    951      1.80%     99.21% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    145      0.28%     99.49% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     72      0.14%     99.63% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     59      0.11%     99.74% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     44      0.08%     99.82% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     36      0.07%     99.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     40      0.08%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      9      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     3      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              52690                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        16598                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        16598    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         16598                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        13866                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.981610                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.897643                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     2.165532                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        13865     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        13866                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     8060914.784589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    18630294.183761                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        50783     96.38%     96.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1343      2.55%     98.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          213      0.40%     99.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          189      0.36%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08           59      0.11%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08           36      0.07%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           52      0.10%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            4      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        8064232.886670      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   4249088                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        52690                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    6735000.948947                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   17162515.541363                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        51328     97.42%     97.42% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          933      1.77%     99.19% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          152      0.29%     99.47% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          126      0.24%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           43      0.08%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           29      0.06%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           65      0.12%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          52690                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       6736391.160054      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                3549441                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           16598                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99654.295698                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98439.616572                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      19186.770017                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            4      0.02%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            3      0.02%      0.04% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        14981     90.26%     90.30% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          423      2.55%     92.85% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          264      1.59%     94.44% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          219      1.32%     95.76% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          254      1.53%     97.29% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          254      1.53%     98.82% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607           29      0.17%     98.99% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            4      0.02%     99.02% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          157      0.95%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            4      0.02%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            1      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            1      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             16598                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               16598                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           31754185.805519                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          34998465.302792                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               2      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             16595     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             69000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         420660000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 16598                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             13866                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         37999815.015145                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        43843837.028632                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           13866    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       540644000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               13866                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 30464                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             17296002.987132                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            18868092.727146                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               30460     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               61000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           260548000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   30464                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        52690                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.003151                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.056041                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            52524     99.68%     99.68% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              166      0.32%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        52690                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        52690                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           52690    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        52690                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             52690                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.314879                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.727511                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                 50780     96.38%     96.38% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  1557      2.96%     99.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   191      0.36%     99.69% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                    95      0.18%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    51      0.10%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   8      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               52690                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            52690                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.263086                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.670411                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                51328     97.42%     97.42% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                 1085      2.06%     99.47% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                  126      0.24%     99.71% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                   72      0.14%     99.85% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                   65      0.12%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                  4      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                  3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              52690                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        16827                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        16827    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         16827                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        13586                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        13586    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        13586                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     8173634.465743                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    19206524.572070                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07        50811     96.43%     96.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1317      2.50%     98.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          186      0.35%     99.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          203      0.39%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08           56      0.11%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08           27      0.05%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           74      0.14%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            3      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        8175493.841667      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   4307712                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        52690                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    6598474.093756                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   16622557.637415                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        51321     97.40%     97.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          960      1.82%     99.22% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          137      0.26%     99.48% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          132      0.25%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           50      0.09%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           33      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           44      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            5      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          52690                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       6600835.522249      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                3478016                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           16827                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99660.991264                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98477.655888                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      18748.997667                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            7      0.04%      0.04% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.04% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            3      0.02%      0.06% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        15142     89.99%     90.05% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          410      2.44%     92.48% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          264      1.57%     94.05% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          293      1.74%     95.79% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          272      1.62%     97.41% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          265      1.57%     98.98% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607           29      0.17%     99.16% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            0      0.00%     99.16% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          137      0.81%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            2      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            2      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             16827                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples               16827                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           31312946.930528                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          34990660.932976                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             16827    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value            130000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         492916000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 16827                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             13586                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         38782953.334315                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        43463190.729995                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           13582     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           69000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       518180000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               13586                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 30413                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             17324999.309506                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            19002557.439540                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                3      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               30406     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               69000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           222264000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   30413                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        52690                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.003397                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.058187                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            52511     99.66%     99.66% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              179      0.34%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        52690                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        52690                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           52690    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        52690                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             52690                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.319283                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.749496                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                 50804     96.42%     96.42% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  1513      2.87%     99.29% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   197      0.37%     99.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                    87      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    73      0.14%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   3      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   2      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   3      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               52690                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            52690                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.257753                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.649319                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  41706     79.15%     79.15% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   9615     18.25%     97.40% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    960      1.82%     99.22% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    137      0.26%     99.48% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     74      0.14%     99.62% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     58      0.11%     99.73% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     50      0.09%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     33      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     38      0.07%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      6      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     3      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     5      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              52690                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        16861                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        16861    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         16861                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        13797                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        13797    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        13797                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     8188696.147277                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    18473427.005101                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07        50769     96.35%     96.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1375      2.61%     98.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          191      0.36%     99.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          189      0.36%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08           62      0.12%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08           42      0.08%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08           54      0.10%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        8192012.935422      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   4316416                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        52690                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    6701962.421712                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   17254921.181503                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        51356     97.47%     97.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          914      1.73%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          141      0.27%     99.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          128      0.24%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           45      0.09%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           21      0.04%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           72      0.14%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            4      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            3      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          52690                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       6703351.074670      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                3532032                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           16861                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99588.933041                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98392.143835                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      18960.515905                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            7      0.04%      0.04% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.04% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            2      0.01%      0.05% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        15240     90.39%     90.44% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          411      2.44%     92.88% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          238      1.41%     94.29% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          245      1.45%     95.74% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          274      1.63%     97.37% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          267      1.58%     98.95% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607           19      0.11%     99.06% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            3      0.02%     99.08% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          141      0.84%     99.92% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759           10      0.06%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            3      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             16861                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               16861                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           31258789.692189                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          34479712.735973                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             16860     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             97000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         430059000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 16861                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             13797                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         38189446.401392                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        43477185.350102                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           13795     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       418774000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               13797                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 30658                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             17186559.756018                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            18675809.247749                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               30653     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               34000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           239476000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   30658                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        52690                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.003530                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.059310                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            52504     99.65%     99.65% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              186      0.35%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        52690                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        52690                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           52690    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        52690                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             52690                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.319871                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.720908                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                 50773     96.36%     96.36% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  1562      2.96%     99.33% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   189      0.36%     99.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   106      0.20%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    52      0.10%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               52690                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            52690                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.261795                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.674020                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  41571     78.90%     78.90% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   9785     18.57%     97.47% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    914      1.73%     99.20% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    141      0.27%     99.47% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     77      0.15%     99.62% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     51      0.10%     99.71% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     45      0.09%     99.80% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     21      0.04%     99.84% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     61      0.12%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                     11      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     2      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     3      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              52690                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       662269                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       662269    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         662269                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        55042                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.995367                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.974211                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.086909                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        55041    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         55042                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      32520113.873600                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     53587399.409324                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        51914     98.53%     98.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          177      0.34%     98.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          179      0.34%     99.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          386      0.73%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08           11      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            7      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            6      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            52690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         32529982.449336      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   17140224                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         52690                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     26733998.861264                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    47128383.935648                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        51979     98.65%     98.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          256      0.49%     99.14% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          254      0.48%     99.62% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          170      0.32%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           13      0.02%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            1      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            7      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            1      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           52690                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        26741985.408850      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                14090497                       # Number of bytes written
system.Hmon.readLatencyHist::samples            66954                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108272.030050                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107128.995084                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       19092.906383                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           23      0.03%      0.03% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303           11      0.02%      0.05% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071        62550     93.42%     93.47% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2024      3.02%     96.50% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1636      2.44%     98.94% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375           91      0.14%     99.08% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          609      0.91%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911            8      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              66954                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               662269                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            795606.345005                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           904166.581737                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                    92      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000                34      0.01%      0.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000               45      0.01%      0.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              193      0.03%      0.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000               39      0.01%      0.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000               48      0.01%      0.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             4801      0.72%      0.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            70834     10.70%     11.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000               55      0.01%     11.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000               20      0.00%     11.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              438      0.07%     11.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000               17      0.00%     11.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             1025      0.15%     11.72% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              226      0.03%     11.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000               45      0.01%     11.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              149      0.02%     11.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000               30      0.00%     11.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               33      0.00%     11.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              338      0.05%     11.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              44      0.01%     11.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             583763     88.15%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           15228000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 662269                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              55042                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          9572788.379783                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         10536909.833797                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000           1363      2.48%      2.48% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             14      0.03%      2.50% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             40      0.07%      2.57% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             44      0.08%      2.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             16      0.03%      2.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             23      0.04%      2.73% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             27      0.05%      2.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             36      0.07%      2.84% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             15      0.03%      2.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000            163      0.30%      3.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             51      0.09%      3.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             61      0.11%      3.37% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000            531      0.96%      4.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             22      0.04%      4.37% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             23      0.04%      4.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             10      0.02%      4.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            11      0.02%      4.45% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            52592     95.55%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        152028000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                55042                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 717311                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              734556.444834                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             880847.242267                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   1      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     112      0.02%      0.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                  49      0.01%      0.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                 70      0.01%      0.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1690      0.24%      0.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                701      0.10%      0.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                325      0.05%      0.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               4917      0.69%      1.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              82137     11.45%     12.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                280      0.04%     12.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                808      0.11%     12.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                646      0.09%     12.79% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                144      0.02%     12.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               1206      0.17%     12.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                346      0.05%     13.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                128      0.02%     13.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                694      0.10%     13.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                150      0.02%     13.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                 92      0.01%     13.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                407      0.06%     13.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              2742      0.38%     13.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               619666     86.39%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             13277500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   717311                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        52690                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.014500                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.122365                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             51943     98.58%     98.58% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               731      1.39%     99.97% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                15      0.03%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 1      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         52690                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        52690                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            52690    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        52690                       # Outstanding write transactions
system.Hmon.readTransHist::samples              52690                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             12.568723                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             2.634741                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                   1814      3.44%      3.44% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                 45688     86.71%     90.15% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 5146      9.77%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                   22      0.04%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                   10      0.02%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    2      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                52690                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             52690                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.044297                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.840952                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 51392     97.54%     97.54% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   703      1.33%     98.87% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  183      0.35%     99.22% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 211      0.40%     99.62% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 168      0.32%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  11      0.02%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   4      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   1      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   7      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   1      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   1      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               52690                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    69815864                       # DTB read hits
system.cpu0.dtb.read_misses                       685                       # DTB read misses
system.cpu0.dtb.write_hits                    1806945                       # DTB write hits
system.cpu0.dtb.write_misses                      316                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                69816549                       # DTB read accesses
system.cpu0.dtb.write_accesses                1807261                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         71622809                       # DTB hits
system.cpu0.dtb.misses                           1001                       # DTB misses
system.cpu0.dtb.accesses                     71623810                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   279106745                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               279106745                       # ITB inst accesses
system.cpu0.itb.hits                        279106745                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    279106745                       # DTB accesses
system.cpu0.numCycles                      1053747081                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  277982949                       # Number of instructions committed
system.cpu0.committedOps                    278553138                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            209733837                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     237490                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     45595330                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   209733837                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          251251865                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         139789761                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1045232396                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          195012804                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     71633956                       # number of memory refs
system.cpu0.num_load_insts                   69817295                       # Number of load instructions
system.cpu0.num_store_insts                   1816661                       # Number of store instructions
system.cpu0.num_idle_cycles              126056.469188                       # Number of idle cycles
system.cpu0.num_busy_cycles              1053621024.530812                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999880                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000120                       # Percentage of idle cycles
system.cpu0.Branches                         57270988                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                206929753     74.28%     74.28% # Class of executed instruction
system.cpu0.op_class::IntMult                    1436      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                12      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     74.28% # Class of executed instruction
system.cpu0.op_class::MemRead                69817295     25.06%     99.35% # Class of executed instruction
system.cpu0.op_class::MemWrite                1816661      0.65%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 278565158                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      90                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             6898                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          279418915                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6898                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         40507.236155                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        558220388                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       558220388                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    279099847                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      279099847                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    279099847                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       279099847                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    279099847                       # number of overall hits
system.cpu0.icache.overall_hits::total      279099847                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         6898                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6898                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         6898                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6898                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         6898                       # number of overall misses
system.cpu0.icache.overall_misses::total         6898                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    135272807                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    135272807                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    135272807                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    135272807                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    135272807                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    135272807                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    279106745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    279106745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    279106745                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    279106745                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    279106745                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    279106745                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000025                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000025                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 19610.438823                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19610.438823                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 19610.438823                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19610.438823                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 19610.438823                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19610.438823                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         6898                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6898                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         6898                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6898                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         6898                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6898                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    121356193                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    121356193                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    121356193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    121356193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    121356193                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    121356193                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 17592.953465                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17592.953465                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 17592.953465                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17592.953465                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 17592.953465                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17592.953465                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1529                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             4384                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          227.130662                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           94506823                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         21557.213276                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   227.130662                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.887229                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.887229                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        146664182                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       146664182                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     66310258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66310258                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1543432                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1543432                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          356                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          356                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       143197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       143197                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         7597                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7597                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     67853690                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        67853690                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     67854046                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67854046                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      3263831                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3263831                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data       217955                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       217955                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          100                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          100                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data        97997                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        97997                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         2058                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2058                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      3481786                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3481786                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      3481886                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3481886                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 142968754869                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 142968754869                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   7086627138                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7086627138                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   1110621570                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1110621570                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data     71406498                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     71406498                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       231500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       231500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 150055382007                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 150055382007                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 150055382007                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 150055382007                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     69574089                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69574089                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1761387                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1761387                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          456                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          456                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       241194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       241194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         9655                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9655                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     71335476                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     71335476                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     71335932                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     71335932                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.046912                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046912                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.123741                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.123741                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.219298                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.219298                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.406299                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.406299                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.213154                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.213154                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.048809                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048809                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.048810                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.048810                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 43803.969896                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43803.969896                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 32514.175578                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32514.175578                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 11333.220099                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11333.220099                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 34697.034985                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 34697.034985                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 43097.244347                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43097.244347                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 43096.006592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43096.006592                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1221                       # number of writebacks
system.cpu0.dcache.writebacks::total             1221                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::system.cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           90                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           90                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      3263831                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3263831                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data       217954                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       217954                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data        97907                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        97907                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         2052                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2052                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      3481785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3481785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      3481885                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3481885                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 134369227125                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 134369227125                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   6591245362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6591245362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2501006                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2501006                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    877870924                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    877870924                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data     67316502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     67316502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       215500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       215500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 140960472487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 140960472487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 140962973493                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 140962973493                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      5007029                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      5007029                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      2239500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      2239500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      7246529                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      7246529                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.046912                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.046912                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.123740                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123740                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.219298                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.219298                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.405926                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.405926                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.212532                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.212532                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.048809                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.048809                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.048810                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.048810                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 41169.174239                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41169.174239                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 30241.451692                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30241.451692                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 25010.060000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 25010.060000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  8966.375479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8966.375479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 32805.312865                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 32805.312865                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 40485.116826                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40485.116826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 40484.672381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40484.672381                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry           1353582                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    69858900                       # DTB read hits
system.cpu1.dtb.read_misses                       974                       # DTB read misses
system.cpu1.dtb.write_hits                    1952807                       # DTB write hits
system.cpu1.dtb.write_misses                      382                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    19                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                69859874                       # DTB read accesses
system.cpu1.dtb.write_accesses                1953189                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         71811707                       # DTB hits
system.cpu1.dtb.misses                           1356                       # DTB misses
system.cpu1.dtb.accesses                     71813063                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   279363941                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               279363941                       # ITB inst accesses
system.cpu1.itb.hits                        279363941                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    279363941                       # DTB accesses
system.cpu1.numCycles                      1053727450                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  278161094                       # Number of instructions committed
system.cpu1.committedOps                    278824814                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            210040664                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     257837                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     45578760                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   210040664                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          251991582                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         139990599                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          1046179118                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          195045449                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     71827743                       # number of memory refs
system.cpu1.num_load_insts                   69860159                       # Number of load instructions
system.cpu1.num_store_insts                   1967584                       # Number of store instructions
system.cpu1.num_idle_cycles              160797.417406                       # Number of idle cycles
system.cpu1.num_busy_cycles              1053566652.582594                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999847                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000153                       # Percentage of idle cycles
system.cpu1.Branches                         57263048                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                207012601     74.24%     74.24% # Class of executed instruction
system.cpu1.op_class::IntMult                    1377      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 8      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     74.24% # Class of executed instruction
system.cpu1.op_class::MemRead                69860159     25.05%     99.29% # Class of executed instruction
system.cpu1.op_class::MemWrite                1967584      0.71%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 278841729                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     133                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             8010                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          279677506                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8010                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34916.043196                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        558735892                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       558735892                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    279355931                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      279355931                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    279355931                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       279355931                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    279355931                       # number of overall hits
system.cpu1.icache.overall_hits::total      279355931                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         8010                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8010                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         8010                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8010                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         8010                       # number of overall misses
system.cpu1.icache.overall_misses::total         8010                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    149220225                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    149220225                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    149220225                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    149220225                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    149220225                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    149220225                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    279363941                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    279363941                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    279363941                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    279363941                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    279363941                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    279363941                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 18629.241573                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18629.241573                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 18629.241573                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18629.241573                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 18629.241573                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18629.241573                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         8010                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8010                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         8010                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8010                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         8010                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8010                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    133043775                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    133043775                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    133043775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    133043775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    133043775                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    133043775                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 16609.709738                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16609.709738                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 16609.709738                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16609.709738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 16609.709738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16609.709738                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1500                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             5783                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          217.977598                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          103572904                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5783                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         17909.891752                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   217.977598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.851475                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.851475                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        147070498                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       147070498                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     66306847                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       66306847                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1671591                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1671591                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          373                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          373                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       148287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       148287                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        12335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12335                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     67978438                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        67978438                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     67978811                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67978811                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      3305097                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3305097                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       229875                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       229875                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          110                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          110                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data        98067                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        98067                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         3424                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3424                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      3534972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3534972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      3535082                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3535082                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 141291855833                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 141291855833                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   8931369295                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8931369295                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   1111244411                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1111244411                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    117671000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    117671000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       471500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       471500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 150223225128                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 150223225128                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 150223225128                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 150223225128                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     69611944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     69611944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1901466                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1901466                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          483                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          483                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       246354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       246354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        15759                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15759                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     71513410                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     71513410                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     71513893                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     71513893                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.047479                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047479                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.120894                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.120894                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.227743                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.227743                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.398074                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.398074                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.217273                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.217273                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.049431                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.049431                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.049432                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.049432                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 42749.685057                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42749.685057                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 38853.156259                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38853.156259                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 11331.481650                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11331.481650                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 34366.530374                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 34366.530374                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 42496.298451                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42496.298451                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 42494.976107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42494.976107                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1832                       # number of writebacks
system.cpu1.dcache.writebacks::total             1832                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::system.cpu1.data            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::system.cpu1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::system.cpu1.data            1                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      3305096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3305096                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       229875                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       229875                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          110                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          110                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data        97965                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        97965                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         3418                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3418                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      3534971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3534971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      3535081                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3535081                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 132469621156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 132469621156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   8415286705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8415286705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2758005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2758005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    879036087                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    879036087                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    110867000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    110867000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       439500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       439500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 140884907861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 140884907861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 140887665866                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 140887665866                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      4892013                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4892013                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      2545001                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2545001                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      7437014                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7437014                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.047479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.120894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.120894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.227743                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.227743                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.397659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.397659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.216892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.216892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.049431                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049431                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.049432                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049432                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 40080.415563                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40080.415563                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 36608.098771                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36608.098771                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 25072.772727                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 25072.772727                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  8972.960619                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8972.960619                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 32436.220012                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 32436.220012                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 39854.614892                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39854.614892                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 39854.154931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39854.154931                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry           1615774                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    63211822                       # DTB read hits
system.cpu2.dtb.read_misses                      2519                       # DTB read misses
system.cpu2.dtb.write_hits                   15027081                       # DTB write hits
system.cpu2.dtb.write_misses                     2035                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      51                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                63214341                       # DTB read accesses
system.cpu2.dtb.write_accesses               15029116                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         78238903                       # DTB hits
system.cpu2.dtb.misses                           4554                       # DTB misses
system.cpu2.dtb.accesses                     78243457                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   257013199                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               257013199                       # ITB inst accesses
system.cpu2.itb.hits                        257013199                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    257013199                       # DTB accesses
system.cpu2.numCycles                      1053737615                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  249086018                       # Number of instructions committed
system.cpu2.committedOps                    258526043                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            204110891                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                    2259274                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     36726322                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   204110891                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          280788276                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         135778427                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           966108898                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          164729511                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     78834234                       # number of memory refs
system.cpu2.num_load_insts                   63215292                       # Number of load instructions
system.cpu2.num_store_insts                  15618942                       # Number of store instructions
system.cpu2.num_idle_cycles              110913.416966                       # Number of idle cycles
system.cpu2.num_busy_cycles              1053626701.583034                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999895                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000105                       # Percentage of idle cycles
system.cpu2.Branches                         47442338                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                180292639     69.58%     69.58% # Class of executed instruction
system.cpu2.op_class::IntMult                    1435      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 8      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.58% # Class of executed instruction
system.cpu2.op_class::MemRead                63215292     24.40%     93.97% # Class of executed instruction
system.cpu2.op_class::MemWrite               15618942      6.03%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 259128318                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     111                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           127005                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          257116049                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           127005                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2024.456116                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        514153403                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       514153403                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    256886194                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      256886194                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    256886194                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       256886194                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    256886194                       # number of overall hits
system.cpu2.icache.overall_hits::total      256886194                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst       127005                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       127005                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst       127005                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        127005                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst       127005                       # number of overall misses
system.cpu2.icache.overall_misses::total       127005                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst   1765824205                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1765824205                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst   1765824205                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1765824205                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst   1765824205                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1765824205                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    257013199                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    257013199                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    257013199                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    257013199                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    257013199                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    257013199                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000494                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000494                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000494                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000494                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000494                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000494                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 13903.580213                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13903.580213                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 13903.580213                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13903.580213                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 13903.580213                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13903.580213                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst       127005                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       127005                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst       127005                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       127005                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst       127005                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       127005                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst   1511633795                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1511633795                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst   1511633795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1511633795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst   1511633795                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1511633795                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000494                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000494                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000494                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000494                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 11902.159718                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11902.159718                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 11902.159718                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11902.159718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 11902.159718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11902.159718                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              2563                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            46466                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          189.589166                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           34132436                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            46466                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           734.567985                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   189.589166                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.740583                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.740583                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        159303454                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       159303454                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     59946334                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       59946334                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     12960348                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      12960348                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         6559                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         6559                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       712626                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       712626                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       520973                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       520973                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     72906682                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        72906682                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     72913241                       # number of overall hits
system.cpu2.dcache.overall_hits::total       72913241                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      2459602                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2459602                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data      1402327                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1402327                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          509                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          509                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data        86075                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        86075                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       137524                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       137524                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      3861929                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3861929                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      3862438                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3862438                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  94487358000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  94487358000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data  65191020009                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  65191020009                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    871498442                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    871498442                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   4973731997                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   4973731997                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       285500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       285500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 159678378009                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 159678378009                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 159678378009                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 159678378009                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     62405936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     62405936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     14362675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14362675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         7068                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         7068                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       798701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       798701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       658497                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       658497                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     76768611                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     76768611                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     76775679                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     76775679                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.039413                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.039413                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.097637                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.097637                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.072015                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.072015                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.107769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.107769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.208845                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.208845                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.050306                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050306                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.050308                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.050308                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 38415.710347                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38415.710347                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 46487.745019                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 46487.745019                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 10124.872983                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10124.872983                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 36166.283681                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 36166.283681                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 41346.792758                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41346.792758                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 41341.343993                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41341.343993                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        30728                       # number of writebacks
system.cpu2.dcache.writebacks::total            30728                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          497                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          497                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      2459602                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2459602                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data      1402327                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1402327                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          509                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          509                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data        85578                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        85578                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       137517                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       137517                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      3861929                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3861929                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      3862438                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3862438                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  88278610938                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  88278610938                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data  62324131991                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  62324131991                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data     11190502                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     11190502                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    669792556                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    669792556                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   4698715003                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   4698715003                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       265500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       265500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 150602742929                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 150602742929                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 150613933431                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 150613933431                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      4278522                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      4278522                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1826502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1826502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      6105024                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      6105024                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.039413                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039413                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.097637                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.097637                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.072015                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.072015                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.107146                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.107146                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.208835                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.208835                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.050306                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050306                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.050308                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050308                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 35891.421026                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35891.421026                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 44443.365913                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44443.365913                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 21985.269155                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 21985.269155                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  7826.690925                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7826.690925                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 34168.248311                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 34168.248311                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 38996.766364                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38996.766364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 38994.524554                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38994.524554                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            905668                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    69060325                       # DTB read hits
system.cpu3.dtb.read_misses                       903                       # DTB read misses
system.cpu3.dtb.write_hits                    1908991                       # DTB write hits
system.cpu3.dtb.write_misses                      376                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                69061228                       # DTB read accesses
system.cpu3.dtb.write_accesses                1909367                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         70969316                       # DTB hits
system.cpu3.dtb.misses                           1279                       # DTB misses
system.cpu3.dtb.accesses                     70970595                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   275920113                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               275920113                       # ITB inst accesses
system.cpu3.itb.hits                        275920113                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    275920113                       # DTB accesses
system.cpu3.numCycles                      1053755843                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  274747361                       # Number of instructions committed
system.cpu3.committedOps                    275396289                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            207436451                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     259816                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     45030400                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   207436451                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads          248932868                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         138258389                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          1033512732                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          192558741                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     70990595                       # number of memory refs
system.cpu3.num_load_insts                   69061600                       # Number of load instructions
system.cpu3.num_store_insts                   1928995                       # Number of store instructions
system.cpu3.num_idle_cycles              162360.776779                       # Number of idle cycles
system.cpu3.num_busy_cycles              1053593482.223221                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999846                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000154                       # Percentage of idle cycles
system.cpu3.Branches                         56578893                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                204426393     74.22%     74.22% # Class of executed instruction
system.cpu3.op_class::IntMult                    1378      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     74.22% # Class of executed instruction
system.cpu3.op_class::MemRead                69061600     25.08%     99.30% # Class of executed instruction
system.cpu3.op_class::MemWrite                1928995      0.70%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 275418374                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     230                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             7218                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          276182368                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             7218                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         38263.004710                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        551847444                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       551847444                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    275912895                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      275912895                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    275912895                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       275912895                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    275912895                       # number of overall hits
system.cpu3.icache.overall_hits::total      275912895                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         7218                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7218                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         7218                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7218                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         7218                       # number of overall misses
system.cpu3.icache.overall_misses::total         7218                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    137118700                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    137118700                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    137118700                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    137118700                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    137118700                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    137118700                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    275920113                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    275920113                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    275920113                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    275920113                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    275920113                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    275920113                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000026                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000026                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 18996.771959                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18996.771959                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 18996.771959                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18996.771959                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 18996.771959                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18996.771959                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         7218                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         7218                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         7218                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         7218                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         7218                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         7218                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    122503300                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    122503300                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    122503300                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    122503300                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    122503300                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    122503300                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 16971.917429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16971.917429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 16971.917429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16971.917429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 16971.917429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16971.917429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1428                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             5215                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          217.324025                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           52449533                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5215                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         10057.436817                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   217.324025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.848922                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.848922                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        145346879                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       145346879                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     65432986                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       65432986                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1579262                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1579262                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          297                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          297                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       153769                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       153769                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        17212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17212                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     67012248                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        67012248                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     67012545                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67012545                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      3375385                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3375385                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data       273166                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       273166                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           91                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           91                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data        97680                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        97680                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         3879                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3879                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      3648551                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3648551                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      3648642                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3648642                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 145846489211                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 145846489211                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data  11617045092                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11617045092                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   1083342972                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1083342972                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    135429000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    135429000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       565000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       565000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 157463534303                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 157463534303                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 157463534303                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 157463534303                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     68808371                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     68808371                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1852428                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1852428                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          388                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          388                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       251449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       251449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        21091                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        21091                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     70660799                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     70660799                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     70661187                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     70661187                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.049055                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.049055                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.147464                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.147464                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.234536                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.234536                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.388468                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.388468                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.183917                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.183917                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.051635                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.051635                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.051636                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.051636                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 43208.845572                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43208.845572                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 42527.419562                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42527.419562                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 11090.734767                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11090.734767                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 34913.379737                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 34913.379737                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 43157.827396                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43157.827396                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 43156.751006                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43156.751006                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1658                       # number of writebacks
system.cpu3.dcache.writebacks::total             1658                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           85                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           85                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      3375385                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3375385                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data       273166                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       273166                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           91                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           91                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data        97595                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        97595                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         3872                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3872                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      3648551                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3648551                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      3648642                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3648642                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 136678554775                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 136678554775                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data  11069757904                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  11069757904                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      2503010                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2503010                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    859815018                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    859815018                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    127725000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    127725000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       525000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       525000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 147748312679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 147748312679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 147750815689                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 147750815689                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      4805517                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      4805517                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      2416503                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      2416503                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      7222020                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      7222020                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.049055                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.049055                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.147464                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.147464                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.234536                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.234536                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.388130                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.388130                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.183585                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.183585                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.051635                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.051635                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.051636                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.051636                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 40492.730392                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40492.730392                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 40523.922831                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40523.922831                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 27505.604396                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 27505.604396                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  8810.031436                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8810.031436                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 32986.828512                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 32986.828512                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 40495.065761                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40495.065761                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 40494.741794                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40494.741794                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry           1825007                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    69818834                       # DTB read hits
system.cpu4.dtb.read_misses                       696                       # DTB read misses
system.cpu4.dtb.write_hits                    1908766                       # DTB write hits
system.cpu4.dtb.write_misses                      298                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                69819530                       # DTB read accesses
system.cpu4.dtb.write_accesses                1909064                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         71727600                       # DTB hits
system.cpu4.dtb.misses                            994                       # DTB misses
system.cpu4.dtb.accesses                     71728594                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   279060891                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               279060891                       # ITB inst accesses
system.cpu4.itb.hits                        279060891                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                    279060891                       # DTB accesses
system.cpu4.numCycles                      1053764261                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  277896045                       # Number of instructions committed
system.cpu4.committedOps                    278541167                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            209799710                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     256777                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     45552260                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   209799710                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads          251625984                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         139835426                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads          1045220192                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          194847209                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     71745531                       # number of memory refs
system.cpu4.num_load_insts                   69820220                       # Number of load instructions
system.cpu4.num_store_insts                   1925311                       # Number of store instructions
system.cpu4.num_idle_cycles              138618.101261                       # Number of idle cycles
system.cpu4.num_busy_cycles              1053625642.898739                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999868                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000132                       # Percentage of idle cycles
system.cpu4.Branches                         57228864                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                206813044     74.24%     74.24% # Class of executed instruction
system.cpu4.op_class::IntMult                    1409      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                12      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     74.24% # Class of executed instruction
system.cpu4.op_class::MemRead                69820220     25.06%     99.31% # Class of executed instruction
system.cpu4.op_class::MemWrite                1925311      0.69%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 278559996                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     213                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             7403                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          279313852                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             7403                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         37729.819262                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        558129185                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       558129185                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    279053488                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      279053488                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    279053488                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       279053488                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    279053488                       # number of overall hits
system.cpu4.icache.overall_hits::total      279053488                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         7403                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         7403                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         7403                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          7403                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         7403                       # number of overall misses
system.cpu4.icache.overall_misses::total         7403                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    136849777                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    136849777                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    136849777                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    136849777                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    136849777                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    136849777                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    279060891                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    279060891                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    279060891                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    279060891                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    279060891                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    279060891                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000027                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000027                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 18485.718898                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18485.718898                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 18485.718898                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18485.718898                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 18485.718898                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18485.718898                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         7403                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         7403                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         7403                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         7403                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         7403                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         7403                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    121902223                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    121902223                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    121902223                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    121902223                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    121902223                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    121902223                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 16466.597731                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 16466.597731                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 16466.597731                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 16466.597731                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 16466.597731                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 16466.597731                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1434                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements             4010                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          217.862570                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           28205155                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4010                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          7033.704489                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   217.862570                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.851026                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.851026                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        146856199                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       146856199                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     66333813                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       66333813                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1628872                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1628872                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          452                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          452                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       148495                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       148495                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data        13771                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        13771                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     67962685                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        67962685                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     67963137                       # number of overall hits
system.cpu4.dcache.overall_hits::total       67963137                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      3237485                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      3237485                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data       226966                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       226966                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          152                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          152                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data        98321                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        98321                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         3515                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         3515                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      3464451                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       3464451                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      3464603                       # number of overall misses
system.cpu4.dcache.overall_misses::total      3464603                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data 142364838328                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 142364838328                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   7486320362                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   7486320362                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   1134670140                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   1134670140                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    123100500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    123100500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data       136000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       136000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data 149851158690                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 149851158690                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data 149851158690                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 149851158690                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     69571298                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     69571298                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1855838                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1855838                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          604                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          604                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       246816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       246816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        17286                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17286                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     71427136                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     71427136                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     71427740                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     71427740                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.046535                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.046535                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.122298                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.122298                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.251656                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.251656                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.398357                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.398357                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.203344                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.203344                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.048503                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.048503                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.048505                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.048505                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 43973.898977                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 43973.898977                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 32984.325238                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 32984.325238                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 11540.465821                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 11540.465821                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 35021.479374                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 35021.479374                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 43253.940867                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 43253.940867                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 43252.043218                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 43252.043218                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1102                       # number of writebacks
system.cpu4.dcache.writebacks::total             1102                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          112                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            7                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      3237478                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      3237478                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data       226966                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       226966                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          133                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          133                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data        98209                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        98209                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         3515                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         3515                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      3464444                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      3464444                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      3464577                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      3464577                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data 133956763158                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 133956763158                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   6973045636                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   6973045636                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      4452505                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      4452505                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    904951855                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    904951855                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    116084500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    116084500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data 140929808794                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 140929808794                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data 140934261299                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 140934261299                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      4870529                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      4870529                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      2739006                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      2739006                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      7609535                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      7609535                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.046535                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.046535                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.122298                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.122298                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.220199                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.220199                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.397904                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.397904                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.203344                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.203344                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.048503                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.048503                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.048505                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.048505                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 41376.887552                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 41376.887552                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 30722.864376                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 30722.864376                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 33477.481203                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 33477.481203                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  9214.551161                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9214.551161                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 33025.462304                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 33025.462304                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 40678.910900                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 40678.910900                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 40678.634448                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 40678.634448                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry           1236904                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    70194523                       # DTB read hits
system.cpu5.dtb.read_misses                       217                       # DTB read misses
system.cpu5.dtb.write_hits                    1491967                       # DTB write hits
system.cpu5.dtb.write_misses                       41                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                70194740                       # DTB read accesses
system.cpu5.dtb.write_accesses                1492008                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         71686490                       # DTB hits
system.cpu5.dtb.misses                            258                       # DTB misses
system.cpu5.dtb.accesses                     71686748                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   279598193                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               279598193                       # ITB inst accesses
system.cpu5.itb.hits                        279598193                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                    279598193                       # DTB accesses
system.cpu5.numCycles                      1053726168                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  279031026                       # Number of instructions committed
system.cpu5.committedOps                    279481484                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            210509452                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     212000                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     45857529                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   210509452                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads          250395007                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         140401019                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          1049048716                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          196042025                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     71690732                       # number of memory refs
system.cpu5.num_load_insts                   70195727                       # Number of load instructions
system.cpu5.num_store_insts                   1495005                       # Number of store instructions
system.cpu5.num_idle_cycles              88025.987020                       # Number of idle cycles
system.cpu5.num_busy_cycles              1053638142.012980                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999916                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000084                       # Percentage of idle cycles
system.cpu5.Branches                         57552219                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                207794362     74.35%     74.35% # Class of executed instruction
system.cpu5.op_class::IntMult                    1365      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     74.35% # Class of executed instruction
system.cpu5.op_class::MemRead                70195727     25.12%     99.47% # Class of executed instruction
system.cpu5.op_class::MemWrite                1495005      0.53%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 279486461                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      50                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             3563                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          279787844                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3563                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         78525.917485                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        559199949                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       559199949                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    279594630                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      279594630                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    279594630                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       279594630                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    279594630                       # number of overall hits
system.cpu5.icache.overall_hits::total      279594630                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         3563                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3563                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         3563                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3563                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         3563                       # number of overall misses
system.cpu5.icache.overall_misses::total         3563                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    101476751                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    101476751                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    101476751                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    101476751                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    101476751                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    101476751                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    279598193                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    279598193                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    279598193                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    279598193                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    279598193                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    279598193                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000013                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000013                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 28480.704743                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 28480.704743                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 28480.704743                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 28480.704743                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 28480.704743                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 28480.704743                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         3563                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3563                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         3563                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3563                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         3563                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3563                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     94197249                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     94197249                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     94197249                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     94197249                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     94197249                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     94197249                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 26437.622509                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 26437.622509                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 26437.622509                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 26437.622509                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 26437.622509                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 26437.622509                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              1213                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements             2773                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          241.811419                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           26739373                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2773                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          9642.759827                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   241.811419                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.944576                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.944576                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        146828117                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       146828117                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     66740783                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       66740783                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1294217                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1294217                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          232                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          232                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         3764                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         3764                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         2138                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2138                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     68035000                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        68035000                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     68035232                       # number of overall hits
system.cpu5.dcache.overall_hits::total       68035232                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      3348868                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      3348868                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data       192667                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       192667                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           78                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           78                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       100679                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       100679                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          439                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          439                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      3541535                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       3541535                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      3541613                       # number of overall misses
system.cpu5.dcache.overall_misses::total      3541613                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data 144114236233                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 144114236233                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   6713388349                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   6713388349                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   2133974876                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   2133974876                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data     17029000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     17029000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       115000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       115000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data 150827624582                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 150827624582                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data 150827624582                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 150827624582                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     70089651                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     70089651                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1486884                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1486884                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          310                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          310                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       104443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       104443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         2577                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2577                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     71576535                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     71576535                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     71576845                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     71576845                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.047780                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.047780                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.129578                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.129578                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.251613                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.251613                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.963961                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.963961                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.170353                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.170353                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.049479                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.049479                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.049480                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.049480                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 43033.716537                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 43033.716537                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 34844.515921                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 34844.515921                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 21195.829081                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 21195.829081                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 38790.432802                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 38790.432802                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 42588.206691                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 42588.206691                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 42587.268734                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 42587.268734                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          492                       # number of writebacks
system.cpu5.dcache.writebacks::total              492                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           74                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      3348868                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      3348868                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data       192667                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       192667                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           78                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           78                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       100605                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       100605                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          436                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          436                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      3541535                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      3541535                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      3541613                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      3541613                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data 135393104767                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 135393104767                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   6326914651                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   6326914651                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1793507                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1793507                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   1928932117                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   1928932117                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data     16163000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     16163000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data 141720019418                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 141720019418                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data 141721812925                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 141721812925                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      4870027                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      4870027                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      2612001                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      2612001                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      7482028                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      7482028                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.047780                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.047780                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.129578                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.129578                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.251613                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.251613                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.963253                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.963253                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.169189                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.169189                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.049479                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.049479                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.049480                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.049480                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 40429.513724                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 40429.513724                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 32838.600544                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 32838.600544                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 22993.679487                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 22993.679487                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 19173.322568                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19173.322568                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 37071.100917                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 37071.100917                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 40016.551980                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 40016.551980                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 40016.177071                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 40016.177071                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry           1270290                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    75644181                       # DTB read hits
system.cpu6.dtb.read_misses                      3521                       # DTB read misses
system.cpu6.dtb.write_hits                   15115728                       # DTB write hits
system.cpu6.dtb.write_misses                     1066                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                75647702                       # DTB read accesses
system.cpu6.dtb.write_accesses               15116794                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         90759909                       # DTB hits
system.cpu6.dtb.misses                           4587                       # DTB misses
system.cpu6.dtb.accesses                     90764496                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   296242998                       # ITB inst hits
system.cpu6.itb.inst_misses                         8                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               296243006                       # ITB inst accesses
system.cpu6.itb.hits                        296242998                       # DTB hits
system.cpu6.itb.misses                              8                       # DTB misses
system.cpu6.itb.accesses                    296243006                       # DTB accesses
system.cpu6.numCycles                      1053771250                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  286638748                       # Number of instructions committed
system.cpu6.committedOps                    296062487                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            232030808                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                    2316186                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     43569324                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   232030808                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads          318872923                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         153708272                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          1115132359                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          185215162                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     91634829                       # number of memory refs
system.cpu6.num_load_insts                   75645698                       # Number of load instructions
system.cpu6.num_store_insts                  15989131                       # Number of store instructions
system.cpu6.num_idle_cycles              121070.673855                       # Number of idle cycles
system.cpu6.num_busy_cycles              1053650179.326145                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.999885                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.000115                       # Percentage of idle cycles
system.cpu6.Branches                         55832683                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                205301951     69.14%     69.14% # Class of executed instruction
system.cpu6.op_class::IntMult                    1433      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                20      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     69.14% # Class of executed instruction
system.cpu6.op_class::MemRead                75645698     25.48%     94.62% # Class of executed instruction
system.cpu6.op_class::MemWrite               15989131      5.38%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 296938233                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     206                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           142653                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          296243402                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           142653                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          2076.671377                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        592628649                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       592628649                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst    296100345                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      296100345                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst    296100345                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       296100345                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst    296100345                       # number of overall hits
system.cpu6.icache.overall_hits::total      296100345                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst       142653                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       142653                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst       142653                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        142653                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst       142653                       # number of overall misses
system.cpu6.icache.overall_misses::total       142653                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst   1903063770                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   1903063770                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst   1903063770                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   1903063770                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst   1903063770                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   1903063770                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst    296242998                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    296242998                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst    296242998                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    296242998                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst    296242998                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    296242998                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000482                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000482                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000482                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000482                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000482                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000482                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 13340.509979                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 13340.509979                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 13340.509979                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 13340.509979                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 13340.509979                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 13340.509979                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst       142653                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       142653                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst       142653                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       142653                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst       142653                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       142653                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst   1617589230                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   1617589230                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst   1617589230                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   1617589230                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst   1617589230                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   1617589230                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000482                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000482                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000482                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000482                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 11339.328510                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 11339.328510                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 11339.328510                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 11339.328510                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 11339.328510                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 11339.328510                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry              1341                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements           102710                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          190.968008                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           37757111                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           102710                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           367.608909                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   190.968008                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.745969                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.745969                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        183038324                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       183038324                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     73461914                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       73461914                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data     12313851                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      12313851                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          325                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          325                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data       980666                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       980666                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data       757952                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       757952                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     85775765                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        85775765                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     85776090                       # number of overall hits
system.cpu6.dcache.overall_hits::total       85776090                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data      1106432                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      1106432                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data      1831351                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1831351                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          100                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          100                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data        94626                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        94626                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data       208015                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       208015                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data      2937783                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       2937783                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data      2937883                       # number of overall misses
system.cpu6.dcache.overall_misses::total      2937883                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  37403971774                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  37403971774                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data  80032101320                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  80032101320                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data    579483278                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    579483278                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data   5854489500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   5854489500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data      9433000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      9433000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data 117436073094                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 117436073094                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data 117436073094                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 117436073094                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     74568346                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     74568346                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data     14145202                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     14145202                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          425                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          425                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data      1075292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      1075292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data       965967                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       965967                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     88713548                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     88713548                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     88713973                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     88713973                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.014838                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014838                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.129468                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.129468                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.235294                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.235294                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.088000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.088000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.215344                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.215344                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.033115                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.033115                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.033116                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.033116                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 33805.938163                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 33805.938163                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 43701.126283                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 43701.126283                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data  6123.932936                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  6123.932936                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 28144.554479                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 28144.554479                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 39974.386500                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 39974.386500                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 39973.025847                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 39973.025847                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        77438                       # number of writebacks
system.cpu6.dcache.writebacks::total            77438                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           94                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data      1106432                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      1106432                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data      1831351                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total      1831351                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          100                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data        94532                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        94532                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data       207997                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total       207997                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data      2937783                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      2937783                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data      2937883                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      2937883                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data  34916460158                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  34916460158                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data  76356143666                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  76356143666                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      2616002                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      2616002                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data    387297720                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    387297720                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data   5442203500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   5442203500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data      5725000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      5725000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data 111272603824                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 111272603824                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data 111275219826                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 111275219826                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data      4172999                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      4172999                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      1960003                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      1960003                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      6133002                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      6133002                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.014838                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.014838                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.129468                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.129468                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.235294                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.235294                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.087913                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.087913                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.215325                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.215325                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.033115                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.033115                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.033116                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.033116                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 31557.709970                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 31557.709970                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 41693.888100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 41693.888100                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 26160.020000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 26160.020000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data  4097.001227                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4097.001227                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 26164.817281                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 26164.817281                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 37876.386317                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 37876.386317                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 37875.987514                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 37875.987514                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry            102750                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    84084132                       # DTB read hits
system.cpu7.dtb.read_misses                      3239                       # DTB read misses
system.cpu7.dtb.write_hits                    7464984                       # DTB write hits
system.cpu7.dtb.write_misses                     1198                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                84087371                       # DTB read accesses
system.cpu7.dtb.write_accesses                7466182                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         91549116                       # DTB hits
system.cpu7.dtb.misses                           4437                       # DTB misses
system.cpu7.dtb.accesses                     91553553                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                   333490855                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                 53                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses               333490858                       # ITB inst accesses
system.cpu7.itb.hits                        333490855                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                    333490858                       # DTB accesses
system.cpu7.numCycles                      1053810888                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  329421342                       # Number of instructions committed
system.cpu7.committedOps                    334004090                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            255240295                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu7.num_func_calls                    1239507                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     52652495                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   255240295                       # number of integer instructions
system.cpu7.num_fp_insts                          145                       # number of float instructions
system.cpu7.num_int_register_reads          321747317                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         169988614                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          1255056301                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          225256605                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     91945320                       # number of memory refs
system.cpu7.num_load_insts                   84085832                       # Number of load instructions
system.cpu7.num_store_insts                   7859488                       # Number of store instructions
system.cpu7.num_idle_cycles              10462.026516                       # Number of idle cycles
system.cpu7.num_busy_cycles              1053800425.973484                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.999990                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.000010                       # Percentage of idle cycles
system.cpu7.Branches                         66682067                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                242454546     72.50%     72.50% # Class of executed instruction
system.cpu7.op_class::IntMult                    1353      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                11      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     72.50% # Class of executed instruction
system.cpu7.op_class::MemRead                84085832     25.15%     97.65% # Class of executed instruction
system.cpu7.op_class::MemWrite                7859488      2.35%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 334401232                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            59751                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          333517418                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            59751                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          5581.788054                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        667041461                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       667041461                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst    333431104                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      333431104                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst    333431104                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       333431104                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst    333431104                       # number of overall hits
system.cpu7.icache.overall_hits::total      333431104                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst        59751                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        59751                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst        59751                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         59751                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst        59751                       # number of overall misses
system.cpu7.icache.overall_misses::total        59751                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    823223764                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    823223764                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    823223764                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    823223764                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    823223764                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    823223764                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst    333490855                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    333490855                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst    333490855                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    333490855                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst    333490855                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    333490855                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000179                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000179                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 13777.572995                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 13777.572995                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 13777.572995                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 13777.572995                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 13777.572995                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 13777.572995                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst        59751                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        59751                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst        59751                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        59751                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst        59751                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        59751                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    703544236                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    703544236                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    703544236                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    703544236                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    703544236                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    703544236                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000179                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000179                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000179                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000179                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000179                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 11774.601864                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 11774.601864                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 11774.601864                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 11774.601864                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 11774.601864                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 11774.601864                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry              1405                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            44462                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          179.269989                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           70904813                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            44462                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          1594.728375                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   179.269989                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.700273                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.700273                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          233                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        184394612                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       184394612                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     82257617                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       82257617                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      6165908                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6165908                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          602                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          602                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data       579614                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       579614                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data       350858                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       350858                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     88423525                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        88423525                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     88424127                       # number of overall hits
system.cpu7.dcache.overall_hits::total       88424127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data      1172865                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      1172865                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data       806648                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       806648                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          179                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          179                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data        73137                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        73137                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data       102999                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       102999                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data      1979513                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       1979513                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data      1979692                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1979692                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  49828148955                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  49828148955                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data  34937014689                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  34937014689                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data    415311626                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    415311626                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data   2696266997                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   2696266997                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data    117792000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    117792000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  84765163644                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  84765163644                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  84765163644                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  84765163644                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     83430482                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     83430482                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      6972556                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6972556                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          781                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          781                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data       652751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       652751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data       453857                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       453857                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     90403038                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     90403038                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     90403819                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     90403819                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.014058                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014058                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.115689                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.115689                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.229193                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.229193                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.112044                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.112044                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.226942                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.226942                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.021897                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021897                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.021898                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.021898                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 42484.129849                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 42484.129849                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 43311.351034                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 43311.351034                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data  5678.543364                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  5678.543364                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 26177.603637                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 26177.603637                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 42821.220999                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 42821.220999                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 42817.349186                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 42817.349186                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        29809                       # number of writebacks
system.cpu7.dcache.writebacks::total            29809                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          178                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data      1172865                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      1172865                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data       806648                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       806648                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          179                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          179                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data        72959                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        72959                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data       102979                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total       102979                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data      1979513                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      1979513                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data      1979692                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      1979692                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data  47246853967                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  47246853967                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data  33313941243                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  33313941243                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      4347002                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      4347002                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data    264939372                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    264939372                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data   2537386003                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   2537386003                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data     70712000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     70712000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  80560795210                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  80560795210                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  80565142212                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  80565142212                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      4398002                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      4398002                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data      1927000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      1927000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      6325002                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      6325002                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.014058                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.014058                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.115689                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.115689                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.229193                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.229193                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.111772                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.111772                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.226897                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.226897                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.021897                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.021897                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.021898                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.021898                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 40283.284067                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 40283.284067                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 41299.229953                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 41299.229953                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 24284.927374                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 24284.927374                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  3631.345989                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3631.345989                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 24639.839220                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 24639.839220                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 40697.280195                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 40697.280195                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 40695.796221                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 40695.796221                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry            101312                       # Number of times sendTimingReq failed
sim_ticks.host 526905418000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -407836598.400000
system.mem_ctrls.total_actEnergy                       493354713.600000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -275127864.000000
system.mem_ctrls.total_preEnergy                       332818656.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1298818060.800000
system.mem_ctrls.total_readEnergy                       1566067776.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -858699325.440000
system.mem_ctrls.total_writeEnergy                       1041332060.159999
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -3346988225126.403809
system.mem_ctrls.total_refreshEnergy                       3927933479608.314453
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -976782175891.199829
system.mem_ctrls.total_actBackEnergy                       1146505254704.639893
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -10800063247680.000000
system.mem_ctrls.total_preBackEnergy                       12674499288192.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.526905
system.cpu.totalNumCycles                       8430040556.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       918304.868991
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       1738902108.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       529.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       455851100.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       571701823.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       48601117.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       2252964583.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       2175605822.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       1157750507.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       465.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       7038887.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       1738902108.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       529.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       2279796946.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       11.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       2279796935.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       362501.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       568060117.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       44338436.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       618384316.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       18466.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       21269565.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       5180955.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       38075454
system.mem_ctrls.total_reads                       66954.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       55041.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       141403.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       467832.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       366523.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       56802.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
