<stg><name>pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9></name>


<trans_list>

<trans id="265" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:16  br label %0

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %codeRepl ], [ %add_ln241, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln241 = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln241 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln241, label %"pooling2d_buffer_cl<array<ap_ufixed<4, 0, 4, 0, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config9>.exit", label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4">
<![CDATA[
ReadInputWidth_begin:5  %empty_41 = call { i4, i4, i4, i4, i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V, i4* %data_V_data_4_V, i4* %data_V_data_5_V, i4* %data_V_data_6_V, i4* %data_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:6  %shift_buffer_1_0_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_41, 0

]]></Node>
<StgValue><ssdm name="shift_buffer_1_0_V"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:7  %shift_buffer_1_1_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_41, 1

]]></Node>
<StgValue><ssdm name="shift_buffer_1_1_V"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:8  %shift_buffer_1_2_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_41, 2

]]></Node>
<StgValue><ssdm name="shift_buffer_1_2_V"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:9  %shift_buffer_1_3_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_41, 3

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:10  %shift_buffer_1_4_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_41, 4

]]></Node>
<StgValue><ssdm name="shift_buffer_1_4_V"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:11  %shift_buffer_1_5_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_41, 5

]]></Node>
<StgValue><ssdm name="shift_buffer_1_5_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:12  %shift_buffer_1_6_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_41, 6

]]></Node>
<StgValue><ssdm name="shift_buffer_1_6_V"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:13  %shift_buffer_1_7_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_41, 7

]]></Node>
<StgValue><ssdm name="shift_buffer_1_7_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:14  %DataOut_V_8 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_0, i64 0, i64 7), i4 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_8"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:15  %DataOut_V_9 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_1, i64 0, i64 7), i4 %shift_buffer_1_1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_9"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:16  %DataOut_V_10 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_2, i64 0, i64 7), i4 %shift_buffer_1_2_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_10"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:17  %DataOut_V_11 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_3, i64 0, i64 7), i4 %shift_buffer_1_3_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_11"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:18  %DataOut_V_12 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_4, i64 0, i64 7), i4 %shift_buffer_1_4_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_12"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:19  %DataOut_V_13 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_5, i64 0, i64 7), i4 %shift_buffer_1_5_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_13"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:20  %DataOut_V_14 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_6, i64 0, i64 7), i4 %shift_buffer_1_6_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_14"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:21  %DataOut_V = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_7, i64 0, i64 7), i4 %shift_buffer_1_7_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:54  %sX_load = load i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="sX_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:55  %icmp_ln191 = icmp eq i32 %sX_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:56  %sY_load = load i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="sY_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:57  %icmp_ln191_1 = icmp eq i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln191_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:58  %pY_load = load i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="pY_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:59  %icmp_ln191_2 = icmp sgt i32 %pY_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln191_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:60  %pX_load = load i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="pX_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:61  %icmp_ln191_3 = icmp sgt i32 %pX_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln191_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:62  %and_ln191 = and i1 %icmp_ln191, %icmp_ln191_1

]]></Node>
<StgValue><ssdm name="and_ln191"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:63  %and_ln191_1 = and i1 %icmp_ln191_2, %icmp_ln191_3

]]></Node>
<StgValue><ssdm name="and_ln191_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:64  %and_ln191_2 = and i1 %and_ln191_1, %and_ln191

]]></Node>
<StgValue><ssdm name="and_ln191_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_begin:65  br i1 %and_ln191_2, label %.preheader.i.i.0, label %._crit_edge66.i.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge66.i.i:0  %icmp_ln212 = icmp eq i32 %pX_load, 7

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge66.i.i:1  br i1 %icmp_ln212, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln225 = add nsw i32 %pX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln225, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln227 = add i32 %sX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln227 = select i1 %icmp_ln191, i32 0, i32 %add_ln227

]]></Node>
<StgValue><ssdm name="select_ln227"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln216 = icmp eq i32 %pY_load, 7

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln216, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln220 = add nsw i32 %pY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln220, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln222 = add i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln222 = select i1 %icmp_ln191_1, i32 0, i32 %add_ln222

]]></Node>
<StgValue><ssdm name="select_ln222"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_begin:1  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln243"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReadInputWidth_begin:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln245"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:22  %kernel_data_V_3_8_load = load i4* @kernel_data_V_3_8, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:23  %kernel_data_V_3_9_load = load i4* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:24  %kernel_data_V_3_10_load = load i4* @kernel_data_V_3_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:25  %kernel_data_V_3_11_load = load i4* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:26  %kernel_data_V_3_12_load = load i4* @kernel_data_V_3_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:27  %kernel_data_V_3_13_load = load i4* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:28  %kernel_data_V_3_14_load = load i4* @kernel_data_V_3_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:29  %kernel_data_V_3_15_load = load i4* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:30  %kernel_data_V_3_24_load = load i4* @kernel_data_V_3_24, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:31  %kernel_data_V_3_25_load = load i4* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:32  %kernel_data_V_3_26_load = load i4* @kernel_data_V_3_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:33  %kernel_data_V_3_27_load = load i4* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:34  %kernel_data_V_3_28_load = load i4* @kernel_data_V_3_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:35  %kernel_data_V_3_29_load = load i4* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:36  %kernel_data_V_3_30_load = load i4* @kernel_data_V_3_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:37  %kernel_data_V_3_31_load = load i4* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:38  store i4 %DataOut_V_8, i4* @kernel_data_V_3_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:39  store i4 %DataOut_V_9, i4* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:40  store i4 %DataOut_V_10, i4* @kernel_data_V_3_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:41  store i4 %DataOut_V_11, i4* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:42  store i4 %DataOut_V_12, i4* @kernel_data_V_3_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:43  store i4 %DataOut_V_13, i4* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:44  store i4 %DataOut_V_14, i4* @kernel_data_V_3_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:45  store i4 %DataOut_V, i4* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:46  store i4 %shift_buffer_1_0_V, i4* @kernel_data_V_3_24, align 8

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:47  store i4 %shift_buffer_1_1_V, i4* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:48  store i4 %shift_buffer_1_2_V, i4* @kernel_data_V_3_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:49  store i4 %shift_buffer_1_3_V, i4* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:50  store i4 %shift_buffer_1_4_V, i4* @kernel_data_V_3_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:51  store i4 %shift_buffer_1_5_V, i4* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:52  store i4 %shift_buffer_1_6_V, i4* @kernel_data_V_3_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:53  store i4 %shift_buffer_1_7_V, i4* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:0  %pool_window_0_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_8_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:2  %pool_window_1_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_8, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:4  %pool_window_2_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_24_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:6  %pool_window_3_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %shift_buffer_1_0_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:8  %icmp_ln1496 = icmp ult i6 %pool_window_0_V, %pool_window_1_V

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:9  %select_ln65 = select i1 %icmp_ln1496, i6 %pool_window_1_V, i6 %pool_window_0_V

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:10  %icmp_ln1496_1 = icmp ult i6 %pool_window_2_V, %pool_window_3_V

]]></Node>
<StgValue><ssdm name="icmp_ln1496_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:11  %select_ln65_9 = select i1 %icmp_ln1496_1, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_9"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:12  %select_ln65_2 = select i1 %icmp_ln1496_1, i6 %pool_window_3_V, i6 %pool_window_2_V

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:13  %icmp_ln1496_2 = icmp ult i6 %select_ln65, %select_ln65_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:14  %zext_ln65 = zext i1 %icmp_ln1496 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:15  %select_ln65_11 = select i1 %icmp_ln1496_2, i2 %select_ln65_9, i2 %zext_ln65

]]></Node>
<StgValue><ssdm name="select_ln65_11"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:18  %pool_window_0_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_9_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:20  %pool_window_1_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_9, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:22  %pool_window_2_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_25_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:24  %pool_window_3_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %shift_buffer_1_1_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:26  %icmp_ln1496_8 = icmp ult i6 %pool_window_0_V_2, %pool_window_1_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_8"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:27  %select_ln65_4 = select i1 %icmp_ln1496_8, i6 %pool_window_1_V_2, i6 %pool_window_0_V_2

]]></Node>
<StgValue><ssdm name="select_ln65_4"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:28  %icmp_ln1496_9 = icmp ult i6 %pool_window_2_V_2, %pool_window_3_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_9"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:29  %select_ln65_13 = select i1 %icmp_ln1496_9, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_13"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:30  %select_ln65_6 = select i1 %icmp_ln1496_9, i6 %pool_window_3_V_2, i6 %pool_window_2_V_2

]]></Node>
<StgValue><ssdm name="select_ln65_6"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:31  %icmp_ln1496_10 = icmp ult i6 %select_ln65_4, %select_ln65_6

]]></Node>
<StgValue><ssdm name="icmp_ln1496_10"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:32  %zext_ln65_1 = zext i1 %icmp_ln1496_8 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:33  %select_ln65_15 = select i1 %icmp_ln1496_10, i2 %select_ln65_13, i2 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_15"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:36  %pool_window_0_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_10_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_4"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:38  %pool_window_1_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_10, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_4"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:40  %pool_window_2_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_26_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_4"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:42  %pool_window_3_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %shift_buffer_1_2_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_4"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:44  %icmp_ln1496_11 = icmp ult i6 %pool_window_0_V_4, %pool_window_1_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln1496_11"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:45  %select_ln65_8 = select i1 %icmp_ln1496_11, i6 %pool_window_1_V_4, i6 %pool_window_0_V_4

]]></Node>
<StgValue><ssdm name="select_ln65_8"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:46  %icmp_ln1496_12 = icmp ult i6 %pool_window_2_V_4, %pool_window_3_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln1496_12"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:47  %select_ln65_17 = select i1 %icmp_ln1496_12, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_17"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:48  %select_ln65_10 = select i1 %icmp_ln1496_12, i6 %pool_window_3_V_4, i6 %pool_window_2_V_4

]]></Node>
<StgValue><ssdm name="select_ln65_10"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:49  %icmp_ln1496_13 = icmp ult i6 %select_ln65_8, %select_ln65_10

]]></Node>
<StgValue><ssdm name="icmp_ln1496_13"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:50  %zext_ln65_2 = zext i1 %icmp_ln1496_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:51  %select_ln65_19 = select i1 %icmp_ln1496_13, i2 %select_ln65_17, i2 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="select_ln65_19"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:54  %pool_window_0_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_11_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_6"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:56  %pool_window_1_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_11, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_6"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:58  %pool_window_2_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_27_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_6"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:60  %pool_window_3_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %shift_buffer_1_3_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_6"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:62  %icmp_ln1496_3 = icmp ult i6 %pool_window_0_V_6, %pool_window_1_V_6

]]></Node>
<StgValue><ssdm name="icmp_ln1496_3"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:63  %select_ln65_12 = select i1 %icmp_ln1496_3, i6 %pool_window_1_V_6, i6 %pool_window_0_V_6

]]></Node>
<StgValue><ssdm name="select_ln65_12"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:64  %icmp_ln1496_14 = icmp ult i6 %pool_window_2_V_6, %pool_window_3_V_6

]]></Node>
<StgValue><ssdm name="icmp_ln1496_14"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:65  %select_ln65_21 = select i1 %icmp_ln1496_14, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_21"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:66  %select_ln65_14 = select i1 %icmp_ln1496_14, i6 %pool_window_3_V_6, i6 %pool_window_2_V_6

]]></Node>
<StgValue><ssdm name="select_ln65_14"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:67  %icmp_ln1496_15 = icmp ult i6 %select_ln65_12, %select_ln65_14

]]></Node>
<StgValue><ssdm name="icmp_ln1496_15"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:68  %zext_ln65_3 = zext i1 %icmp_ln1496_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:69  %select_ln65_23 = select i1 %icmp_ln1496_15, i2 %select_ln65_21, i2 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="select_ln65_23"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:72  %pool_window_0_V_8 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_12_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_8"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:74  %pool_window_1_V_8 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_12, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_8"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:76  %pool_window_2_V_8 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_28_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_8"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:78  %pool_window_3_V_8 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %shift_buffer_1_4_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_8"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:80  %icmp_ln1496_4 = icmp ult i6 %pool_window_0_V_8, %pool_window_1_V_8

]]></Node>
<StgValue><ssdm name="icmp_ln1496_4"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:81  %select_ln65_16 = select i1 %icmp_ln1496_4, i6 %pool_window_1_V_8, i6 %pool_window_0_V_8

]]></Node>
<StgValue><ssdm name="select_ln65_16"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:82  %icmp_ln1496_16 = icmp ult i6 %pool_window_2_V_8, %pool_window_3_V_8

]]></Node>
<StgValue><ssdm name="icmp_ln1496_16"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:83  %select_ln65_25 = select i1 %icmp_ln1496_16, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_25"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:84  %select_ln65_18 = select i1 %icmp_ln1496_16, i6 %pool_window_3_V_8, i6 %pool_window_2_V_8

]]></Node>
<StgValue><ssdm name="select_ln65_18"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:85  %icmp_ln1496_17 = icmp ult i6 %select_ln65_16, %select_ln65_18

]]></Node>
<StgValue><ssdm name="icmp_ln1496_17"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:86  %zext_ln65_4 = zext i1 %icmp_ln1496_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_4"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:87  %select_ln65_27 = select i1 %icmp_ln1496_17, i2 %select_ln65_25, i2 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="select_ln65_27"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:90  %pool_window_0_V_10 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_13_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_10"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:92  %pool_window_1_V_10 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_13, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_10"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:94  %pool_window_2_V_10 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_29_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_10"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:96  %pool_window_3_V_10 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %shift_buffer_1_5_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_10"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:98  %icmp_ln1496_5 = icmp ult i6 %pool_window_0_V_10, %pool_window_1_V_10

]]></Node>
<StgValue><ssdm name="icmp_ln1496_5"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:99  %select_ln65_20 = select i1 %icmp_ln1496_5, i6 %pool_window_1_V_10, i6 %pool_window_0_V_10

]]></Node>
<StgValue><ssdm name="select_ln65_20"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:100  %icmp_ln1496_18 = icmp ult i6 %pool_window_2_V_10, %pool_window_3_V_10

]]></Node>
<StgValue><ssdm name="icmp_ln1496_18"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:101  %select_ln65_29 = select i1 %icmp_ln1496_18, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_29"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:102  %select_ln65_22 = select i1 %icmp_ln1496_18, i6 %pool_window_3_V_10, i6 %pool_window_2_V_10

]]></Node>
<StgValue><ssdm name="select_ln65_22"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:103  %icmp_ln1496_19 = icmp ult i6 %select_ln65_20, %select_ln65_22

]]></Node>
<StgValue><ssdm name="icmp_ln1496_19"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:104  %zext_ln65_5 = zext i1 %icmp_ln1496_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_5"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:105  %select_ln65_31 = select i1 %icmp_ln1496_19, i2 %select_ln65_29, i2 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="select_ln65_31"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:108  %pool_window_0_V_12 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_14_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_12"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:110  %pool_window_1_V_12 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_14, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_12"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:112  %pool_window_2_V_12 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_30_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_12"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:114  %pool_window_3_V_12 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %shift_buffer_1_6_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_12"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:116  %icmp_ln1496_6 = icmp ult i6 %pool_window_0_V_12, %pool_window_1_V_12

]]></Node>
<StgValue><ssdm name="icmp_ln1496_6"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:117  %select_ln65_24 = select i1 %icmp_ln1496_6, i6 %pool_window_1_V_12, i6 %pool_window_0_V_12

]]></Node>
<StgValue><ssdm name="select_ln65_24"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:118  %icmp_ln1496_20 = icmp ult i6 %pool_window_2_V_12, %pool_window_3_V_12

]]></Node>
<StgValue><ssdm name="icmp_ln1496_20"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:119  %select_ln65_32 = select i1 %icmp_ln1496_20, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_32"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:120  %select_ln65_26 = select i1 %icmp_ln1496_20, i6 %pool_window_3_V_12, i6 %pool_window_2_V_12

]]></Node>
<StgValue><ssdm name="select_ln65_26"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:121  %icmp_ln1496_21 = icmp ult i6 %select_ln65_24, %select_ln65_26

]]></Node>
<StgValue><ssdm name="icmp_ln1496_21"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:122  %zext_ln65_6 = zext i1 %icmp_ln1496_6 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_6"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:123  %select_ln65_33 = select i1 %icmp_ln1496_21, i2 %select_ln65_32, i2 %zext_ln65_6

]]></Node>
<StgValue><ssdm name="select_ln65_33"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:126  %pool_window_0_V_14 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_15_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_14"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:128  %pool_window_1_V_14 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_14"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:130  %pool_window_2_V_14 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_31_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_14"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:132  %pool_window_3_V_14 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %shift_buffer_1_7_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_14"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:134  %icmp_ln1496_7 = icmp ult i6 %pool_window_0_V_14, %pool_window_1_V_14

]]></Node>
<StgValue><ssdm name="icmp_ln1496_7"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:135  %select_ln65_28 = select i1 %icmp_ln1496_7, i6 %pool_window_1_V_14, i6 %pool_window_0_V_14

]]></Node>
<StgValue><ssdm name="select_ln65_28"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:136  %icmp_ln1496_22 = icmp ult i6 %pool_window_2_V_14, %pool_window_3_V_14

]]></Node>
<StgValue><ssdm name="icmp_ln1496_22"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:137  %select_ln65_34 = select i1 %icmp_ln1496_22, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_34"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:138  %select_ln65_30 = select i1 %icmp_ln1496_22, i6 %pool_window_3_V_14, i6 %pool_window_2_V_14

]]></Node>
<StgValue><ssdm name="select_ln65_30"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:139  %icmp_ln1496_23 = icmp ult i6 %select_ln65_28, %select_ln65_30

]]></Node>
<StgValue><ssdm name="icmp_ln1496_23"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:140  %zext_ln65_7 = zext i1 %icmp_ln1496_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_7"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:141  %select_ln65_35 = select i1 %icmp_ln1496_23, i2 %select_ln65_34, i2 %zext_ln65_7

]]></Node>
<StgValue><ssdm name="select_ln65_35"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln227, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str42, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
ReadInputWidth_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:1  %pool_window_0_V_1 = zext i6 %pool_window_0_V to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:3  %pool_window_1_V_1 = zext i6 %pool_window_1_V to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_1"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:5  %pool_window_2_V_1 = zext i6 %pool_window_2_V to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:7  %pool_window_3_V_1 = zext i6 %pool_window_3_V to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_1"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:16  %tmp_21 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_1, i12 %pool_window_1_V_1, i12 %pool_window_2_V_1, i12 %pool_window_3_V_1, i2 %select_ln65_11)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:17  %tmp_data_0_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_21, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:19  %pool_window_0_V_3 = zext i6 %pool_window_0_V_2 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_3"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:21  %pool_window_1_V_3 = zext i6 %pool_window_1_V_2 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_3"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:23  %pool_window_2_V_3 = zext i6 %pool_window_2_V_2 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_3"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:25  %pool_window_3_V_3 = zext i6 %pool_window_3_V_2 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_3"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:34  %tmp_22 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_3, i12 %pool_window_1_V_3, i12 %pool_window_2_V_3, i12 %pool_window_3_V_3, i2 %select_ln65_15)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:35  %tmp_data_1_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_22, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:37  %pool_window_0_V_5 = zext i6 %pool_window_0_V_4 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_5"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:39  %pool_window_1_V_5 = zext i6 %pool_window_1_V_4 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_5"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:41  %pool_window_2_V_5 = zext i6 %pool_window_2_V_4 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_5"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:43  %pool_window_3_V_5 = zext i6 %pool_window_3_V_4 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_5"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:52  %tmp_23 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_5, i12 %pool_window_1_V_5, i12 %pool_window_2_V_5, i12 %pool_window_3_V_5, i2 %select_ln65_19)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:53  %tmp_data_2_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_23, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:55  %pool_window_0_V_7 = zext i6 %pool_window_0_V_6 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_7"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:57  %pool_window_1_V_7 = zext i6 %pool_window_1_V_6 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_7"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:59  %pool_window_2_V_7 = zext i6 %pool_window_2_V_6 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_7"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:61  %pool_window_3_V_7 = zext i6 %pool_window_3_V_6 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_7"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:70  %tmp_24 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_7, i12 %pool_window_1_V_7, i12 %pool_window_2_V_7, i12 %pool_window_3_V_7, i2 %select_ln65_23)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:71  %tmp_data_3_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_24, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:73  %pool_window_0_V_9 = zext i6 %pool_window_0_V_8 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_9"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:75  %pool_window_1_V_9 = zext i6 %pool_window_1_V_8 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_9"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:77  %pool_window_2_V_9 = zext i6 %pool_window_2_V_8 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_9"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:79  %pool_window_3_V_9 = zext i6 %pool_window_3_V_8 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_9"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:88  %tmp_25 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_9, i12 %pool_window_1_V_9, i12 %pool_window_2_V_9, i12 %pool_window_3_V_9, i2 %select_ln65_27)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:89  %tmp_data_4_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_25, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:91  %pool_window_0_V_11 = zext i6 %pool_window_0_V_10 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_11"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:93  %pool_window_1_V_11 = zext i6 %pool_window_1_V_10 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_11"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:95  %pool_window_2_V_11 = zext i6 %pool_window_2_V_10 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_11"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:97  %pool_window_3_V_11 = zext i6 %pool_window_3_V_10 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_11"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:106  %tmp_26 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_11, i12 %pool_window_1_V_11, i12 %pool_window_2_V_11, i12 %pool_window_3_V_11, i2 %select_ln65_31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:107  %tmp_data_5_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_26, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:109  %pool_window_0_V_13 = zext i6 %pool_window_0_V_12 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_13"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:111  %pool_window_1_V_13 = zext i6 %pool_window_1_V_12 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_13"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:113  %pool_window_2_V_13 = zext i6 %pool_window_2_V_12 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_13"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:115  %pool_window_3_V_13 = zext i6 %pool_window_3_V_12 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_13"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:124  %tmp_27 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_13, i12 %pool_window_1_V_13, i12 %pool_window_2_V_13, i12 %pool_window_3_V_13, i2 %select_ln65_33)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:125  %tmp_data_6_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_27, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:127  %pool_window_0_V_15 = zext i6 %pool_window_0_V_14 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_15"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:129  %pool_window_1_V_15 = zext i6 %pool_window_1_V_14 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_15"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:131  %pool_window_2_V_15 = zext i6 %pool_window_2_V_14 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_15"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:133  %pool_window_3_V_15 = zext i6 %pool_window_3_V_14 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_15"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:142  %tmp_28 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_15, i12 %pool_window_1_V_15, i12 %pool_window_2_V_15, i12 %pool_window_3_V_15, i2 %select_ln65_35)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:143  %tmp_data_7_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_28, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
.preheader.i.i.0:144  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.0:145  br label %._crit_edge66.i.i

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln222, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0">
<![CDATA[
pooling2d_buffer_cl<array<ap_ufixed<4, 0, 4, 0, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config9>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln263"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
