# IC-Design
A look at what I've made with Cadence design tools on the TSMC 65nm PDK.

## Analog Flow:
Shown below is the schematic & layout of a D-type flip flop made using Cadence Virtuoso.

•	Internals of the symbol: 

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/8bc5d4c3-e608-4ba0-937b-562f482487b7)

•	Test Circuit:

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/e0a2c2fe-fc28-40d3-94e8-c5725ca085ce)

•	Plot:

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/037bb813-b6b5-432b-aa21-79862646c43d)

•	Layout:

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/aa00dc5d-2f9b-4df4-a695-44c0cefb0b61)

•	DRC Results:

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/e81886d2-f773-4d57-b736-31cb24c57eaa)

•	LVS Results:

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/addde05f-0089-426a-bf50-7355dc7044b3)

•	Layout of an Individual latch: 

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/505e6147-1920-4f12-8edf-ef9402aaf26a)

•	Layout of an individual NAND Gate: 

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/a3b6fe1a-901f-4892-8c0e-230f3338efb4)

## Digital Flow: 
Physical layout of a 16*1 mux using the netlist synthesized from the Verilog code. 

•	Verilog Code

![image](https://github.com/Awesama-T/IC-Design/assets/121259619/073cd874-2a53-43e0-8d40-8c1fae7e64ad)

•	Netlist 

 ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/8683e4c4-1e9a-4896-af69-93c9492d9796)
![image](https://github.com/Awesama-T/IC-Design/assets/121259619/9f2f8954-659a-4b8e-97dc-50505f94d6b4)

•	Layout

  ![image](https://github.com/Awesama-T/IC-Design/assets/121259619/2e9fd019-f2cc-44f5-b8d9-034d07b3db00)

Apart from what is shown here

