pci_regs.h: Add PCI bus link speed and width defines

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-123.el7
Rebuild_CHGLOG: - [uapi] pci_regs: Add PCI bus link speed and width defines (Stefan Assmann) [1011561]
Rebuild_FUZZ: 98.04%
commit-author Jeff Kirsher <jeffrey.t.kirsher@intel.com>
commit 55fdbfe7beb68c71060a27965a72f7eed09fa81d
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-123.el7/55fdbfe7.failed

Add missing PCI bus link speed 8.0 GT/s and bus link widths of
x1, x2, x4 and x8.

CC: <linux-kernel@vger.kernel.org>
CC: Bjorn Helgaas <bhelgaas@google.com>
	Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
	Acked-by: Bjorn Helgaas <bhelgaas@google.com>
(cherry picked from commit 55fdbfe7beb68c71060a27965a72f7eed09fa81d)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/uapi/linux/pci_regs.h
diff --cc include/uapi/linux/pci_regs.h
index 0890556f779e,c870c2a71d65..000000000000
--- a/include/uapi/linux/pci_regs.h
+++ b/include/uapi/linux/pci_regs.h
@@@ -489,7 -489,12 +489,16 @@@
  #define  PCI_EXP_LNKSTA_CLS	0x000f	/* Current Link Speed */
  #define  PCI_EXP_LNKSTA_CLS_2_5GB 0x0001 /* Current Link Speed 2.5GT/s */
  #define  PCI_EXP_LNKSTA_CLS_5_0GB 0x0002 /* Current Link Speed 5.0GT/s */
++<<<<<<< HEAD
 +#define  PCI_EXP_LNKSTA_NLW	0x03f0	/* Nogotiated Link Width */
++=======
+ #define  PCI_EXP_LNKSTA_CLS_8_0GB 0x0003 /* Current Link Speed 8.0GT/s */
+ #define  PCI_EXP_LNKSTA_NLW	0x03f0	/* Negotiated Link Width */
+ #define  PCI_EXP_LNKSTA_NLW_X1	0x0010	/* Current Link Width x1 */
+ #define  PCI_EXP_LNKSTA_NLW_X2	0x0020	/* Current Link Width x2 */
+ #define  PCI_EXP_LNKSTA_NLW_X4	0x0040	/* Current Link Width x4 */
+ #define  PCI_EXP_LNKSTA_NLW_X8	0x0080	/* Current Link Width x8 */
++>>>>>>> 55fdbfe7beb6 (pci_regs.h: Add PCI bus link speed and width defines)
  #define  PCI_EXP_LNKSTA_NLW_SHIFT 4	/* start of NLW mask in link status */
  #define  PCI_EXP_LNKSTA_LT	0x0800	/* Link Training */
  #define  PCI_EXP_LNKSTA_SLC	0x1000	/* Slot Clock Configuration */
* Unmerged path include/uapi/linux/pci_regs.h
