library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Clk1Hz is 
	Port(
		CLK50M : in STD_LOGIC;
		RST : in STD_LOGIC;
		Led : out STD_LOGIC
		);
end Clk1Hz;

architecture Behavioral of Clk1Hz is 
	signal pulso: STD_LOGIC;
	signal contador : integer range 0 to 24999999 :=0;
begin
		divisor_frecuencia: process (RST, CLK50M)
		begin
			if(RST ='0') then
				pulso <= '0';
				contador <= 0;
			elsif rising_edge(CLK50M) then
				if(contador = 24999999) then
					pulso <= NOT(pulso);
					contador <= 0;
				else
					contador <= contador + 1;
				end if;
			end if;
		end process;
		Led <= pulso;
end Behavioral;
