// Seed: 759110583
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  assign id_1 = 1'h0;
  type_5(
      id_3 ^ {id_1#(.id_2(1)), 1'b0}, 1, id_3
  );
  logic id_3, id_4;
endmodule
