###############################################################
#  Generated by:      Cadence Innovus 17.16-s058_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Tue Apr 13 21:37:20 2021
#  Design:            distribute_2x2_simple_seq
#  Command:           timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix distribute_2x2_simple_seq_postRoute -outDir timingReports_proute_setup
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   o_valid[1]             (v) checked with  leading edge of 'clk'
Beginpoint: o_valid_inner_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.096
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |    Net     |           Cell            | Delay | Arrival | Required | 
     |                         |      |            |                           |       |  Time   |   Time   | 
     |-------------------------+------+------------+---------------------------+-------+---------+----------| 
     | clk                     |  ^   | clk        |                           |       |   0.000 |   -0.006 | 
     | o_valid_inner_reg_1_/CP |  ^   | clk        | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.006 | 
     | o_valid_inner_reg_1_/Q  |  v   | o_valid[1] | DFQD4BWP30P140LVT         | 0.071 |   0.071 |    0.065 | 
     | o_valid[1]              |  v   | o_valid[1] | distribute_2x2_simple_seq | 0.025 |   0.096 |    0.090 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[30]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_30_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.095
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.005 | 
     | o_data_bus_inner_reg_30_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.005 | 
     | o_data_bus_inner_reg_30_/Q  |  v   | o_data_bus[30] | DFQD4BWP30P140LVT         | 0.074 |   0.074 |    0.069 | 
     | o_data_bus[30]              |  v   | o_data_bus[30] | distribute_2x2_simple_seq | 0.021 |   0.095 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[33]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_33_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_33_/CP        |  ^   | clk                     | DFKCNQD1BWP30P140LVT      | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_33_/Q         |  v   | FE_OCPN25_o_data_bus_33 | DFKCNQD1BWP30P140LVT      | 0.044 |   0.044 |    0.040 | 
     | placeopt_FE_OCPC25_o_data_bus_33/I |  v   | FE_OCPN25_o_data_bus_33 | CKBD6BWP30P140LVT         | 0.000 |   0.044 |    0.040 | 
     | placeopt_FE_OCPC25_o_data_bus_33/Z |  v   | o_data_bus[33]          | CKBD6BWP30P140LVT         | 0.035 |   0.079 |    0.075 | 
     | o_data_bus[33]                     |  v   | o_data_bus[33]          | distribute_2x2_simple_seq | 0.015 |   0.094 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[4]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_4_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |           Cell            | Delay | Arrival | Required | 
     |                            |      |               |                           |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------------+-------+---------+----------| 
     | clk                        |  ^   | clk           |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_4_/CP |  ^   | clk           | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_4_/Q  |  v   | o_data_bus[4] | DFQD4BWP30P140LVT         | 0.074 |   0.074 |    0.069 | 
     | o_data_bus[4]              |  v   | o_data_bus[4] | distribute_2x2_simple_seq | 0.021 |   0.094 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[63]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_63_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_63_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_63_/Q  |  v   | o_data_bus[63] | DFQD4BWP30P140LVT         | 0.076 |   0.076 |    0.072 | 
     | o_data_bus[63]              |  v   | o_data_bus[63] | distribute_2x2_simple_seq | 0.018 |   0.094 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[25]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_25_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_25_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_25_/Q  |  v   | o_data_bus[25] | DFQD4BWP30P140LVT         | 0.075 |   0.075 |    0.071 | 
     | o_data_bus[25]              |  v   | o_data_bus[25] | distribute_2x2_simple_seq | 0.019 |   0.094 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[26]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_26_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_26_/CP        |  ^   | clk                     | DFQD1BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_26_/Q         |  v   | FE_OCPN28_o_data_bus_26 | DFQD1BWP30P140LVT         | 0.043 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC28_o_data_bus_26/I |  v   | FE_OCPN28_o_data_bus_26 | CKBD6BWP30P140LVT         | 0.000 |   0.043 |    0.039 | 
     | placeopt_FE_OCPC28_o_data_bus_26/Z |  v   | o_data_bus[26]          | CKBD6BWP30P140LVT         | 0.032 |   0.075 |    0.071 | 
     | o_data_bus[26]                     |  v   | o_data_bus[26]          | distribute_2x2_simple_seq | 0.019 |   0.094 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[42]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_42_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_42_/CP        |  ^   | clk                     | DFQD1BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_42_/Q         |  v   | FE_OCPN27_o_data_bus_42 | DFQD1BWP30P140LVT         | 0.044 |   0.044 |    0.040 | 
     | placeopt_FE_OCPC27_o_data_bus_42/I |  v   | FE_OCPN27_o_data_bus_42 | CKBD6BWP30P140LVT         | 0.000 |   0.044 |    0.040 | 
     | placeopt_FE_OCPC27_o_data_bus_42/Z |  v   | o_data_bus[42]          | CKBD6BWP30P140LVT         | 0.038 |   0.082 |    0.079 | 
     | o_data_bus[42]                     |  v   | o_data_bus[42]          | distribute_2x2_simple_seq | 0.011 |   0.094 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[52]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_52_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_52_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_52_/Q  |  v   | o_data_bus[52] | DFQD4BWP30P140LVT         | 0.075 |   0.075 |    0.071 | 
     | o_data_bus[52]              |  v   | o_data_bus[52] | distribute_2x2_simple_seq | 0.019 |   0.094 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   o_valid[0]             (v) checked with  leading edge of 'clk'
Beginpoint: o_valid_inner_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |           Cell            | Delay | Arrival | Required | 
     |                                |      |                     |                           |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+---------------------------+-------+---------+----------| 
     | clk                            |  ^   | clk                 |                           |       |   0.000 |   -0.004 | 
     | o_valid_inner_reg_0_/CP        |  ^   | clk                 | DFQD2BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_valid_inner_reg_0_/Q         |  v   | FE_OCPN19_o_valid_0 | DFQD2BWP30P140LVT         | 0.042 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC19_o_valid_0/I |  v   | FE_OCPN19_o_valid_0 | CKBD6BWP30P140LVT         | 0.000 |   0.042 |    0.039 | 
     | placeopt_FE_OCPC19_o_valid_0/Z |  v   | o_valid[0]          | CKBD6BWP30P140LVT         | 0.029 |   0.072 |    0.068 | 
     | o_valid[0]                     |  v   | o_valid[0]          | distribute_2x2_simple_seq | 0.022 |   0.094 |    0.090 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[2]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_2_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |           Cell            | Delay | Arrival | Required | 
     |                            |      |               |                           |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------------+-------+---------+----------| 
     | clk                        |  ^   | clk           |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_2_/CP |  ^   | clk           | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_2_/Q  |  v   | o_data_bus[2] | DFQD4BWP30P140LVT         | 0.075 |   0.075 |    0.071 | 
     | o_data_bus[2]              |  v   | o_data_bus[2] | distribute_2x2_simple_seq | 0.019 |   0.094 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[13]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_13_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_13_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_13_/Q  |  v   | o_data_bus[13] | DFQD4BWP30P140LVT         | 0.075 |   0.075 |    0.071 | 
     | o_data_bus[13]              |  v   | o_data_bus[13] | distribute_2x2_simple_seq | 0.019 |   0.094 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[23]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_23_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_23_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_23_/Q  |  v   | o_data_bus[23] | DFQD4BWP30P140LVT         | 0.077 |   0.077 |    0.073 | 
     | o_data_bus[23]              |  v   | o_data_bus[23] | distribute_2x2_simple_seq | 0.017 |   0.094 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[61]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_61_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_61_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.004 | 
     | o_data_bus_inner_reg_61_/Q  |  v   | o_data_bus[61] | DFQD4BWP30P140LVT         | 0.075 |   0.075 |    0.072 | 
     | o_data_bus[61]              |  v   | o_data_bus[61] | distribute_2x2_simple_seq | 0.018 |   0.094 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[41]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_41_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.094
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_41_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_41_/Q  |  v   | o_data_bus[41] | DFQD4BWP30P140LVT         | 0.077 |   0.077 |    0.073 | 
     | o_data_bus[41]              |  v   | o_data_bus[41] | distribute_2x2_simple_seq | 0.017 |   0.094 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[15]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_15_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_15_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_15_/Q  |  v   | o_data_bus[15] | DFQD4BWP30P140LVT         | 0.076 |   0.076 |    0.073 | 
     | o_data_bus[15]              |  v   | o_data_bus[15] | distribute_2x2_simple_seq | 0.017 |   0.093 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[16]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_16_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_16_/CP        |  ^   | clk                     | DFQD1BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_16_/Q         |  v   | FE_OCPN21_o_data_bus_16 | DFQD1BWP30P140LVT         | 0.043 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC21_o_data_bus_16/I |  v   | FE_OCPN21_o_data_bus_16 | CKBD6BWP30P140LVT         | 0.000 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC21_o_data_bus_16/Z |  v   | o_data_bus[16]          | CKBD6BWP30P140LVT         | 0.034 |   0.077 |    0.073 | 
     | o_data_bus[16]                     |  v   | o_data_bus[16]          | distribute_2x2_simple_seq | 0.017 |   0.093 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[17]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_17_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_17_/CP        |  ^   | clk                     | DFQD1BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_17_/Q         |  v   | FE_OCPN17_o_data_bus_17 | DFQD1BWP30P140LVT         | 0.044 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC17_o_data_bus_17/I |  v   | FE_OCPN17_o_data_bus_17 | CKBD6BWP30P140LVT         | 0.000 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC17_o_data_bus_17/Z |  v   | o_data_bus[17]          | CKBD6BWP30P140LVT         | 0.039 |   0.083 |    0.080 | 
     | o_data_bus[17]                     |  v   | o_data_bus[17]          | distribute_2x2_simple_seq | 0.010 |   0.093 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[53]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_53_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_53_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_53_/Q  |  v   | o_data_bus[53] | DFQD4BWP30P140LVT         | 0.077 |   0.077 |    0.074 | 
     | o_data_bus[53]              |  v   | o_data_bus[53] | distribute_2x2_simple_seq | 0.016 |   0.093 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[6]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_6_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |           Cell            | Delay | Arrival | Required | 
     |                            |      |               |                           |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------------+-------+---------+----------| 
     | clk                        |  ^   | clk           |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_6_/CP |  ^   | clk           | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_6_/Q  |  v   | o_data_bus[6] | DFQD4BWP30P140LVT         | 0.077 |   0.077 |    0.074 | 
     | o_data_bus[6]              |  v   | o_data_bus[6] | distribute_2x2_simple_seq | 0.016 |   0.093 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[8]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_8_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |           Cell            | Delay | Arrival | Required | 
     |                            |      |               |                           |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------------+-------+---------+----------| 
     | clk                        |  ^   | clk           |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_8_/CP |  ^   | clk           | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_8_/Q  |  v   | o_data_bus[8] | DFQD4BWP30P140LVT         | 0.076 |   0.076 |    0.073 | 
     | o_data_bus[8]              |  v   | o_data_bus[8] | distribute_2x2_simple_seq | 0.017 |   0.093 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[31]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_31_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_31_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_31_/Q  |  v   | o_data_bus[31] | DFQD4BWP30P140LVT         | 0.078 |   0.078 |    0.075 | 
     | o_data_bus[31]              |  v   | o_data_bus[31] | distribute_2x2_simple_seq | 0.016 |   0.093 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[36]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_36_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_36_/CP        |  ^   | clk                     | DFQD1BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_36_/Q         |  v   | FE_OCPN23_o_data_bus_36 | DFQD1BWP30P140LVT         | 0.044 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC23_o_data_bus_36/I |  v   | FE_OCPN23_o_data_bus_36 | CKBD6BWP30P140LVT         | 0.000 |   0.044 |    0.041 | 
     | placeopt_FE_OCPC23_o_data_bus_36/Z |  v   | o_data_bus[36]          | CKBD6BWP30P140LVT         | 0.039 |   0.083 |    0.080 | 
     | o_data_bus[36]                     |  v   | o_data_bus[36]          | distribute_2x2_simple_seq | 0.010 |   0.093 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[46]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_46_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_46_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_46_/Q  |  v   | o_data_bus[46] | DFQD4BWP30P140LVT         | 0.077 |   0.077 |    0.074 | 
     | o_data_bus[46]              |  v   | o_data_bus[46] | distribute_2x2_simple_seq | 0.016 |   0.093 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[3]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |           Cell            | Delay | Arrival | Required | 
     |                                   |      |                        |                           |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+---------------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_3_/CP        |  ^   | clk                    | DFQD1BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_3_/Q         |  v   | FE_OCPN26_o_data_bus_3 | DFQD1BWP30P140LVT         | 0.043 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC26_o_data_bus_3/I |  v   | FE_OCPN26_o_data_bus_3 | CKBD6BWP30P140LVT         | 0.000 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC26_o_data_bus_3/Z |  v   | o_data_bus[3]          | CKBD6BWP30P140LVT         | 0.035 |   0.078 |    0.075 | 
     | o_data_bus[3]                     |  v   | o_data_bus[3]          | distribute_2x2_simple_seq | 0.015 |   0.093 |    0.090 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[49]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_49_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_49_/CP        |  ^   | clk                     | DFQD1BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_49_/Q         |  v   | FE_OCPN20_o_data_bus_49 | DFQD1BWP30P140LVT         | 0.043 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC20_o_data_bus_49/I |  v   | FE_OCPN20_o_data_bus_49 | CKBD6BWP30P140LVT         | 0.000 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC20_o_data_bus_49/Z |  v   | o_data_bus[49]          | CKBD6BWP30P140LVT         | 0.036 |   0.079 |    0.076 | 
     | o_data_bus[49]                     |  v   | o_data_bus[49]          | distribute_2x2_simple_seq | 0.014 |   0.093 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[24]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_24_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_24_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_24_/Q  |  v   | o_data_bus[24] | DFQD4BWP30P140LVT         | 0.078 |   0.078 |    0.075 | 
     | o_data_bus[24]              |  v   | o_data_bus[24] | distribute_2x2_simple_seq | 0.015 |   0.093 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[14]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_14_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_14_/CP        |  ^   | clk                     | DFQD2BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_14_/Q         |  v   | FE_OCPN22_o_data_bus_14 | DFQD2BWP30P140LVT         | 0.042 |   0.042 |    0.040 | 
     | placeopt_FE_OCPC22_o_data_bus_14/I |  v   | FE_OCPN22_o_data_bus_14 | CKBD6BWP30P140LVT         | 0.000 |   0.042 |    0.040 | 
     | placeopt_FE_OCPC22_o_data_bus_14/Z |  v   | o_data_bus[14]          | CKBD6BWP30P140LVT         | 0.031 |   0.073 |    0.071 | 
     | o_data_bus[14]                     |  v   | o_data_bus[14]          | distribute_2x2_simple_seq | 0.019 |   0.093 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin o_data_bus_inner_reg_24_/CP 
Endpoint:   o_data_bus_inner_reg_24_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_valid[0]                 (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.017
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.133
- Arrival Time                  0.136
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |    Net     |         Cell         | Delay | Arrival | Required | 
     |                            |      |            |                      |       |  Time   |   Time   | 
     |----------------------------+------+------------+----------------------+-------+---------+----------| 
     | i_valid[0]                 |  ^   | i_valid[0] |                      |       |   0.060 |    0.057 | 
     | U107/I                     |  ^   | i_valid[0] | INVD4BWP30P140LVT    | 0.001 |   0.061 |    0.058 | 
     | U107/ZN                    |  v   | n39        | INVD4BWP30P140LVT    | 0.004 |   0.065 |    0.062 | 
     | U117/A2                    |  v   | n39        | NR3D4BWP30P140LVT    | 0.000 |   0.065 |    0.062 | 
     | U117/ZN                    |  ^   | n81        | NR3D4BWP30P140LVT    | 0.014 |   0.079 |    0.076 | 
     | U152/A1                    |  ^   | n81        | INR2D8BWP30P140LVT   | 0.000 |   0.079 |    0.076 | 
     | U152/ZN                    |  ^   | n77        | INR2D8BWP30P140LVT   | 0.028 |   0.107 |    0.105 | 
     | U198/B2                    |  ^   | n77        | MOAI22D1BWP30P140LVT | 0.002 |   0.110 |    0.107 | 
     | U198/ZN                    |  ^   | N204       | MOAI22D1BWP30P140LVT | 0.026 |   0.136 |    0.133 | 
     | o_data_bus_inner_reg_24_/D |  ^   | N204       | DFQD4BWP30P140LVT    | 0.000 |   0.136 |    0.133 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.003 | 
     | o_data_bus_inner_reg_24_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.003 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin o_data_bus_inner_reg_2_/CP 
Endpoint:   o_data_bus_inner_reg_2_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_valid[0]                (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.017
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.133
- Arrival Time                  0.136
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |    Net     |         Cell         | Delay | Arrival | Required | 
     |                           |      |            |                      |       |  Time   |   Time   | 
     |---------------------------+------+------------+----------------------+-------+---------+----------| 
     | i_valid[0]                |  ^   | i_valid[0] |                      |       |   0.060 |    0.057 | 
     | U107/I                    |  ^   | i_valid[0] | INVD4BWP30P140LVT    | 0.001 |   0.061 |    0.058 | 
     | U107/ZN                   |  v   | n39        | INVD4BWP30P140LVT    | 0.004 |   0.065 |    0.062 | 
     | U117/A2                   |  v   | n39        | NR3D4BWP30P140LVT    | 0.000 |   0.065 |    0.062 | 
     | U117/ZN                   |  ^   | n81        | NR3D4BWP30P140LVT    | 0.014 |   0.079 |    0.076 | 
     | U152/A1                   |  ^   | n81        | INR2D8BWP30P140LVT   | 0.000 |   0.079 |    0.076 | 
     | U152/ZN                   |  ^   | n77        | INR2D8BWP30P140LVT   | 0.028 |   0.107 |    0.105 | 
     | U157/B2                   |  ^   | n77        | MOAI22D1BWP30P140LVT | 0.002 |   0.110 |    0.107 | 
     | U157/ZN                   |  ^   | N182       | MOAI22D1BWP30P140LVT | 0.026 |   0.135 |    0.133 | 
     | o_data_bus_inner_reg_2_/D |  ^   | N182       | DFQD4BWP30P140LVT    | 0.000 |   0.136 |    0.133 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.003 | 
     | o_data_bus_inner_reg_2_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.003 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[21]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_21_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_21_/CP        |  ^   | clk                     | DFQD2BWP30P140LVT         | 0.000 |   0.000 |   -0.003 | 
     | o_data_bus_inner_reg_21_/Q         |  v   | FE_OCPN29_o_data_bus_21 | DFQD2BWP30P140LVT         | 0.043 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC29_o_data_bus_21/I |  v   | FE_OCPN29_o_data_bus_21 | CKBD6BWP30P140LVT         | 0.000 |   0.043 |    0.040 | 
     | placeopt_FE_OCPC29_o_data_bus_21/Z |  v   | o_data_bus[21]          | CKBD6BWP30P140LVT         | 0.033 |   0.076 |    0.073 | 
     | o_data_bus[21]                     |  v   | o_data_bus[21]          | distribute_2x2_simple_seq | 0.017 |   0.093 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[22]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_22_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.093
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_22_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_22_/Q  |  v   | o_data_bus[22] | DFQD4BWP30P140LVT         | 0.079 |   0.079 |    0.077 | 
     | o_data_bus[22]              |  v   | o_data_bus[22] | distribute_2x2_simple_seq | 0.013 |   0.093 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[38]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_38_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_38_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_38_/Q  |  v   | o_data_bus[38] | DFQD4BWP30P140LVT         | 0.079 |   0.079 |    0.076 | 
     | o_data_bus[38]              |  v   | o_data_bus[38] | distribute_2x2_simple_seq | 0.014 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin o_data_bus_inner_reg_20_/CP 
Endpoint:   o_data_bus_inner_reg_20_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_valid[0]                 (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.017
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.133
- Arrival Time                  0.136
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |    Net     |         Cell         | Delay | Arrival | Required | 
     |                            |      |            |                      |       |  Time   |   Time   | 
     |----------------------------+------+------------+----------------------+-------+---------+----------| 
     | i_valid[0]                 |  ^   | i_valid[0] |                      |       |   0.060 |    0.058 | 
     | U107/I                     |  ^   | i_valid[0] | INVD4BWP30P140LVT    | 0.001 |   0.061 |    0.058 | 
     | U107/ZN                    |  v   | n39        | INVD4BWP30P140LVT    | 0.004 |   0.065 |    0.062 | 
     | U117/A2                    |  v   | n39        | NR3D4BWP30P140LVT    | 0.000 |   0.065 |    0.063 | 
     | U117/ZN                    |  ^   | n81        | NR3D4BWP30P140LVT    | 0.014 |   0.079 |    0.076 | 
     | U152/A1                    |  ^   | n81        | INR2D8BWP30P140LVT   | 0.000 |   0.079 |    0.077 | 
     | U152/ZN                    |  ^   | n77        | INR2D8BWP30P140LVT   | 0.028 |   0.107 |    0.105 | 
     | U190/B2                    |  ^   | n77        | MOAI22D1BWP30P140LVT | 0.002 |   0.110 |    0.107 | 
     | U190/ZN                    |  ^   | N200       | MOAI22D1BWP30P140LVT | 0.026 |   0.135 |    0.133 | 
     | o_data_bus_inner_reg_20_/D |  ^   | N200       | DFQD4BWP30P140LVT    | 0.000 |   0.136 |    0.133 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.002 | 
     | o_data_bus_inner_reg_20_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[27]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_27_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_27_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_27_/Q  |  v   | o_data_bus[27] | DFQD4BWP30P140LVT         | 0.080 |   0.080 |    0.078 | 
     | o_data_bus[27]              |  v   | o_data_bus[27] | distribute_2x2_simple_seq | 0.012 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin o_data_bus_inner_reg_39_/CP 
Endpoint:   o_data_bus_inner_reg_39_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.138
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |    Net    |        Cell         | Delay | Arrival | Required | 
     |                            |      |           |                     |       |  Time   |   Time   | 
     |----------------------------+------+-----------+---------------------+-------+---------+----------| 
     | rst                        |  v   | rst       |                     |       |   0.060 |    0.058 | 
     | U110/I                     |  v   | rst       | INVD2BWP30P140LVT   | 0.002 |   0.062 |    0.059 | 
     | U110/ZN                    |  ^   | n41       | INVD2BWP30P140LVT   | 0.005 |   0.067 |    0.065 | 
     | U120/A1                    |  ^   | n41       | ND4D1BWP30P140LVT   | 0.000 |   0.067 |    0.065 | 
     | U120/ZN                    |  v   | n42       | ND4D1BWP30P140LVT   | 0.015 |   0.082 |    0.080 | 
     | placeopt_FE_RC_1_0/I       |  v   | n42       | INVD1BWP30P140LVT   | 0.000 |   0.082 |    0.080 | 
     | placeopt_FE_RC_1_0/ZN      |  ^   | FE_RN_1_0 | INVD1BWP30P140LVT   | 0.012 |   0.094 |    0.092 | 
     | placeopt_FE_RC_0_0/A1      |  ^   | FE_RN_1_0 | IND2D6BWP30P140LVT  | 0.000 |   0.095 |    0.092 | 
     | placeopt_FE_RC_0_0/ZN      |  ^   | n80       | IND2D6BWP30P140LVT  | 0.021 |   0.116 |    0.113 | 
     | U127/A1                    |  ^   | n80       | CKAN2D1BWP30P140LVT | 0.002 |   0.118 |    0.115 | 
     | U127/Z                     |  ^   | n87       | CKAN2D1BWP30P140LVT | 0.020 |   0.137 |    0.135 | 
     | o_data_bus_inner_reg_39_/D |  ^   | n87       | DFQD4BWP30P140LVT   | 0.000 |   0.138 |    0.135 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.002 | 
     | o_data_bus_inner_reg_39_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[19]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_19_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_19_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_19_/Q  |  v   | o_data_bus[19] | DFQD4BWP30P140LVT         | 0.079 |   0.079 |    0.077 | 
     | o_data_bus[19]              |  v   | o_data_bus[19] | distribute_2x2_simple_seq | 0.013 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[43]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_43_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_43_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_43_/Q  |  v   | o_data_bus[43] | DFQD4BWP30P140LVT         | 0.079 |   0.079 |    0.077 | 
     | o_data_bus[43]              |  v   | o_data_bus[43] | distribute_2x2_simple_seq | 0.013 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[40]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_40_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_40_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_40_/Q  |  v   | o_data_bus[40] | DFQD4BWP30P140LVT         | 0.079 |   0.079 |    0.077 | 
     | o_data_bus[40]              |  v   | o_data_bus[40] | distribute_2x2_simple_seq | 0.013 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[7]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_7_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |           Cell            | Delay | Arrival | Required | 
     |                            |      |               |                           |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------------+-------+---------+----------| 
     | clk                        |  ^   | clk           |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_7_/CP |  ^   | clk           | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_7_/Q  |  v   | o_data_bus[7] | DFQD4BWP30P140LVT         | 0.079 |   0.079 |    0.077 | 
     | o_data_bus[7]              |  v   | o_data_bus[7] | distribute_2x2_simple_seq | 0.013 |   0.092 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin o_data_bus_inner_reg_50_/CP 
Endpoint:   o_data_bus_inner_reg_50_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.137
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |    Net    |        Cell         | Delay | Arrival | Required | 
     |                            |      |           |                     |       |  Time   |   Time   | 
     |----------------------------+------+-----------+---------------------+-------+---------+----------| 
     | rst                        |  v   | rst       |                     |       |   0.060 |    0.058 | 
     | U110/I                     |  v   | rst       | INVD2BWP30P140LVT   | 0.002 |   0.062 |    0.060 | 
     | U110/ZN                    |  ^   | n41       | INVD2BWP30P140LVT   | 0.005 |   0.067 |    0.065 | 
     | U120/A1                    |  ^   | n41       | ND4D1BWP30P140LVT   | 0.000 |   0.067 |    0.065 | 
     | U120/ZN                    |  v   | n42       | ND4D1BWP30P140LVT   | 0.015 |   0.082 |    0.080 | 
     | placeopt_FE_RC_1_0/I       |  v   | n42       | INVD1BWP30P140LVT   | 0.000 |   0.082 |    0.080 | 
     | placeopt_FE_RC_1_0/ZN      |  ^   | FE_RN_1_0 | INVD1BWP30P140LVT   | 0.012 |   0.094 |    0.092 | 
     | placeopt_FE_RC_0_0/A1      |  ^   | FE_RN_1_0 | IND2D6BWP30P140LVT  | 0.000 |   0.095 |    0.093 | 
     | placeopt_FE_RC_0_0/ZN      |  ^   | n80       | IND2D6BWP30P140LVT  | 0.021 |   0.116 |    0.114 | 
     | U138/A1                    |  ^   | n80       | CKAN2D1BWP30P140LVT | 0.002 |   0.118 |    0.116 | 
     | U138/Z                     |  ^   | n98       | CKAN2D1BWP30P140LVT | 0.019 |   0.137 |    0.135 | 
     | o_data_bus_inner_reg_50_/D |  ^   | n98       | DFQD4BWP30P140LVT   | 0.000 |   0.137 |    0.135 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.002 | 
     | o_data_bus_inner_reg_50_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[48]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_48_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_48_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_48_/Q  |  v   | o_data_bus[48] | DFQD4BWP30P140LVT         | 0.080 |   0.080 |    0.078 | 
     | o_data_bus[48]              |  v   | o_data_bus[48] | distribute_2x2_simple_seq | 0.012 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin o_data_bus_inner_reg_42_/CP 
Endpoint:   o_data_bus_inner_reg_42_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.138
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |    Net    |        Cell         | Delay | Arrival | Required | 
     |                            |      |           |                     |       |  Time   |   Time   | 
     |----------------------------+------+-----------+---------------------+-------+---------+----------| 
     | rst                        |  v   | rst       |                     |       |   0.060 |    0.058 | 
     | U110/I                     |  v   | rst       | INVD2BWP30P140LVT   | 0.002 |   0.062 |    0.060 | 
     | U110/ZN                    |  ^   | n41       | INVD2BWP30P140LVT   | 0.005 |   0.067 |    0.065 | 
     | U120/A1                    |  ^   | n41       | ND4D1BWP30P140LVT   | 0.000 |   0.067 |    0.065 | 
     | U120/ZN                    |  v   | n42       | ND4D1BWP30P140LVT   | 0.015 |   0.082 |    0.080 | 
     | placeopt_FE_RC_1_0/I       |  v   | n42       | INVD1BWP30P140LVT   | 0.000 |   0.082 |    0.080 | 
     | placeopt_FE_RC_1_0/ZN      |  ^   | FE_RN_1_0 | INVD1BWP30P140LVT   | 0.012 |   0.094 |    0.093 | 
     | placeopt_FE_RC_0_0/A1      |  ^   | FE_RN_1_0 | IND2D6BWP30P140LVT  | 0.000 |   0.095 |    0.093 | 
     | placeopt_FE_RC_0_0/ZN      |  ^   | n80       | IND2D6BWP30P140LVT  | 0.021 |   0.116 |    0.114 | 
     | U130/A1                    |  ^   | n80       | CKAN2D1BWP30P140LVT | 0.002 |   0.118 |    0.116 | 
     | U130/Z                     |  ^   | n90       | CKAN2D1BWP30P140LVT | 0.019 |   0.137 |    0.135 | 
     | o_data_bus_inner_reg_42_/D |  ^   | n90       | DFQD1BWP30P140LVT   | 0.000 |   0.138 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.002 | 
     | o_data_bus_inner_reg_42_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[35]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_35_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_35_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_35_/Q  |  v   | o_data_bus[35] | DFQD4BWP30P140LVT         | 0.080 |   0.080 |    0.078 | 
     | o_data_bus[35]              |  v   | o_data_bus[35] | distribute_2x2_simple_seq | 0.012 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[28]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_28_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_28_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_28_/Q  |  v   | o_data_bus[28] | DFQD4BWP30P140LVT         | 0.080 |   0.080 |    0.078 | 
     | o_data_bus[28]              |  v   | o_data_bus[28] | distribute_2x2_simple_seq | 0.012 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[51]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_51_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_51_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_51_/Q  |  v   | o_data_bus[51] | DFQD4BWP30P140LVT         | 0.080 |   0.080 |    0.078 | 
     | o_data_bus[51]              |  v   | o_data_bus[51] | distribute_2x2_simple_seq | 0.012 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[18]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_18_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_18_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_18_/Q  |  v   | o_data_bus[18] | DFQD4BWP30P140LVT         | 0.081 |   0.081 |    0.080 | 
     | o_data_bus[18]              |  v   | o_data_bus[18] | distribute_2x2_simple_seq | 0.010 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin o_data_bus_inner_reg_34_/CP 
Endpoint:   o_data_bus_inner_reg_34_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.137
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |    Net    |        Cell         | Delay | Arrival | Required | 
     |                            |      |           |                     |       |  Time   |   Time   | 
     |----------------------------+------+-----------+---------------------+-------+---------+----------| 
     | rst                        |  v   | rst       |                     |       |   0.060 |    0.058 | 
     | U110/I                     |  v   | rst       | INVD2BWP30P140LVT   | 0.002 |   0.062 |    0.060 | 
     | U110/ZN                    |  ^   | n41       | INVD2BWP30P140LVT   | 0.005 |   0.067 |    0.065 | 
     | U120/A1                    |  ^   | n41       | ND4D1BWP30P140LVT   | 0.000 |   0.067 |    0.065 | 
     | U120/ZN                    |  v   | n42       | ND4D1BWP30P140LVT   | 0.015 |   0.082 |    0.080 | 
     | placeopt_FE_RC_1_0/I       |  v   | n42       | INVD1BWP30P140LVT   | 0.000 |   0.082 |    0.080 | 
     | placeopt_FE_RC_1_0/ZN      |  ^   | FE_RN_1_0 | INVD1BWP30P140LVT   | 0.012 |   0.094 |    0.093 | 
     | placeopt_FE_RC_0_0/A1      |  ^   | FE_RN_1_0 | IND2D6BWP30P140LVT  | 0.000 |   0.095 |    0.093 | 
     | placeopt_FE_RC_0_0/ZN      |  ^   | n80       | IND2D6BWP30P140LVT  | 0.021 |   0.116 |    0.114 | 
     | U122/A1                    |  ^   | n80       | CKAN2D1BWP30P140LVT | 0.002 |   0.118 |    0.116 | 
     | U122/Z                     |  ^   | n82       | CKAN2D1BWP30P140LVT | 0.019 |   0.137 |    0.135 | 
     | o_data_bus_inner_reg_34_/D |  ^   | n82       | DFQD4BWP30P140LVT   | 0.000 |   0.137 |    0.135 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.002 | 
     | o_data_bus_inner_reg_34_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[39]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_39_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.092
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell            | Delay | Arrival | Required | 
     |                             |      |                |                           |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+---------------------------+-------+---------+----------| 
     | clk                         |  ^   | clk            |                           |       |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_39_/CP |  ^   | clk            | DFQD4BWP30P140LVT         | 0.000 |   0.000 |   -0.002 | 
     | o_data_bus_inner_reg_39_/Q  |  v   | o_data_bus[39] | DFQD4BWP30P140LVT         | 0.081 |   0.081 |    0.079 | 
     | o_data_bus[39]              |  v   | o_data_bus[39] | distribute_2x2_simple_seq | 0.011 |   0.092 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[58]             (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_inner_reg_58_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.091
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net           |           Cell            | Delay | Arrival | Required | 
     |                                    |      |                         |                           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------------------+---------------------------+-------+---------+----------| 
     | clk                                |  ^   | clk                     |                           |       |   0.000 |   -0.001 | 
     | o_data_bus_inner_reg_58_/CP        |  ^   | clk                     | DFQD1BWP30P140LVT         | 0.000 |   0.000 |   -0.001 | 
     | o_data_bus_inner_reg_58_/Q         |  v   | FE_OCPN13_o_data_bus_58 | DFQD1BWP30P140LVT         | 0.047 |   0.047 |    0.046 | 
     | placeopt_FE_OCPC13_o_data_bus_58/I |  v   | FE_OCPN13_o_data_bus_58 | CKBD8BWP30P140LVT         | 0.000 |   0.048 |    0.046 | 
     | placeopt_FE_OCPC13_o_data_bus_58/Z |  v   | o_data_bus[58]          | CKBD8BWP30P140LVT         | 0.026 |   0.074 |    0.073 | 
     | o_data_bus[58]                     |  v   | o_data_bus[58]          | distribute_2x2_simple_seq | 0.017 |   0.091 |    0.090 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 

