
QUTMS_SHDN-BSPD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002da4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08002f2c  08002f2c  00012f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f84  08002f84  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002f84  08002f84  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f84  08002f84  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f84  08002f84  00012f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f88  08002f88  00012f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002f8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  2000000c  08002f98  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  08002f98  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000089ee  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018b2  00000000  00000000  00028a2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007d8  00000000  00000000  0002a2e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006f0  00000000  00000000  0002aab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018148  00000000  00000000  0002b1a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007e1e  00000000  00000000  000432f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000897a0  00000000  00000000  0004b10e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d48ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e70  00000000  00000000  000d492c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002f14 	.word	0x08002f14

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002f14 	.word	0x08002f14

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0

  hcan.Instance = CAN;
 80001dc:	4b16      	ldr	r3, [pc, #88]	; (8000238 <MX_CAN_Init+0x60>)
 80001de:	4a17      	ldr	r2, [pc, #92]	; (800023c <MX_CAN_Init+0x64>)
 80001e0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 32;
 80001e2:	4b15      	ldr	r3, [pc, #84]	; (8000238 <MX_CAN_Init+0x60>)
 80001e4:	2220      	movs	r2, #32
 80001e6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80001e8:	4b13      	ldr	r3, [pc, #76]	; (8000238 <MX_CAN_Init+0x60>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80001ee:	4b12      	ldr	r3, [pc, #72]	; (8000238 <MX_CAN_Init+0x60>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80001f4:	4b10      	ldr	r3, [pc, #64]	; (8000238 <MX_CAN_Init+0x60>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <MX_CAN_Init+0x60>)
 80001fc:	2200      	movs	r2, #0
 80001fe:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000200:	4b0d      	ldr	r3, [pc, #52]	; (8000238 <MX_CAN_Init+0x60>)
 8000202:	2200      	movs	r2, #0
 8000204:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000206:	4b0c      	ldr	r3, [pc, #48]	; (8000238 <MX_CAN_Init+0x60>)
 8000208:	2200      	movs	r2, #0
 800020a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800020c:	4b0a      	ldr	r3, [pc, #40]	; (8000238 <MX_CAN_Init+0x60>)
 800020e:	2200      	movs	r2, #0
 8000210:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000212:	4b09      	ldr	r3, [pc, #36]	; (8000238 <MX_CAN_Init+0x60>)
 8000214:	2200      	movs	r2, #0
 8000216:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000218:	4b07      	ldr	r3, [pc, #28]	; (8000238 <MX_CAN_Init+0x60>)
 800021a:	2200      	movs	r2, #0
 800021c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800021e:	4b06      	ldr	r3, [pc, #24]	; (8000238 <MX_CAN_Init+0x60>)
 8000220:	2200      	movs	r2, #0
 8000222:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000224:	4804      	ldr	r0, [pc, #16]	; (8000238 <MX_CAN_Init+0x60>)
 8000226:	f000 faa1 	bl	800076c <HAL_CAN_Init>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d001      	beq.n	8000234 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000230:	f000 f928 	bl	8000484 <Error_Handler>
  }

}
 8000234:	bf00      	nop
 8000236:	bd80      	pop	{r7, pc}
 8000238:	20000028 	.word	0x20000028
 800023c:	40006400 	.word	0x40006400

08000240 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b08a      	sub	sp, #40	; 0x28
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000248:	f107 0314 	add.w	r3, r7, #20
 800024c:	2200      	movs	r2, #0
 800024e:	601a      	str	r2, [r3, #0]
 8000250:	605a      	str	r2, [r3, #4]
 8000252:	609a      	str	r2, [r3, #8]
 8000254:	60da      	str	r2, [r3, #12]
 8000256:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a18      	ldr	r2, [pc, #96]	; (80002c0 <HAL_CAN_MspInit+0x80>)
 800025e:	4293      	cmp	r3, r2
 8000260:	d129      	bne.n	80002b6 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000262:	4b18      	ldr	r3, [pc, #96]	; (80002c4 <HAL_CAN_MspInit+0x84>)
 8000264:	69db      	ldr	r3, [r3, #28]
 8000266:	4a17      	ldr	r2, [pc, #92]	; (80002c4 <HAL_CAN_MspInit+0x84>)
 8000268:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800026c:	61d3      	str	r3, [r2, #28]
 800026e:	4b15      	ldr	r3, [pc, #84]	; (80002c4 <HAL_CAN_MspInit+0x84>)
 8000270:	69db      	ldr	r3, [r3, #28]
 8000272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000276:	613b      	str	r3, [r7, #16]
 8000278:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800027a:	4b12      	ldr	r3, [pc, #72]	; (80002c4 <HAL_CAN_MspInit+0x84>)
 800027c:	695b      	ldr	r3, [r3, #20]
 800027e:	4a11      	ldr	r2, [pc, #68]	; (80002c4 <HAL_CAN_MspInit+0x84>)
 8000280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000284:	6153      	str	r3, [r2, #20]
 8000286:	4b0f      	ldr	r3, [pc, #60]	; (80002c4 <HAL_CAN_MspInit+0x84>)
 8000288:	695b      	ldr	r3, [r3, #20]
 800028a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800028e:	60fb      	str	r3, [r7, #12]
 8000290:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000292:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000296:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000298:	2302      	movs	r3, #2
 800029a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029c:	2300      	movs	r3, #0
 800029e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80002a0:	2303      	movs	r3, #3
 80002a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80002a4:	2309      	movs	r3, #9
 80002a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a8:	f107 0314 	add.w	r3, r7, #20
 80002ac:	4619      	mov	r1, r3
 80002ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002b2:	f000 fd5b 	bl	8000d6c <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80002b6:	bf00      	nop
 80002b8:	3728      	adds	r7, #40	; 0x28
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	40006400 	.word	0x40006400
 80002c4:	40021000 	.word	0x40021000

080002c8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ce:	4b0f      	ldr	r3, [pc, #60]	; (800030c <MX_GPIO_Init+0x44>)
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	4a0e      	ldr	r2, [pc, #56]	; (800030c <MX_GPIO_Init+0x44>)
 80002d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d8:	6153      	str	r3, [r2, #20]
 80002da:	4b0c      	ldr	r3, [pc, #48]	; (800030c <MX_GPIO_Init+0x44>)
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002e2:	607b      	str	r3, [r7, #4]
 80002e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002e6:	4b09      	ldr	r3, [pc, #36]	; (800030c <MX_GPIO_Init+0x44>)
 80002e8:	695b      	ldr	r3, [r3, #20]
 80002ea:	4a08      	ldr	r2, [pc, #32]	; (800030c <MX_GPIO_Init+0x44>)
 80002ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80002f0:	6153      	str	r3, [r2, #20]
 80002f2:	4b06      	ldr	r3, [pc, #24]	; (800030c <MX_GPIO_Init+0x44>)
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80002fa:	603b      	str	r3, [r7, #0]
 80002fc:	683b      	ldr	r3, [r7, #0]

}
 80002fe:	bf00      	nop
 8000300:	370c      	adds	r7, #12
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	40021000 	.word	0x40021000

08000310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000310:	b5b0      	push	{r4, r5, r7, lr}
 8000312:	b0c0      	sub	sp, #256	; 0x100
 8000314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char msg[256];

	TxHeader.ExtId = 0x02;
 8000316:	4b2c      	ldr	r3, [pc, #176]	; (80003c8 <main+0xb8>)
 8000318:	2202      	movs	r2, #2
 800031a:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_EXT;
 800031c:	4b2a      	ldr	r3, [pc, #168]	; (80003c8 <main+0xb8>)
 800031e:	2204      	movs	r2, #4
 8000320:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8000322:	4b29      	ldr	r3, [pc, #164]	; (80003c8 <main+0xb8>)
 8000324:	2200      	movs	r2, #0
 8000326:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 2;
 8000328:	4b27      	ldr	r3, [pc, #156]	; (80003c8 <main+0xb8>)
 800032a:	2202      	movs	r2, #2
 800032c:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 800032e:	4b26      	ldr	r3, [pc, #152]	; (80003c8 <main+0xb8>)
 8000330:	2200      	movs	r2, #0
 8000332:	751a      	strb	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000334:	f000 f9b4 	bl	80006a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000338:	f000 f854 	bl	80003e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800033c:	f7ff ffc4 	bl	80002c8 <MX_GPIO_Init>
  MX_CAN_Init();
 8000340:	f7ff ff4a 	bl	80001d8 <MX_CAN_Init>
  MX_USART3_UART_Init();
 8000344:	f000 f90e 	bl	8000564 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000348:	4820      	ldr	r0, [pc, #128]	; (80003cc <main+0xbc>)
 800034a:	f000 fb0a 	bl	8000962 <HAL_CAN_Start>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d015      	beq.n	8000380 <main+0x70>
	 {
	   /* Start Error */
	  sprintf(msg, "can not start.\r\n");
 8000354:	463b      	mov	r3, r7
 8000356:	4a1e      	ldr	r2, [pc, #120]	; (80003d0 <main+0xc0>)
 8000358:	461c      	mov	r4, r3
 800035a:	4615      	mov	r5, r2
 800035c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800035e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000360:	682b      	ldr	r3, [r5, #0]
 8000362:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen((char*) msg),
 8000364:	463b      	mov	r3, r7
 8000366:	4618      	mov	r0, r3
 8000368:	f7ff ff2e 	bl	80001c8 <strlen>
 800036c:	4603      	mov	r3, r0
 800036e:	b29a      	uxth	r2, r3
 8000370:	4639      	mov	r1, r7
 8000372:	f04f 33ff 	mov.w	r3, #4294967295
 8000376:	4817      	ldr	r0, [pc, #92]	; (80003d4 <main+0xc4>)
 8000378:	f002 f990 	bl	800269c <HAL_UART_Transmit>
				HAL_MAX_DELAY);
	   Error_Handler();
 800037c:	f000 f882 	bl	8000484 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  TxData[0] = 0;//vol_low;
 8000380:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <main+0xc8>)
 8000382:	2200      	movs	r2, #0
 8000384:	701a      	strb	r2, [r3, #0]
	TxData[1] = 1;//vol_high;
 8000386:	4b14      	ldr	r3, [pc, #80]	; (80003d8 <main+0xc8>)
 8000388:	2201      	movs	r2, #1
 800038a:	705a      	strb	r2, [r3, #1]
	// Request transmisison
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox)
 800038c:	4b13      	ldr	r3, [pc, #76]	; (80003dc <main+0xcc>)
 800038e:	4a12      	ldr	r2, [pc, #72]	; (80003d8 <main+0xc8>)
 8000390:	490d      	ldr	r1, [pc, #52]	; (80003c8 <main+0xb8>)
 8000392:	480e      	ldr	r0, [pc, #56]	; (80003cc <main+0xbc>)
 8000394:	f000 fb29 	bl	80009ea <HAL_CAN_AddTxMessage>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d0f0      	beq.n	8000380 <main+0x70>
			!= HAL_OK) {
		sprintf(msg, "can error\r\n");
 800039e:	463b      	mov	r3, r7
 80003a0:	4a0f      	ldr	r2, [pc, #60]	; (80003e0 <main+0xd0>)
 80003a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80003a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				//sprintf(msg, "result: %d, voltage (%d): %d, pack voltage: %d.\r\n", volRes, cell, voltage, pack_voltage);
				HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen((char*) msg),
 80003a8:	463b      	mov	r3, r7
 80003aa:	4618      	mov	r0, r3
 80003ac:	f7ff ff0c 	bl	80001c8 <strlen>
 80003b0:	4603      	mov	r3, r0
 80003b2:	b29a      	uxth	r2, r3
 80003b4:	4639      	mov	r1, r7
 80003b6:	f04f 33ff 	mov.w	r3, #4294967295
 80003ba:	4806      	ldr	r0, [pc, #24]	; (80003d4 <main+0xc4>)
 80003bc:	f002 f96e 	bl	800269c <HAL_UART_Transmit>
						HAL_MAX_DELAY);
		Error_Handler();
 80003c0:	f000 f860 	bl	8000484 <Error_Handler>
	  TxData[0] = 0;//vol_low;
 80003c4:	e7dc      	b.n	8000380 <main+0x70>
 80003c6:	bf00      	nop
 80003c8:	2000005c 	.word	0x2000005c
 80003cc:	20000028 	.word	0x20000028
 80003d0:	08002f2c 	.word	0x08002f2c
 80003d4:	20000074 	.word	0x20000074
 80003d8:	20000050 	.word	0x20000050
 80003dc:	20000058 	.word	0x20000058
 80003e0:	08002f40 	.word	0x08002f40

080003e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b09c      	sub	sp, #112	; 0x70
 80003e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80003ee:	2228      	movs	r2, #40	; 0x28
 80003f0:	2100      	movs	r1, #0
 80003f2:	4618      	mov	r0, r3
 80003f4:	f002 fd86 	bl	8002f04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80003fc:	2200      	movs	r2, #0
 80003fe:	601a      	str	r2, [r3, #0]
 8000400:	605a      	str	r2, [r3, #4]
 8000402:	609a      	str	r2, [r3, #8]
 8000404:	60da      	str	r2, [r3, #12]
 8000406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000408:	463b      	mov	r3, r7
 800040a:	2234      	movs	r2, #52	; 0x34
 800040c:	2100      	movs	r1, #0
 800040e:	4618      	mov	r0, r3
 8000410:	f002 fd78 	bl	8002f04 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000414:	2302      	movs	r3, #2
 8000416:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000418:	2301      	movs	r3, #1
 800041a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800041c:	2310      	movs	r3, #16
 800041e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000420:	2300      	movs	r3, #0
 8000422:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000424:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000428:	4618      	mov	r0, r3
 800042a:	f000 fe19 	bl	8001060 <HAL_RCC_OscConfig>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d001      	beq.n	8000438 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000434:	f000 f826 	bl	8000484 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000438:	230f      	movs	r3, #15
 800043a:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800043c:	2300      	movs	r3, #0
 800043e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000440:	2300      	movs	r3, #0
 8000442:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000444:	2300      	movs	r3, #0
 8000446:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000448:	2300      	movs	r3, #0
 800044a:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800044c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000450:	2100      	movs	r1, #0
 8000452:	4618      	mov	r0, r3
 8000454:	f001 fd0c 	bl	8001e70 <HAL_RCC_ClockConfig>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800045e:	f000 f811 	bl	8000484 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000462:	2304      	movs	r3, #4
 8000464:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000466:	2300      	movs	r3, #0
 8000468:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800046a:	463b      	mov	r3, r7
 800046c:	4618      	mov	r0, r3
 800046e:	f001 ff35 	bl	80022dc <HAL_RCCEx_PeriphCLKConfig>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000478:	f000 f804 	bl	8000484 <Error_Handler>
  }
}
 800047c:	bf00      	nop
 800047e:	3770      	adds	r7, #112	; 0x70
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}

08000484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000488:	bf00      	nop
 800048a:	46bd      	mov	sp, r7
 800048c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000490:	4770      	bx	lr
	...

08000494 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000494:	b480      	push	{r7}
 8000496:	b083      	sub	sp, #12
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800049a:	4b0f      	ldr	r3, [pc, #60]	; (80004d8 <HAL_MspInit+0x44>)
 800049c:	699b      	ldr	r3, [r3, #24]
 800049e:	4a0e      	ldr	r2, [pc, #56]	; (80004d8 <HAL_MspInit+0x44>)
 80004a0:	f043 0301 	orr.w	r3, r3, #1
 80004a4:	6193      	str	r3, [r2, #24]
 80004a6:	4b0c      	ldr	r3, [pc, #48]	; (80004d8 <HAL_MspInit+0x44>)
 80004a8:	699b      	ldr	r3, [r3, #24]
 80004aa:	f003 0301 	and.w	r3, r3, #1
 80004ae:	607b      	str	r3, [r7, #4]
 80004b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004b2:	4b09      	ldr	r3, [pc, #36]	; (80004d8 <HAL_MspInit+0x44>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	4a08      	ldr	r2, [pc, #32]	; (80004d8 <HAL_MspInit+0x44>)
 80004b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004bc:	61d3      	str	r3, [r2, #28]
 80004be:	4b06      	ldr	r3, [pc, #24]	; (80004d8 <HAL_MspInit+0x44>)
 80004c0:	69db      	ldr	r3, [r3, #28]
 80004c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004c6:	603b      	str	r3, [r7, #0]
 80004c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ca:	bf00      	nop
 80004cc:	370c      	adds	r7, #12
 80004ce:	46bd      	mov	sp, r7
 80004d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	40021000 	.word	0x40021000

080004dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ee:	e7fe      	b.n	80004ee <HardFault_Handler+0x4>

080004f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004f4:	e7fe      	b.n	80004f4 <MemManage_Handler+0x4>

080004f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004f6:	b480      	push	{r7}
 80004f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004fa:	e7fe      	b.n	80004fa <BusFault_Handler+0x4>

080004fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000500:	e7fe      	b.n	8000500 <UsageFault_Handler+0x4>

08000502 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000502:	b480      	push	{r7}
 8000504:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000506:	bf00      	nop
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr

0800051e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800051e:	b480      	push	{r7}
 8000520:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000522:	bf00      	nop
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr

0800052c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000530:	f000 f8fc 	bl	800072c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}

08000538 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800053c:	4b08      	ldr	r3, [pc, #32]	; (8000560 <SystemInit+0x28>)
 800053e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000542:	4a07      	ldr	r2, [pc, #28]	; (8000560 <SystemInit+0x28>)
 8000544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800054c:	4b04      	ldr	r3, [pc, #16]	; (8000560 <SystemInit+0x28>)
 800054e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000552:	609a      	str	r2, [r3, #8]
#endif
}
 8000554:	bf00      	nop
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	e000ed00 	.word	0xe000ed00

08000564 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8000568:	4b14      	ldr	r3, [pc, #80]	; (80005bc <MX_USART3_UART_Init+0x58>)
 800056a:	4a15      	ldr	r2, [pc, #84]	; (80005c0 <MX_USART3_UART_Init+0x5c>)
 800056c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 800056e:	4b13      	ldr	r3, [pc, #76]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000570:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000574:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <MX_USART3_UART_Init+0x58>)
 800057e:	2200      	movs	r2, #0
 8000580:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000582:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000584:	2200      	movs	r2, #0
 8000586:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000588:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <MX_USART3_UART_Init+0x58>)
 800058a:	220c      	movs	r2, #12
 800058c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800058e:	4b0b      	ldr	r3, [pc, #44]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000590:	2200      	movs	r2, #0
 8000592:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000594:	4b09      	ldr	r3, [pc, #36]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000596:	2200      	movs	r2, #0
 8000598:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800059a:	4b08      	ldr	r3, [pc, #32]	; (80005bc <MX_USART3_UART_Init+0x58>)
 800059c:	2200      	movs	r2, #0
 800059e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005a0:	4b06      	ldr	r3, [pc, #24]	; (80005bc <MX_USART3_UART_Init+0x58>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80005a6:	4805      	ldr	r0, [pc, #20]	; (80005bc <MX_USART3_UART_Init+0x58>)
 80005a8:	f002 f82a 	bl	8002600 <HAL_UART_Init>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80005b2:	f7ff ff67 	bl	8000484 <Error_Handler>
  }

}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000074 	.word	0x20000074
 80005c0:	40004800 	.word	0x40004800

080005c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	; 0x28
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	f107 0314 	add.w	r3, r7, #20
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a17      	ldr	r2, [pc, #92]	; (8000640 <HAL_UART_MspInit+0x7c>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d128      	bne.n	8000638 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80005e6:	4b17      	ldr	r3, [pc, #92]	; (8000644 <HAL_UART_MspInit+0x80>)
 80005e8:	69db      	ldr	r3, [r3, #28]
 80005ea:	4a16      	ldr	r2, [pc, #88]	; (8000644 <HAL_UART_MspInit+0x80>)
 80005ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005f0:	61d3      	str	r3, [r2, #28]
 80005f2:	4b14      	ldr	r3, [pc, #80]	; (8000644 <HAL_UART_MspInit+0x80>)
 80005f4:	69db      	ldr	r3, [r3, #28]
 80005f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005fa:	613b      	str	r3, [r7, #16]
 80005fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80005fe:	4b11      	ldr	r3, [pc, #68]	; (8000644 <HAL_UART_MspInit+0x80>)
 8000600:	695b      	ldr	r3, [r3, #20]
 8000602:	4a10      	ldr	r2, [pc, #64]	; (8000644 <HAL_UART_MspInit+0x80>)
 8000604:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000608:	6153      	str	r3, [r2, #20]
 800060a:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <HAL_UART_MspInit+0x80>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000616:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800061a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061c:	2302      	movs	r3, #2
 800061e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000620:	2300      	movs	r3, #0
 8000622:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000624:	2303      	movs	r3, #3
 8000626:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000628:	2307      	movs	r3, #7
 800062a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	4805      	ldr	r0, [pc, #20]	; (8000648 <HAL_UART_MspInit+0x84>)
 8000634:	f000 fb9a 	bl	8000d6c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000638:	bf00      	nop
 800063a:	3728      	adds	r7, #40	; 0x28
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40004800 	.word	0x40004800
 8000644:	40021000 	.word	0x40021000
 8000648:	48000800 	.word	0x48000800

0800064c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800064c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000684 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000650:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000652:	e003      	b.n	800065c <LoopCopyDataInit>

08000654 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000656:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000658:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800065a:	3104      	adds	r1, #4

0800065c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800065c:	480b      	ldr	r0, [pc, #44]	; (800068c <LoopForever+0xa>)
	ldr	r3, =_edata
 800065e:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000660:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000662:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000664:	d3f6      	bcc.n	8000654 <CopyDataInit>
	ldr	r2, =_sbss
 8000666:	4a0b      	ldr	r2, [pc, #44]	; (8000694 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000668:	e002      	b.n	8000670 <LoopFillZerobss>

0800066a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800066a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800066c:	f842 3b04 	str.w	r3, [r2], #4

08000670 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000670:	4b09      	ldr	r3, [pc, #36]	; (8000698 <LoopForever+0x16>)
	cmp	r2, r3
 8000672:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000674:	d3f9      	bcc.n	800066a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000676:	f7ff ff5f 	bl	8000538 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800067a:	f002 fc1f 	bl	8002ebc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800067e:	f7ff fe47 	bl	8000310 <main>

08000682 <LoopForever>:

LoopForever:
    b LoopForever
 8000682:	e7fe      	b.n	8000682 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000684:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8000688:	08002f8c 	.word	0x08002f8c
	ldr	r0, =_sdata
 800068c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000690:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000694:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000698:	200000f8 	.word	0x200000f8

0800069c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800069c:	e7fe      	b.n	800069c <ADC1_2_IRQHandler>
	...

080006a0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006a4:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <HAL_Init+0x28>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a07      	ldr	r2, [pc, #28]	; (80006c8 <HAL_Init+0x28>)
 80006aa:	f043 0310 	orr.w	r3, r3, #16
 80006ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006b0:	2003      	movs	r0, #3
 80006b2:	f000 fb27 	bl	8000d04 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006b6:	2000      	movs	r0, #0
 80006b8:	f000 f808 	bl	80006cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006bc:	f7ff feea 	bl	8000494 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006c0:	2300      	movs	r3, #0
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40022000 	.word	0x40022000

080006cc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <HAL_InitTick+0x54>)
 80006d6:	681a      	ldr	r2, [r3, #0]
 80006d8:	4b12      	ldr	r3, [pc, #72]	; (8000724 <HAL_InitTick+0x58>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	4619      	mov	r1, r3
 80006de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80006e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 fb31 	bl	8000d52 <HAL_SYSTICK_Config>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006f6:	2301      	movs	r3, #1
 80006f8:	e00e      	b.n	8000718 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	2b0f      	cmp	r3, #15
 80006fe:	d80a      	bhi.n	8000716 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000700:	2200      	movs	r2, #0
 8000702:	6879      	ldr	r1, [r7, #4]
 8000704:	f04f 30ff 	mov.w	r0, #4294967295
 8000708:	f000 fb07 	bl	8000d1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800070c:	4a06      	ldr	r2, [pc, #24]	; (8000728 <HAL_InitTick+0x5c>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000712:	2300      	movs	r3, #0
 8000714:	e000      	b.n	8000718 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000716:	2301      	movs	r3, #1
}
 8000718:	4618      	mov	r0, r3
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000000 	.word	0x20000000
 8000724:	20000008 	.word	0x20000008
 8000728:	20000004 	.word	0x20000004

0800072c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000730:	4b06      	ldr	r3, [pc, #24]	; (800074c <HAL_IncTick+0x20>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	461a      	mov	r2, r3
 8000736:	4b06      	ldr	r3, [pc, #24]	; (8000750 <HAL_IncTick+0x24>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4413      	add	r3, r2
 800073c:	4a04      	ldr	r2, [pc, #16]	; (8000750 <HAL_IncTick+0x24>)
 800073e:	6013      	str	r3, [r2, #0]
}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	20000008 	.word	0x20000008
 8000750:	200000f4 	.word	0x200000f4

08000754 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return uwTick;  
 8000758:	4b03      	ldr	r3, [pc, #12]	; (8000768 <HAL_GetTick+0x14>)
 800075a:	681b      	ldr	r3, [r3, #0]
}
 800075c:	4618      	mov	r0, r3
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	200000f4 	.word	0x200000f4

0800076c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d101      	bne.n	800077e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800077a:	2301      	movs	r3, #1
 800077c:	e0ed      	b.n	800095a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000784:	b2db      	uxtb	r3, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	d102      	bne.n	8000790 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff fd58 	bl	8000240 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f022 0202 	bic.w	r2, r2, #2
 800079e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80007a0:	f7ff ffd8 	bl	8000754 <HAL_GetTick>
 80007a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80007a6:	e012      	b.n	80007ce <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80007a8:	f7ff ffd4 	bl	8000754 <HAL_GetTick>
 80007ac:	4602      	mov	r2, r0
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	1ad3      	subs	r3, r2, r3
 80007b2:	2b0a      	cmp	r3, #10
 80007b4:	d90b      	bls.n	80007ce <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2205      	movs	r2, #5
 80007c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
 80007cc:	e0c5      	b.n	800095a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	f003 0302 	and.w	r3, r3, #2
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d1e5      	bne.n	80007a8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	681a      	ldr	r2, [r3, #0]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f042 0201 	orr.w	r2, r2, #1
 80007ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80007ec:	f7ff ffb2 	bl	8000754 <HAL_GetTick>
 80007f0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80007f2:	e012      	b.n	800081a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80007f4:	f7ff ffae 	bl	8000754 <HAL_GetTick>
 80007f8:	4602      	mov	r2, r0
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	1ad3      	subs	r3, r2, r3
 80007fe:	2b0a      	cmp	r3, #10
 8000800:	d90b      	bls.n	800081a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000806:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2205      	movs	r2, #5
 8000812:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000816:	2301      	movs	r3, #1
 8000818:	e09f      	b.n	800095a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	f003 0301 	and.w	r3, r3, #1
 8000824:	2b00      	cmp	r3, #0
 8000826:	d0e5      	beq.n	80007f4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	7e1b      	ldrb	r3, [r3, #24]
 800082c:	2b01      	cmp	r3, #1
 800082e:	d108      	bne.n	8000842 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	e007      	b.n	8000852 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000850:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	7e5b      	ldrb	r3, [r3, #25]
 8000856:	2b01      	cmp	r3, #1
 8000858:	d108      	bne.n	800086c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	e007      	b.n	800087c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800087a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	7e9b      	ldrb	r3, [r3, #26]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d108      	bne.n	8000896 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f042 0220 	orr.w	r2, r2, #32
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	e007      	b.n	80008a6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f022 0220 	bic.w	r2, r2, #32
 80008a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	7edb      	ldrb	r3, [r3, #27]
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	d108      	bne.n	80008c0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f022 0210 	bic.w	r2, r2, #16
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	e007      	b.n	80008d0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f042 0210 	orr.w	r2, r2, #16
 80008ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	7f1b      	ldrb	r3, [r3, #28]
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d108      	bne.n	80008ea <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f042 0208 	orr.w	r2, r2, #8
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	e007      	b.n	80008fa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f022 0208 	bic.w	r2, r2, #8
 80008f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	7f5b      	ldrb	r3, [r3, #29]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d108      	bne.n	8000914 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f042 0204 	orr.w	r2, r2, #4
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	e007      	b.n	8000924 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f022 0204 	bic.w	r2, r2, #4
 8000922:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	689a      	ldr	r2, [r3, #8]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	431a      	orrs	r2, r3
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	691b      	ldr	r3, [r3, #16]
 8000932:	431a      	orrs	r2, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	695b      	ldr	r3, [r3, #20]
 8000938:	ea42 0103 	orr.w	r1, r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	1e5a      	subs	r2, r3, #1
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	430a      	orrs	r2, r1
 8000948:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2200      	movs	r2, #0
 800094e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2201      	movs	r2, #1
 8000954:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000958:	2300      	movs	r3, #0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3710      	adds	r7, #16
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	b084      	sub	sp, #16
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	2b01      	cmp	r3, #1
 8000974:	d12e      	bne.n	80009d4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2202      	movs	r2, #2
 800097a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f022 0201 	bic.w	r2, r2, #1
 800098c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800098e:	f7ff fee1 	bl	8000754 <HAL_GetTick>
 8000992:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000994:	e012      	b.n	80009bc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000996:	f7ff fedd 	bl	8000754 <HAL_GetTick>
 800099a:	4602      	mov	r2, r0
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	2b0a      	cmp	r3, #10
 80009a2:	d90b      	bls.n	80009bc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009a8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2205      	movs	r2, #5
 80009b4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e012      	b.n	80009e2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d1e5      	bne.n	8000996 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80009d0:	2300      	movs	r3, #0
 80009d2:	e006      	b.n	80009e2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80009e0:	2301      	movs	r3, #1
  }
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b089      	sub	sp, #36	; 0x24
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	60f8      	str	r0, [r7, #12]
 80009f2:	60b9      	str	r1, [r7, #8]
 80009f4:	607a      	str	r2, [r7, #4]
 80009f6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	689b      	ldr	r3, [r3, #8]
 8000a06:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000a08:	7ffb      	ldrb	r3, [r7, #31]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d003      	beq.n	8000a16 <HAL_CAN_AddTxMessage+0x2c>
 8000a0e:	7ffb      	ldrb	r3, [r7, #31]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	f040 80b8 	bne.w	8000b86 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000a16:	69bb      	ldr	r3, [r7, #24]
 8000a18:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d10a      	bne.n	8000a36 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d105      	bne.n	8000a36 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000a2a:	69bb      	ldr	r3, [r7, #24]
 8000a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	f000 80a0 	beq.w	8000b76 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000a36:	69bb      	ldr	r3, [r7, #24]
 8000a38:	0e1b      	lsrs	r3, r3, #24
 8000a3a:	f003 0303 	and.w	r3, r3, #3
 8000a3e:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	2b02      	cmp	r3, #2
 8000a44:	d907      	bls.n	8000a56 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a4a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
 8000a54:	e09e      	b.n	8000b94 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000a56:	2201      	movs	r2, #1
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	409a      	lsls	r2, r3
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d10d      	bne.n	8000a84 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000a6e:	68bb      	ldr	r3, [r7, #8]
 8000a70:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000a72:	68f9      	ldr	r1, [r7, #12]
 8000a74:	6809      	ldr	r1, [r1, #0]
 8000a76:	431a      	orrs	r2, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	011b      	lsls	r3, r3, #4
 8000a7e:	440b      	add	r3, r1
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	e00f      	b.n	8000aa4 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a8e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a94:	68f9      	ldr	r1, [r7, #12]
 8000a96:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000a98:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	3318      	adds	r3, #24
 8000a9e:	011b      	lsls	r3, r3, #4
 8000aa0:	440b      	add	r3, r1
 8000aa2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	6819      	ldr	r1, [r3, #0]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	691a      	ldr	r2, [r3, #16]
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	3318      	adds	r3, #24
 8000ab0:	011b      	lsls	r3, r3, #4
 8000ab2:	440b      	add	r3, r1
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	7d1b      	ldrb	r3, [r3, #20]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d111      	bne.n	8000ae4 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	3318      	adds	r3, #24
 8000ac8:	011b      	lsls	r3, r3, #4
 8000aca:	4413      	add	r3, r2
 8000acc:	3304      	adds	r3, #4
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	6811      	ldr	r1, [r2, #0]
 8000ad4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	3318      	adds	r3, #24
 8000adc:	011b      	lsls	r3, r3, #4
 8000ade:	440b      	add	r3, r1
 8000ae0:	3304      	adds	r3, #4
 8000ae2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3307      	adds	r3, #7
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	061a      	lsls	r2, r3, #24
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3306      	adds	r3, #6
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	041b      	lsls	r3, r3, #16
 8000af4:	431a      	orrs	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3305      	adds	r3, #5
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	021b      	lsls	r3, r3, #8
 8000afe:	4313      	orrs	r3, r2
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	3204      	adds	r2, #4
 8000b04:	7812      	ldrb	r2, [r2, #0]
 8000b06:	4610      	mov	r0, r2
 8000b08:	68fa      	ldr	r2, [r7, #12]
 8000b0a:	6811      	ldr	r1, [r2, #0]
 8000b0c:	ea43 0200 	orr.w	r2, r3, r0
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	011b      	lsls	r3, r3, #4
 8000b14:	440b      	add	r3, r1
 8000b16:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000b1a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	3303      	adds	r3, #3
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	061a      	lsls	r2, r3, #24
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3302      	adds	r3, #2
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	041b      	lsls	r3, r3, #16
 8000b2c:	431a      	orrs	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	3301      	adds	r3, #1
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	021b      	lsls	r3, r3, #8
 8000b36:	4313      	orrs	r3, r2
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	7812      	ldrb	r2, [r2, #0]
 8000b3c:	4610      	mov	r0, r2
 8000b3e:	68fa      	ldr	r2, [r7, #12]
 8000b40:	6811      	ldr	r1, [r2, #0]
 8000b42:	ea43 0200 	orr.w	r2, r3, r0
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	011b      	lsls	r3, r3, #4
 8000b4a:	440b      	add	r3, r1
 8000b4c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000b50:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	3318      	adds	r3, #24
 8000b5a:	011b      	lsls	r3, r3, #4
 8000b5c:	4413      	add	r3, r2
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	68fa      	ldr	r2, [r7, #12]
 8000b62:	6811      	ldr	r1, [r2, #0]
 8000b64:	f043 0201 	orr.w	r2, r3, #1
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	3318      	adds	r3, #24
 8000b6c:	011b      	lsls	r3, r3, #4
 8000b6e:	440b      	add	r3, r1
 8000b70:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e00e      	b.n	8000b94 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b7a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	e006      	b.n	8000b94 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b8a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
  }
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3724      	adds	r7, #36	; 0x24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bd2:	4a04      	ldr	r2, [pc, #16]	; (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	60d3      	str	r3, [r2, #12]
}
 8000bd8:	bf00      	nop
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bec:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <__NVIC_GetPriorityGrouping+0x18>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	f003 0307 	and.w	r3, r3, #7
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	6039      	str	r1, [r7, #0]
 8000c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	db0a      	blt.n	8000c2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	b2da      	uxtb	r2, r3
 8000c1c:	490c      	ldr	r1, [pc, #48]	; (8000c50 <__NVIC_SetPriority+0x4c>)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	0112      	lsls	r2, r2, #4
 8000c24:	b2d2      	uxtb	r2, r2
 8000c26:	440b      	add	r3, r1
 8000c28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c2c:	e00a      	b.n	8000c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	4908      	ldr	r1, [pc, #32]	; (8000c54 <__NVIC_SetPriority+0x50>)
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	f003 030f 	and.w	r3, r3, #15
 8000c3a:	3b04      	subs	r3, #4
 8000c3c:	0112      	lsls	r2, r2, #4
 8000c3e:	b2d2      	uxtb	r2, r2
 8000c40:	440b      	add	r3, r1
 8000c42:	761a      	strb	r2, [r3, #24]
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	e000e100 	.word	0xe000e100
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b089      	sub	sp, #36	; 0x24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	f1c3 0307 	rsb	r3, r3, #7
 8000c72:	2b04      	cmp	r3, #4
 8000c74:	bf28      	it	cs
 8000c76:	2304      	movcs	r3, #4
 8000c78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	3304      	adds	r3, #4
 8000c7e:	2b06      	cmp	r3, #6
 8000c80:	d902      	bls.n	8000c88 <NVIC_EncodePriority+0x30>
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	3b03      	subs	r3, #3
 8000c86:	e000      	b.n	8000c8a <NVIC_EncodePriority+0x32>
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c90:	69bb      	ldr	r3, [r7, #24]
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	43da      	mvns	r2, r3
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	401a      	ands	r2, r3
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8000caa:	43d9      	mvns	r1, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb0:	4313      	orrs	r3, r2
         );
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3724      	adds	r7, #36	; 0x24
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
	...

08000cc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	3b01      	subs	r3, #1
 8000ccc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cd0:	d301      	bcc.n	8000cd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e00f      	b.n	8000cf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cd6:	4a0a      	ldr	r2, [pc, #40]	; (8000d00 <SysTick_Config+0x40>)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	3b01      	subs	r3, #1
 8000cdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cde:	210f      	movs	r1, #15
 8000ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce4:	f7ff ff8e 	bl	8000c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce8:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <SysTick_Config+0x40>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cee:	4b04      	ldr	r3, [pc, #16]	; (8000d00 <SysTick_Config+0x40>)
 8000cf0:	2207      	movs	r2, #7
 8000cf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	e000e010 	.word	0xe000e010

08000d04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f7ff ff47 	bl	8000ba0 <__NVIC_SetPriorityGrouping>
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b086      	sub	sp, #24
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	4603      	mov	r3, r0
 8000d22:	60b9      	str	r1, [r7, #8]
 8000d24:	607a      	str	r2, [r7, #4]
 8000d26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d2c:	f7ff ff5c 	bl	8000be8 <__NVIC_GetPriorityGrouping>
 8000d30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d32:	687a      	ldr	r2, [r7, #4]
 8000d34:	68b9      	ldr	r1, [r7, #8]
 8000d36:	6978      	ldr	r0, [r7, #20]
 8000d38:	f7ff ff8e 	bl	8000c58 <NVIC_EncodePriority>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d42:	4611      	mov	r1, r2
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff ff5d 	bl	8000c04 <__NVIC_SetPriority>
}
 8000d4a:	bf00      	nop
 8000d4c:	3718      	adds	r7, #24
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff ffb0 	bl	8000cc0 <SysTick_Config>
 8000d60:	4603      	mov	r3, r0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
	...

08000d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b087      	sub	sp, #28
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d7a:	e154      	b.n	8001026 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	2101      	movs	r1, #1
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	fa01 f303 	lsl.w	r3, r1, r3
 8000d88:	4013      	ands	r3, r2
 8000d8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	f000 8146 	beq.w	8001020 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d00b      	beq.n	8000db4 <HAL_GPIO_Init+0x48>
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d007      	beq.n	8000db4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000da8:	2b11      	cmp	r3, #17
 8000daa:	d003      	beq.n	8000db4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b12      	cmp	r3, #18
 8000db2:	d130      	bne.n	8000e16 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	43db      	mvns	r3, r3
 8000dc6:	693a      	ldr	r2, [r7, #16]
 8000dc8:	4013      	ands	r3, r2
 8000dca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	68da      	ldr	r2, [r3, #12]
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dea:	2201      	movs	r2, #1
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	43db      	mvns	r3, r3
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	4013      	ands	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	091b      	lsrs	r3, r3, #4
 8000e00:	f003 0201 	and.w	r2, r3, #1
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	2203      	movs	r2, #3
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	43db      	mvns	r3, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b02      	cmp	r3, #2
 8000e4c:	d003      	beq.n	8000e56 <HAL_GPIO_Init+0xea>
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	2b12      	cmp	r3, #18
 8000e54:	d123      	bne.n	8000e9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	08da      	lsrs	r2, r3, #3
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	3208      	adds	r2, #8
 8000e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	f003 0307 	and.w	r3, r3, #7
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	220f      	movs	r2, #15
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4013      	ands	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	691a      	ldr	r2, [r3, #16]
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	f003 0307 	and.w	r3, r3, #7
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	08da      	lsrs	r2, r3, #3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3208      	adds	r2, #8
 8000e98:	6939      	ldr	r1, [r7, #16]
 8000e9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000eae:	43db      	mvns	r3, r3
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f003 0203 	and.w	r2, r3, #3
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	f000 80a0 	beq.w	8001020 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ee0:	4b58      	ldr	r3, [pc, #352]	; (8001044 <HAL_GPIO_Init+0x2d8>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	4a57      	ldr	r2, [pc, #348]	; (8001044 <HAL_GPIO_Init+0x2d8>)
 8000ee6:	f043 0301 	orr.w	r3, r3, #1
 8000eea:	6193      	str	r3, [r2, #24]
 8000eec:	4b55      	ldr	r3, [pc, #340]	; (8001044 <HAL_GPIO_Init+0x2d8>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	f003 0301 	and.w	r3, r3, #1
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ef8:	4a53      	ldr	r2, [pc, #332]	; (8001048 <HAL_GPIO_Init+0x2dc>)
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	089b      	lsrs	r3, r3, #2
 8000efe:	3302      	adds	r3, #2
 8000f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	f003 0303 	and.w	r3, r3, #3
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	220f      	movs	r2, #15
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	43db      	mvns	r3, r3
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f22:	d019      	beq.n	8000f58 <HAL_GPIO_Init+0x1ec>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4a49      	ldr	r2, [pc, #292]	; (800104c <HAL_GPIO_Init+0x2e0>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d013      	beq.n	8000f54 <HAL_GPIO_Init+0x1e8>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	4a48      	ldr	r2, [pc, #288]	; (8001050 <HAL_GPIO_Init+0x2e4>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d00d      	beq.n	8000f50 <HAL_GPIO_Init+0x1e4>
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a47      	ldr	r2, [pc, #284]	; (8001054 <HAL_GPIO_Init+0x2e8>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d007      	beq.n	8000f4c <HAL_GPIO_Init+0x1e0>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4a46      	ldr	r2, [pc, #280]	; (8001058 <HAL_GPIO_Init+0x2ec>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d101      	bne.n	8000f48 <HAL_GPIO_Init+0x1dc>
 8000f44:	2304      	movs	r3, #4
 8000f46:	e008      	b.n	8000f5a <HAL_GPIO_Init+0x1ee>
 8000f48:	2305      	movs	r3, #5
 8000f4a:	e006      	b.n	8000f5a <HAL_GPIO_Init+0x1ee>
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	e004      	b.n	8000f5a <HAL_GPIO_Init+0x1ee>
 8000f50:	2302      	movs	r3, #2
 8000f52:	e002      	b.n	8000f5a <HAL_GPIO_Init+0x1ee>
 8000f54:	2301      	movs	r3, #1
 8000f56:	e000      	b.n	8000f5a <HAL_GPIO_Init+0x1ee>
 8000f58:	2300      	movs	r3, #0
 8000f5a:	697a      	ldr	r2, [r7, #20]
 8000f5c:	f002 0203 	and.w	r2, r2, #3
 8000f60:	0092      	lsls	r2, r2, #2
 8000f62:	4093      	lsls	r3, r2
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f6a:	4937      	ldr	r1, [pc, #220]	; (8001048 <HAL_GPIO_Init+0x2dc>)
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	089b      	lsrs	r3, r3, #2
 8000f70:	3302      	adds	r3, #2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f78:	4b38      	ldr	r3, [pc, #224]	; (800105c <HAL_GPIO_Init+0x2f0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	43db      	mvns	r3, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d003      	beq.n	8000f9c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f9c:	4a2f      	ldr	r2, [pc, #188]	; (800105c <HAL_GPIO_Init+0x2f0>)
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fa2:	4b2e      	ldr	r3, [pc, #184]	; (800105c <HAL_GPIO_Init+0x2f0>)
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	43db      	mvns	r3, r3
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d003      	beq.n	8000fc6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fc6:	4a25      	ldr	r2, [pc, #148]	; (800105c <HAL_GPIO_Init+0x2f0>)
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fcc:	4b23      	ldr	r3, [pc, #140]	; (800105c <HAL_GPIO_Init+0x2f0>)
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ff0:	4a1a      	ldr	r2, [pc, #104]	; (800105c <HAL_GPIO_Init+0x2f0>)
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ff6:	4b19      	ldr	r3, [pc, #100]	; (800105c <HAL_GPIO_Init+0x2f0>)
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	43db      	mvns	r3, r3
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	4013      	ands	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4313      	orrs	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800101a:	4a10      	ldr	r2, [pc, #64]	; (800105c <HAL_GPIO_Init+0x2f0>)
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	3301      	adds	r3, #1
 8001024:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	fa22 f303 	lsr.w	r3, r2, r3
 8001030:	2b00      	cmp	r3, #0
 8001032:	f47f aea3 	bne.w	8000d7c <HAL_GPIO_Init+0x10>
  }
}
 8001036:	bf00      	nop
 8001038:	371c      	adds	r7, #28
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40021000 	.word	0x40021000
 8001048:	40010000 	.word	0x40010000
 800104c:	48000400 	.word	0x48000400
 8001050:	48000800 	.word	0x48000800
 8001054:	48000c00 	.word	0x48000c00
 8001058:	48001000 	.word	0x48001000
 800105c:	40010400 	.word	0x40010400

08001060 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001066:	af00      	add	r7, sp, #0
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d102      	bne.n	800107a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	f000 bef4 	b.w	8001e62 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800107a:	1d3b      	adds	r3, r7, #4
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	2b00      	cmp	r3, #0
 8001086:	f000 816a 	beq.w	800135e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800108a:	4bb3      	ldr	r3, [pc, #716]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f003 030c 	and.w	r3, r3, #12
 8001092:	2b04      	cmp	r3, #4
 8001094:	d00c      	beq.n	80010b0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001096:	4bb0      	ldr	r3, [pc, #704]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f003 030c 	and.w	r3, r3, #12
 800109e:	2b08      	cmp	r3, #8
 80010a0:	d159      	bne.n	8001156 <HAL_RCC_OscConfig+0xf6>
 80010a2:	4bad      	ldr	r3, [pc, #692]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ae:	d152      	bne.n	8001156 <HAL_RCC_OscConfig+0xf6>
 80010b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010b4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80010bc:	fa93 f3a3 	rbit	r3, r3
 80010c0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010c4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c8:	fab3 f383 	clz	r3, r3
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	095b      	lsrs	r3, r3, #5
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d102      	bne.n	80010e2 <HAL_RCC_OscConfig+0x82>
 80010dc:	4b9e      	ldr	r3, [pc, #632]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	e015      	b.n	800110e <HAL_RCC_OscConfig+0xae>
 80010e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010e6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ea:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80010ee:	fa93 f3a3 	rbit	r3, r3
 80010f2:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80010f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010fa:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80010fe:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001102:	fa93 f3a3 	rbit	r3, r3
 8001106:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800110a:	4b93      	ldr	r3, [pc, #588]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 800110c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800110e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001112:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001116:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800111a:	fa92 f2a2 	rbit	r2, r2
 800111e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001122:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001126:	fab2 f282 	clz	r2, r2
 800112a:	b2d2      	uxtb	r2, r2
 800112c:	f042 0220 	orr.w	r2, r2, #32
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	f002 021f 	and.w	r2, r2, #31
 8001136:	2101      	movs	r1, #1
 8001138:	fa01 f202 	lsl.w	r2, r1, r2
 800113c:	4013      	ands	r3, r2
 800113e:	2b00      	cmp	r3, #0
 8001140:	f000 810c 	beq.w	800135c <HAL_RCC_OscConfig+0x2fc>
 8001144:	1d3b      	adds	r3, r7, #4
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	f040 8106 	bne.w	800135c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	f000 be86 	b.w	8001e62 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001160:	d106      	bne.n	8001170 <HAL_RCC_OscConfig+0x110>
 8001162:	4b7d      	ldr	r3, [pc, #500]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a7c      	ldr	r2, [pc, #496]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 8001168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800116c:	6013      	str	r3, [r2, #0]
 800116e:	e030      	b.n	80011d2 <HAL_RCC_OscConfig+0x172>
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d10c      	bne.n	8001194 <HAL_RCC_OscConfig+0x134>
 800117a:	4b77      	ldr	r3, [pc, #476]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a76      	ldr	r2, [pc, #472]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 8001180:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001184:	6013      	str	r3, [r2, #0]
 8001186:	4b74      	ldr	r3, [pc, #464]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a73      	ldr	r2, [pc, #460]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 800118c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001190:	6013      	str	r3, [r2, #0]
 8001192:	e01e      	b.n	80011d2 <HAL_RCC_OscConfig+0x172>
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800119e:	d10c      	bne.n	80011ba <HAL_RCC_OscConfig+0x15a>
 80011a0:	4b6d      	ldr	r3, [pc, #436]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a6c      	ldr	r2, [pc, #432]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011aa:	6013      	str	r3, [r2, #0]
 80011ac:	4b6a      	ldr	r3, [pc, #424]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a69      	ldr	r2, [pc, #420]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b6:	6013      	str	r3, [r2, #0]
 80011b8:	e00b      	b.n	80011d2 <HAL_RCC_OscConfig+0x172>
 80011ba:	4b67      	ldr	r3, [pc, #412]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a66      	ldr	r2, [pc, #408]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	4b64      	ldr	r3, [pc, #400]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a63      	ldr	r2, [pc, #396]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011d0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011d2:	4b61      	ldr	r3, [pc, #388]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d6:	f023 020f 	bic.w	r2, r3, #15
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	495d      	ldr	r1, [pc, #372]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d059      	beq.n	80012a4 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f0:	f7ff fab0 	bl	8000754 <HAL_GetTick>
 80011f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011f8:	e00a      	b.n	8001210 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011fa:	f7ff faab 	bl	8000754 <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b64      	cmp	r3, #100	; 0x64
 8001208:	d902      	bls.n	8001210 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	f000 be29 	b.w	8001e62 <HAL_RCC_OscConfig+0xe02>
 8001210:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001214:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001218:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800121c:	fa93 f3a3 	rbit	r3, r3
 8001220:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001224:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001228:	fab3 f383 	clz	r3, r3
 800122c:	b2db      	uxtb	r3, r3
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	b2db      	uxtb	r3, r3
 8001232:	f043 0301 	orr.w	r3, r3, #1
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b01      	cmp	r3, #1
 800123a:	d102      	bne.n	8001242 <HAL_RCC_OscConfig+0x1e2>
 800123c:	4b46      	ldr	r3, [pc, #280]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	e015      	b.n	800126e <HAL_RCC_OscConfig+0x20e>
 8001242:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001246:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800124a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800124e:	fa93 f3a3 	rbit	r3, r3
 8001252:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001256:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800125a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800125e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001262:	fa93 f3a3 	rbit	r3, r3
 8001266:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800126a:	4b3b      	ldr	r3, [pc, #236]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 800126c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001272:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001276:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800127a:	fa92 f2a2 	rbit	r2, r2
 800127e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001282:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001286:	fab2 f282 	clz	r2, r2
 800128a:	b2d2      	uxtb	r2, r2
 800128c:	f042 0220 	orr.w	r2, r2, #32
 8001290:	b2d2      	uxtb	r2, r2
 8001292:	f002 021f 	and.w	r2, r2, #31
 8001296:	2101      	movs	r1, #1
 8001298:	fa01 f202 	lsl.w	r2, r1, r2
 800129c:	4013      	ands	r3, r2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d0ab      	beq.n	80011fa <HAL_RCC_OscConfig+0x19a>
 80012a2:	e05c      	b.n	800135e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a4:	f7ff fa56 	bl	8000754 <HAL_GetTick>
 80012a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ac:	e00a      	b.n	80012c4 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012ae:	f7ff fa51 	bl	8000754 <HAL_GetTick>
 80012b2:	4602      	mov	r2, r0
 80012b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b64      	cmp	r3, #100	; 0x64
 80012bc:	d902      	bls.n	80012c4 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	f000 bdcf 	b.w	8001e62 <HAL_RCC_OscConfig+0xe02>
 80012c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012c8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012cc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80012d0:	fa93 f3a3 	rbit	r3, r3
 80012d4:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80012d8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012dc:	fab3 f383 	clz	r3, r3
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	095b      	lsrs	r3, r3, #5
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d102      	bne.n	80012f6 <HAL_RCC_OscConfig+0x296>
 80012f0:	4b19      	ldr	r3, [pc, #100]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	e015      	b.n	8001322 <HAL_RCC_OscConfig+0x2c2>
 80012f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012fa:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012fe:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001302:	fa93 f3a3 	rbit	r3, r3
 8001306:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800130a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800130e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001312:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001316:	fa93 f3a3 	rbit	r3, r3
 800131a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800131e:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <HAL_RCC_OscConfig+0x2f8>)
 8001320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001322:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001326:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800132a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800132e:	fa92 f2a2 	rbit	r2, r2
 8001332:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001336:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800133a:	fab2 f282 	clz	r2, r2
 800133e:	b2d2      	uxtb	r2, r2
 8001340:	f042 0220 	orr.w	r2, r2, #32
 8001344:	b2d2      	uxtb	r2, r2
 8001346:	f002 021f 	and.w	r2, r2, #31
 800134a:	2101      	movs	r1, #1
 800134c:	fa01 f202 	lsl.w	r2, r1, r2
 8001350:	4013      	ands	r3, r2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1ab      	bne.n	80012ae <HAL_RCC_OscConfig+0x24e>
 8001356:	e002      	b.n	800135e <HAL_RCC_OscConfig+0x2fe>
 8001358:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	2b00      	cmp	r3, #0
 800136a:	f000 816f 	beq.w	800164c <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800136e:	4bd0      	ldr	r3, [pc, #832]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f003 030c 	and.w	r3, r3, #12
 8001376:	2b00      	cmp	r3, #0
 8001378:	d00b      	beq.n	8001392 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800137a:	4bcd      	ldr	r3, [pc, #820]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f003 030c 	and.w	r3, r3, #12
 8001382:	2b08      	cmp	r3, #8
 8001384:	d16c      	bne.n	8001460 <HAL_RCC_OscConfig+0x400>
 8001386:	4bca      	ldr	r3, [pc, #808]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d166      	bne.n	8001460 <HAL_RCC_OscConfig+0x400>
 8001392:	2302      	movs	r3, #2
 8001394:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001398:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800139c:	fa93 f3a3 	rbit	r3, r3
 80013a0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80013a4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a8:	fab3 f383 	clz	r3, r3
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	095b      	lsrs	r3, r3, #5
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	f043 0301 	orr.w	r3, r3, #1
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d102      	bne.n	80013c2 <HAL_RCC_OscConfig+0x362>
 80013bc:	4bbc      	ldr	r3, [pc, #752]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	e013      	b.n	80013ea <HAL_RCC_OscConfig+0x38a>
 80013c2:	2302      	movs	r3, #2
 80013c4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80013cc:	fa93 f3a3 	rbit	r3, r3
 80013d0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80013d4:	2302      	movs	r3, #2
 80013d6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80013da:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80013de:	fa93 f3a3 	rbit	r3, r3
 80013e2:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80013e6:	4bb2      	ldr	r3, [pc, #712]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 80013e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ea:	2202      	movs	r2, #2
 80013ec:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80013f0:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80013f4:	fa92 f2a2 	rbit	r2, r2
 80013f8:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80013fc:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001400:	fab2 f282 	clz	r2, r2
 8001404:	b2d2      	uxtb	r2, r2
 8001406:	f042 0220 	orr.w	r2, r2, #32
 800140a:	b2d2      	uxtb	r2, r2
 800140c:	f002 021f 	and.w	r2, r2, #31
 8001410:	2101      	movs	r1, #1
 8001412:	fa01 f202 	lsl.w	r2, r1, r2
 8001416:	4013      	ands	r3, r2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d007      	beq.n	800142c <HAL_RCC_OscConfig+0x3cc>
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	691b      	ldr	r3, [r3, #16]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d002      	beq.n	800142c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	f000 bd1b 	b.w	8001e62 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142c:	4ba0      	ldr	r3, [pc, #640]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001434:	1d3b      	adds	r3, r7, #4
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	21f8      	movs	r1, #248	; 0xf8
 800143c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001440:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001444:	fa91 f1a1 	rbit	r1, r1
 8001448:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800144c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001450:	fab1 f181 	clz	r1, r1
 8001454:	b2c9      	uxtb	r1, r1
 8001456:	408b      	lsls	r3, r1
 8001458:	4995      	ldr	r1, [pc, #596]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 800145a:	4313      	orrs	r3, r2
 800145c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800145e:	e0f5      	b.n	800164c <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	2b00      	cmp	r3, #0
 8001468:	f000 8085 	beq.w	8001576 <HAL_RCC_OscConfig+0x516>
 800146c:	2301      	movs	r3, #1
 800146e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001472:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001476:	fa93 f3a3 	rbit	r3, r3
 800147a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800147e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001482:	fab3 f383 	clz	r3, r3
 8001486:	b2db      	uxtb	r3, r3
 8001488:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800148c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	461a      	mov	r2, r3
 8001494:	2301      	movs	r3, #1
 8001496:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001498:	f7ff f95c 	bl	8000754 <HAL_GetTick>
 800149c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a0:	e00a      	b.n	80014b8 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014a2:	f7ff f957 	bl	8000754 <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d902      	bls.n	80014b8 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	f000 bcd5 	b.w	8001e62 <HAL_RCC_OscConfig+0xe02>
 80014b8:	2302      	movs	r3, #2
 80014ba:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014be:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80014c2:	fa93 f3a3 	rbit	r3, r3
 80014c6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80014ca:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ce:	fab3 f383 	clz	r3, r3
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	095b      	lsrs	r3, r3, #5
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d102      	bne.n	80014e8 <HAL_RCC_OscConfig+0x488>
 80014e2:	4b73      	ldr	r3, [pc, #460]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	e013      	b.n	8001510 <HAL_RCC_OscConfig+0x4b0>
 80014e8:	2302      	movs	r3, #2
 80014ea:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ee:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80014f2:	fa93 f3a3 	rbit	r3, r3
 80014f6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80014fa:	2302      	movs	r3, #2
 80014fc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001500:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001504:	fa93 f3a3 	rbit	r3, r3
 8001508:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800150c:	4b68      	ldr	r3, [pc, #416]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 800150e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001510:	2202      	movs	r2, #2
 8001512:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001516:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800151a:	fa92 f2a2 	rbit	r2, r2
 800151e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001522:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001526:	fab2 f282 	clz	r2, r2
 800152a:	b2d2      	uxtb	r2, r2
 800152c:	f042 0220 	orr.w	r2, r2, #32
 8001530:	b2d2      	uxtb	r2, r2
 8001532:	f002 021f 	and.w	r2, r2, #31
 8001536:	2101      	movs	r1, #1
 8001538:	fa01 f202 	lsl.w	r2, r1, r2
 800153c:	4013      	ands	r3, r2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0af      	beq.n	80014a2 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001542:	4b5b      	ldr	r3, [pc, #364]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	21f8      	movs	r1, #248	; 0xf8
 8001552:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001556:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800155a:	fa91 f1a1 	rbit	r1, r1
 800155e:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001562:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001566:	fab1 f181 	clz	r1, r1
 800156a:	b2c9      	uxtb	r1, r1
 800156c:	408b      	lsls	r3, r1
 800156e:	4950      	ldr	r1, [pc, #320]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 8001570:	4313      	orrs	r3, r2
 8001572:	600b      	str	r3, [r1, #0]
 8001574:	e06a      	b.n	800164c <HAL_RCC_OscConfig+0x5ec>
 8001576:	2301      	movs	r3, #1
 8001578:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001580:	fa93 f3a3 	rbit	r3, r3
 8001584:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001588:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800158c:	fab3 f383 	clz	r3, r3
 8001590:	b2db      	uxtb	r3, r3
 8001592:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001596:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	461a      	mov	r2, r3
 800159e:	2300      	movs	r3, #0
 80015a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a2:	f7ff f8d7 	bl	8000754 <HAL_GetTick>
 80015a6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015aa:	e00a      	b.n	80015c2 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015ac:	f7ff f8d2 	bl	8000754 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d902      	bls.n	80015c2 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80015bc:	2303      	movs	r3, #3
 80015be:	f000 bc50 	b.w	8001e62 <HAL_RCC_OscConfig+0xe02>
 80015c2:	2302      	movs	r3, #2
 80015c4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80015cc:	fa93 f3a3 	rbit	r3, r3
 80015d0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80015d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015d8:	fab3 f383 	clz	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	095b      	lsrs	r3, r3, #5
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d102      	bne.n	80015f2 <HAL_RCC_OscConfig+0x592>
 80015ec:	4b30      	ldr	r3, [pc, #192]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	e013      	b.n	800161a <HAL_RCC_OscConfig+0x5ba>
 80015f2:	2302      	movs	r3, #2
 80015f4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80015fc:	fa93 f3a3 	rbit	r3, r3
 8001600:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001604:	2302      	movs	r3, #2
 8001606:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800160a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800160e:	fa93 f3a3 	rbit	r3, r3
 8001612:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001616:	4b26      	ldr	r3, [pc, #152]	; (80016b0 <HAL_RCC_OscConfig+0x650>)
 8001618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161a:	2202      	movs	r2, #2
 800161c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001620:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001624:	fa92 f2a2 	rbit	r2, r2
 8001628:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800162c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001630:	fab2 f282 	clz	r2, r2
 8001634:	b2d2      	uxtb	r2, r2
 8001636:	f042 0220 	orr.w	r2, r2, #32
 800163a:	b2d2      	uxtb	r2, r2
 800163c:	f002 021f 	and.w	r2, r2, #31
 8001640:	2101      	movs	r1, #1
 8001642:	fa01 f202 	lsl.w	r2, r1, r2
 8001646:	4013      	ands	r3, r2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1af      	bne.n	80015ac <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0308 	and.w	r3, r3, #8
 8001656:	2b00      	cmp	r3, #0
 8001658:	f000 80da 	beq.w	8001810 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800165c:	1d3b      	adds	r3, r7, #4
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d069      	beq.n	800173a <HAL_RCC_OscConfig+0x6da>
 8001666:	2301      	movs	r3, #1
 8001668:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001670:	fa93 f3a3 	rbit	r3, r3
 8001674:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001678:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800167c:	fab3 f383 	clz	r3, r3
 8001680:	b2db      	uxtb	r3, r3
 8001682:	461a      	mov	r2, r3
 8001684:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <HAL_RCC_OscConfig+0x654>)
 8001686:	4413      	add	r3, r2
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	461a      	mov	r2, r3
 800168c:	2301      	movs	r3, #1
 800168e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001690:	f7ff f860 	bl	8000754 <HAL_GetTick>
 8001694:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001698:	e00e      	b.n	80016b8 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800169a:	f7ff f85b 	bl	8000754 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d906      	bls.n	80016b8 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e3d9      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
 80016ae:	bf00      	nop
 80016b0:	40021000 	.word	0x40021000
 80016b4:	10908120 	.word	0x10908120
 80016b8:	2302      	movs	r3, #2
 80016ba:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016be:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80016c2:	fa93 f3a3 	rbit	r3, r3
 80016c6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80016ca:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80016ce:	2202      	movs	r2, #2
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	fa93 f2a3 	rbit	r2, r3
 80016dc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80016e6:	2202      	movs	r2, #2
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	fa93 f2a3 	rbit	r2, r3
 80016f4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80016f8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016fa:	4ba5      	ldr	r3, [pc, #660]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80016fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016fe:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001702:	2102      	movs	r1, #2
 8001704:	6019      	str	r1, [r3, #0]
 8001706:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	fa93 f1a3 	rbit	r1, r3
 8001710:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001714:	6019      	str	r1, [r3, #0]
  return result;
 8001716:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	fab3 f383 	clz	r3, r3
 8001720:	b2db      	uxtb	r3, r3
 8001722:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001726:	b2db      	uxtb	r3, r3
 8001728:	f003 031f 	and.w	r3, r3, #31
 800172c:	2101      	movs	r1, #1
 800172e:	fa01 f303 	lsl.w	r3, r1, r3
 8001732:	4013      	ands	r3, r2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0b0      	beq.n	800169a <HAL_RCC_OscConfig+0x63a>
 8001738:	e06a      	b.n	8001810 <HAL_RCC_OscConfig+0x7b0>
 800173a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	fa93 f2a3 	rbit	r2, r3
 800174c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001750:	601a      	str	r2, [r3, #0]
  return result;
 8001752:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001756:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001758:	fab3 f383 	clz	r3, r3
 800175c:	b2db      	uxtb	r3, r3
 800175e:	461a      	mov	r2, r3
 8001760:	4b8c      	ldr	r3, [pc, #560]	; (8001994 <HAL_RCC_OscConfig+0x934>)
 8001762:	4413      	add	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	461a      	mov	r2, r3
 8001768:	2300      	movs	r3, #0
 800176a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800176c:	f7fe fff2 	bl	8000754 <HAL_GetTick>
 8001770:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001774:	e009      	b.n	800178a <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001776:	f7fe ffed 	bl	8000754 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e36b      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
 800178a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800178e:	2202      	movs	r2, #2
 8001790:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001792:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	fa93 f2a3 	rbit	r2, r3
 800179c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80017a6:	2202      	movs	r2, #2
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	fa93 f2a3 	rbit	r2, r3
 80017b4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80017be:	2202      	movs	r2, #2
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	fa93 f2a3 	rbit	r2, r3
 80017cc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017d0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017d2:	4b6f      	ldr	r3, [pc, #444]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80017d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017d6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80017da:	2102      	movs	r1, #2
 80017dc:	6019      	str	r1, [r3, #0]
 80017de:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	fa93 f1a3 	rbit	r1, r3
 80017e8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80017ec:	6019      	str	r1, [r3, #0]
  return result;
 80017ee:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	fab3 f383 	clz	r3, r3
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	f003 031f 	and.w	r3, r3, #31
 8001804:	2101      	movs	r1, #1
 8001806:	fa01 f303 	lsl.w	r3, r1, r3
 800180a:	4013      	ands	r3, r2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d1b2      	bne.n	8001776 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0304 	and.w	r3, r3, #4
 800181a:	2b00      	cmp	r3, #0
 800181c:	f000 8158 	beq.w	8001ad0 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001820:	2300      	movs	r3, #0
 8001822:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001826:	4b5a      	ldr	r3, [pc, #360]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d112      	bne.n	8001858 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001832:	4b57      	ldr	r3, [pc, #348]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	4a56      	ldr	r2, [pc, #344]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 8001838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800183c:	61d3      	str	r3, [r2, #28]
 800183e:	4b54      	ldr	r3, [pc, #336]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	f107 0308 	add.w	r3, r7, #8
 8001850:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001852:	2301      	movs	r3, #1
 8001854:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001858:	4b4f      	ldr	r3, [pc, #316]	; (8001998 <HAL_RCC_OscConfig+0x938>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001860:	2b00      	cmp	r3, #0
 8001862:	d11a      	bne.n	800189a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001864:	4b4c      	ldr	r3, [pc, #304]	; (8001998 <HAL_RCC_OscConfig+0x938>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a4b      	ldr	r2, [pc, #300]	; (8001998 <HAL_RCC_OscConfig+0x938>)
 800186a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800186e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001870:	f7fe ff70 	bl	8000754 <HAL_GetTick>
 8001874:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001878:	e009      	b.n	800188e <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800187a:	f7fe ff6b 	bl	8000754 <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b64      	cmp	r3, #100	; 0x64
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e2e9      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800188e:	4b42      	ldr	r3, [pc, #264]	; (8001998 <HAL_RCC_OscConfig+0x938>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001896:	2b00      	cmp	r3, #0
 8001898:	d0ef      	beq.n	800187a <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d106      	bne.n	80018b2 <HAL_RCC_OscConfig+0x852>
 80018a4:	4b3a      	ldr	r3, [pc, #232]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	4a39      	ldr	r2, [pc, #228]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	6213      	str	r3, [r2, #32]
 80018b0:	e02f      	b.n	8001912 <HAL_RCC_OscConfig+0x8b2>
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d10c      	bne.n	80018d6 <HAL_RCC_OscConfig+0x876>
 80018bc:	4b34      	ldr	r3, [pc, #208]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	4a33      	ldr	r2, [pc, #204]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018c2:	f023 0301 	bic.w	r3, r3, #1
 80018c6:	6213      	str	r3, [r2, #32]
 80018c8:	4b31      	ldr	r3, [pc, #196]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018ca:	6a1b      	ldr	r3, [r3, #32]
 80018cc:	4a30      	ldr	r2, [pc, #192]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018ce:	f023 0304 	bic.w	r3, r3, #4
 80018d2:	6213      	str	r3, [r2, #32]
 80018d4:	e01d      	b.n	8001912 <HAL_RCC_OscConfig+0x8b2>
 80018d6:	1d3b      	adds	r3, r7, #4
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	2b05      	cmp	r3, #5
 80018de:	d10c      	bne.n	80018fa <HAL_RCC_OscConfig+0x89a>
 80018e0:	4b2b      	ldr	r3, [pc, #172]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018e2:	6a1b      	ldr	r3, [r3, #32]
 80018e4:	4a2a      	ldr	r2, [pc, #168]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018e6:	f043 0304 	orr.w	r3, r3, #4
 80018ea:	6213      	str	r3, [r2, #32]
 80018ec:	4b28      	ldr	r3, [pc, #160]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018ee:	6a1b      	ldr	r3, [r3, #32]
 80018f0:	4a27      	ldr	r2, [pc, #156]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	6213      	str	r3, [r2, #32]
 80018f8:	e00b      	b.n	8001912 <HAL_RCC_OscConfig+0x8b2>
 80018fa:	4b25      	ldr	r3, [pc, #148]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 80018fc:	6a1b      	ldr	r3, [r3, #32]
 80018fe:	4a24      	ldr	r2, [pc, #144]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 8001900:	f023 0301 	bic.w	r3, r3, #1
 8001904:	6213      	str	r3, [r2, #32]
 8001906:	4b22      	ldr	r3, [pc, #136]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	4a21      	ldr	r2, [pc, #132]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 800190c:	f023 0304 	bic.w	r3, r3, #4
 8001910:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d06b      	beq.n	80019f4 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191c:	f7fe ff1a 	bl	8000754 <HAL_GetTick>
 8001920:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001924:	e00b      	b.n	800193e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001926:	f7fe ff15 	bl	8000754 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	f241 3288 	movw	r2, #5000	; 0x1388
 8001936:	4293      	cmp	r3, r2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e291      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
 800193e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001942:	2202      	movs	r2, #2
 8001944:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001946:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	fa93 f2a3 	rbit	r2, r3
 8001950:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800195a:	2202      	movs	r2, #2
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	fa93 f2a3 	rbit	r2, r3
 8001968:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800196c:	601a      	str	r2, [r3, #0]
  return result;
 800196e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001972:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001974:	fab3 f383 	clz	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	095b      	lsrs	r3, r3, #5
 800197c:	b2db      	uxtb	r3, r3
 800197e:	f043 0302 	orr.w	r3, r3, #2
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b02      	cmp	r3, #2
 8001986:	d109      	bne.n	800199c <HAL_RCC_OscConfig+0x93c>
 8001988:	4b01      	ldr	r3, [pc, #4]	; (8001990 <HAL_RCC_OscConfig+0x930>)
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	e014      	b.n	80019b8 <HAL_RCC_OscConfig+0x958>
 800198e:	bf00      	nop
 8001990:	40021000 	.word	0x40021000
 8001994:	10908120 	.word	0x10908120
 8001998:	40007000 	.word	0x40007000
 800199c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80019a0:	2202      	movs	r2, #2
 80019a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	fa93 f2a3 	rbit	r2, r3
 80019ae:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	4bbb      	ldr	r3, [pc, #748]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 80019b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80019bc:	2102      	movs	r1, #2
 80019be:	6011      	str	r1, [r2, #0]
 80019c0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80019c4:	6812      	ldr	r2, [r2, #0]
 80019c6:	fa92 f1a2 	rbit	r1, r2
 80019ca:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80019ce:	6011      	str	r1, [r2, #0]
  return result;
 80019d0:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80019d4:	6812      	ldr	r2, [r2, #0]
 80019d6:	fab2 f282 	clz	r2, r2
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	f002 021f 	and.w	r2, r2, #31
 80019e6:	2101      	movs	r1, #1
 80019e8:	fa01 f202 	lsl.w	r2, r1, r2
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d099      	beq.n	8001926 <HAL_RCC_OscConfig+0x8c6>
 80019f2:	e063      	b.n	8001abc <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f4:	f7fe feae 	bl	8000754 <HAL_GetTick>
 80019f8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019fc:	e00b      	b.n	8001a16 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019fe:	f7fe fea9 	bl	8000754 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e225      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
 8001a16:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	fa93 f2a3 	rbit	r2, r3
 8001a28:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a32:	2202      	movs	r2, #2
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	fa93 f2a3 	rbit	r2, r3
 8001a40:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001a44:	601a      	str	r2, [r3, #0]
  return result;
 8001a46:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001a4a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a4c:	fab3 f383 	clz	r3, r3
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	095b      	lsrs	r3, r3, #5
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	f043 0302 	orr.w	r3, r3, #2
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d102      	bne.n	8001a66 <HAL_RCC_OscConfig+0xa06>
 8001a60:	4b90      	ldr	r3, [pc, #576]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001a62:	6a1b      	ldr	r3, [r3, #32]
 8001a64:	e00d      	b.n	8001a82 <HAL_RCC_OscConfig+0xa22>
 8001a66:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	fa93 f2a3 	rbit	r2, r3
 8001a78:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	4b89      	ldr	r3, [pc, #548]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a82:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001a86:	2102      	movs	r1, #2
 8001a88:	6011      	str	r1, [r2, #0]
 8001a8a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001a8e:	6812      	ldr	r2, [r2, #0]
 8001a90:	fa92 f1a2 	rbit	r1, r2
 8001a94:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001a98:	6011      	str	r1, [r2, #0]
  return result;
 8001a9a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001a9e:	6812      	ldr	r2, [r2, #0]
 8001aa0:	fab2 f282 	clz	r2, r2
 8001aa4:	b2d2      	uxtb	r2, r2
 8001aa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001aaa:	b2d2      	uxtb	r2, r2
 8001aac:	f002 021f 	and.w	r2, r2, #31
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1a0      	bne.n	80019fe <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001abc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d105      	bne.n	8001ad0 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ac4:	4b77      	ldr	r3, [pc, #476]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001ac6:	69db      	ldr	r3, [r3, #28]
 8001ac8:	4a76      	ldr	r2, [pc, #472]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001aca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ace:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f000 81c2 	beq.w	8001e60 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001adc:	4b71      	ldr	r3, [pc, #452]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 030c 	and.w	r3, r3, #12
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	f000 819c 	beq.w	8001e22 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	69db      	ldr	r3, [r3, #28]
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	f040 8114 	bne.w	8001d1e <HAL_RCC_OscConfig+0xcbe>
 8001af6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001afa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001afe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b00:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	fa93 f2a3 	rbit	r2, r3
 8001b0a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b0e:	601a      	str	r2, [r3, #0]
  return result;
 8001b10:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b14:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b16:	fab3 f383 	clz	r3, r3
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b20:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	461a      	mov	r2, r3
 8001b28:	2300      	movs	r3, #0
 8001b2a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2c:	f7fe fe12 	bl	8000754 <HAL_GetTick>
 8001b30:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b34:	e009      	b.n	8001b4a <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b36:	f7fe fe0d 	bl	8000754 <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e18b      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
 8001b4a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001b4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b54:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	fa93 f2a3 	rbit	r2, r3
 8001b5e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001b62:	601a      	str	r2, [r3, #0]
  return result;
 8001b64:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001b68:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b6a:	fab3 f383 	clz	r3, r3
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	095b      	lsrs	r3, r3, #5
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d102      	bne.n	8001b84 <HAL_RCC_OscConfig+0xb24>
 8001b7e:	4b49      	ldr	r3, [pc, #292]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	e01b      	b.n	8001bbc <HAL_RCC_OscConfig+0xb5c>
 8001b84:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001b88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	fa93 f2a3 	rbit	r2, r3
 8001b98:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001ba2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	fa93 f2a3 	rbit	r2, r3
 8001bb2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	4b3a      	ldr	r3, [pc, #232]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001bc0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001bc4:	6011      	str	r1, [r2, #0]
 8001bc6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	fa92 f1a2 	rbit	r1, r2
 8001bd0:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001bd4:	6011      	str	r1, [r2, #0]
  return result;
 8001bd6:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	fab2 f282 	clz	r2, r2
 8001be0:	b2d2      	uxtb	r2, r2
 8001be2:	f042 0220 	orr.w	r2, r2, #32
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	f002 021f 	and.w	r2, r2, #31
 8001bec:	2101      	movs	r1, #1
 8001bee:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d19e      	bne.n	8001b36 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bf8:	4b2a      	ldr	r3, [pc, #168]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	430b      	orrs	r3, r1
 8001c0e:	4925      	ldr	r1, [pc, #148]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	604b      	str	r3, [r1, #4]
 8001c14:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c18:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	fa93 f2a3 	rbit	r2, r3
 8001c28:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c2c:	601a      	str	r2, [r3, #0]
  return result;
 8001c2e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c32:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c34:	fab3 f383 	clz	r3, r3
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c3e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	461a      	mov	r2, r3
 8001c46:	2301      	movs	r3, #1
 8001c48:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4a:	f7fe fd83 	bl	8000754 <HAL_GetTick>
 8001c4e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c52:	e009      	b.n	8001c68 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c54:	f7fe fd7e 	bl	8000754 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e0fc      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
 8001c68:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c72:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	fa93 f2a3 	rbit	r2, r3
 8001c7c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c80:	601a      	str	r2, [r3, #0]
  return result;
 8001c82:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c86:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c88:	fab3 f383 	clz	r3, r3
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	095b      	lsrs	r3, r3, #5
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d105      	bne.n	8001ca8 <HAL_RCC_OscConfig+0xc48>
 8001c9c:	4b01      	ldr	r3, [pc, #4]	; (8001ca4 <HAL_RCC_OscConfig+0xc44>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	e01e      	b.n	8001ce0 <HAL_RCC_OscConfig+0xc80>
 8001ca2:	bf00      	nop
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	fa93 f2a3 	rbit	r2, r3
 8001cbc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001cc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	fa93 f2a3 	rbit	r2, r3
 8001cd6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	4b63      	ldr	r3, [pc, #396]	; (8001e6c <HAL_RCC_OscConfig+0xe0c>)
 8001cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001ce4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ce8:	6011      	str	r1, [r2, #0]
 8001cea:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001cee:	6812      	ldr	r2, [r2, #0]
 8001cf0:	fa92 f1a2 	rbit	r1, r2
 8001cf4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001cf8:	6011      	str	r1, [r2, #0]
  return result;
 8001cfa:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001cfe:	6812      	ldr	r2, [r2, #0]
 8001d00:	fab2 f282 	clz	r2, r2
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	f042 0220 	orr.w	r2, r2, #32
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	f002 021f 	and.w	r2, r2, #31
 8001d10:	2101      	movs	r1, #1
 8001d12:	fa01 f202 	lsl.w	r2, r1, r2
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d09b      	beq.n	8001c54 <HAL_RCC_OscConfig+0xbf4>
 8001d1c:	e0a0      	b.n	8001e60 <HAL_RCC_OscConfig+0xe00>
 8001d1e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d22:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	fa93 f2a3 	rbit	r2, r3
 8001d32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d36:	601a      	str	r2, [r3, #0]
  return result;
 8001d38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d3c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d3e:	fab3 f383 	clz	r3, r3
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d48:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	461a      	mov	r2, r3
 8001d50:	2300      	movs	r3, #0
 8001d52:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d54:	f7fe fcfe 	bl	8000754 <HAL_GetTick>
 8001d58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5c:	e009      	b.n	8001d72 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d5e:	f7fe fcf9 	bl	8000754 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e077      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
 8001d72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	fa93 f2a3 	rbit	r2, r3
 8001d86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d8a:	601a      	str	r2, [r3, #0]
  return result;
 8001d8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d90:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d92:	fab3 f383 	clz	r3, r3
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	095b      	lsrs	r3, r3, #5
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d102      	bne.n	8001dac <HAL_RCC_OscConfig+0xd4c>
 8001da6:	4b31      	ldr	r3, [pc, #196]	; (8001e6c <HAL_RCC_OscConfig+0xe0c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	e01b      	b.n	8001de4 <HAL_RCC_OscConfig+0xd84>
 8001dac:	f107 0320 	add.w	r3, r7, #32
 8001db0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001db4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db6:	f107 0320 	add.w	r3, r7, #32
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	fa93 f2a3 	rbit	r2, r3
 8001dc0:	f107 031c 	add.w	r3, r7, #28
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	f107 0318 	add.w	r3, r7, #24
 8001dca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	f107 0318 	add.w	r3, r7, #24
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	fa93 f2a3 	rbit	r2, r3
 8001dda:	f107 0314 	add.w	r3, r7, #20
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	4b22      	ldr	r3, [pc, #136]	; (8001e6c <HAL_RCC_OscConfig+0xe0c>)
 8001de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de4:	f107 0210 	add.w	r2, r7, #16
 8001de8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001dec:	6011      	str	r1, [r2, #0]
 8001dee:	f107 0210 	add.w	r2, r7, #16
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	fa92 f1a2 	rbit	r1, r2
 8001df8:	f107 020c 	add.w	r2, r7, #12
 8001dfc:	6011      	str	r1, [r2, #0]
  return result;
 8001dfe:	f107 020c 	add.w	r2, r7, #12
 8001e02:	6812      	ldr	r2, [r2, #0]
 8001e04:	fab2 f282 	clz	r2, r2
 8001e08:	b2d2      	uxtb	r2, r2
 8001e0a:	f042 0220 	orr.w	r2, r2, #32
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	f002 021f 	and.w	r2, r2, #31
 8001e14:	2101      	movs	r1, #1
 8001e16:	fa01 f202 	lsl.w	r2, r1, r2
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d19e      	bne.n	8001d5e <HAL_RCC_OscConfig+0xcfe>
 8001e20:	e01e      	b.n	8001e60 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e22:	1d3b      	adds	r3, r7, #4
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	69db      	ldr	r3, [r3, #28]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d101      	bne.n	8001e30 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e018      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e30:	4b0e      	ldr	r3, [pc, #56]	; (8001e6c <HAL_RCC_OscConfig+0xe0c>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e38:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001e3c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e40:	1d3b      	adds	r3, r7, #4
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6a1b      	ldr	r3, [r3, #32]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d108      	bne.n	8001e5c <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001e4a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001e4e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d001      	beq.n	8001e60 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e000      	b.n	8001e62 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000

08001e70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b09e      	sub	sp, #120	; 0x78
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d101      	bne.n	8001e88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e162      	b.n	800214e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e88:	4b90      	ldr	r3, [pc, #576]	; (80020cc <HAL_RCC_ClockConfig+0x25c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d910      	bls.n	8001eb8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e96:	4b8d      	ldr	r3, [pc, #564]	; (80020cc <HAL_RCC_ClockConfig+0x25c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f023 0207 	bic.w	r2, r3, #7
 8001e9e:	498b      	ldr	r1, [pc, #556]	; (80020cc <HAL_RCC_ClockConfig+0x25c>)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea6:	4b89      	ldr	r3, [pc, #548]	; (80020cc <HAL_RCC_ClockConfig+0x25c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d001      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e14a      	b.n	800214e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d008      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec4:	4b82      	ldr	r3, [pc, #520]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	497f      	ldr	r1, [pc, #508]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 80dc 	beq.w	800209c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d13c      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xf6>
 8001eec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ef0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ef4:	fa93 f3a3 	rbit	r3, r3
 8001ef8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efc:	fab3 f383 	clz	r3, r3
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	095b      	lsrs	r3, r3, #5
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d102      	bne.n	8001f16 <HAL_RCC_ClockConfig+0xa6>
 8001f10:	4b6f      	ldr	r3, [pc, #444]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	e00f      	b.n	8001f36 <HAL_RCC_ClockConfig+0xc6>
 8001f16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f1a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f1e:	fa93 f3a3 	rbit	r3, r3
 8001f22:	667b      	str	r3, [r7, #100]	; 0x64
 8001f24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f28:	663b      	str	r3, [r7, #96]	; 0x60
 8001f2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f32:	4b67      	ldr	r3, [pc, #412]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f3a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001f3c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001f3e:	fa92 f2a2 	rbit	r2, r2
 8001f42:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001f44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001f46:	fab2 f282 	clz	r2, r2
 8001f4a:	b2d2      	uxtb	r2, r2
 8001f4c:	f042 0220 	orr.w	r2, r2, #32
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	f002 021f 	and.w	r2, r2, #31
 8001f56:	2101      	movs	r1, #1
 8001f58:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d17b      	bne.n	800205a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0f3      	b.n	800214e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d13c      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0x178>
 8001f6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f72:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f76:	fa93 f3a3 	rbit	r3, r3
 8001f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001f7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f7e:	fab3 f383 	clz	r3, r3
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	095b      	lsrs	r3, r3, #5
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d102      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x128>
 8001f92:	4b4f      	ldr	r3, [pc, #316]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	e00f      	b.n	8001fb8 <HAL_RCC_ClockConfig+0x148>
 8001f98:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f9c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fa0:	fa93 f3a3 	rbit	r3, r3
 8001fa4:	647b      	str	r3, [r7, #68]	; 0x44
 8001fa6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001faa:	643b      	str	r3, [r7, #64]	; 0x40
 8001fac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fae:	fa93 f3a3 	rbit	r3, r3
 8001fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fb4:	4b46      	ldr	r3, [pc, #280]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 8001fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fbc:	63ba      	str	r2, [r7, #56]	; 0x38
 8001fbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fc0:	fa92 f2a2 	rbit	r2, r2
 8001fc4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001fc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fc8:	fab2 f282 	clz	r2, r2
 8001fcc:	b2d2      	uxtb	r2, r2
 8001fce:	f042 0220 	orr.w	r2, r2, #32
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	f002 021f 	and.w	r2, r2, #31
 8001fd8:	2101      	movs	r1, #1
 8001fda:	fa01 f202 	lsl.w	r2, r1, r2
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d13a      	bne.n	800205a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e0b2      	b.n	800214e <HAL_RCC_ClockConfig+0x2de>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fee:	fa93 f3a3 	rbit	r3, r3
 8001ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff6:	fab3 f383 	clz	r3, r3
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	095b      	lsrs	r3, r3, #5
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b01      	cmp	r3, #1
 8002008:	d102      	bne.n	8002010 <HAL_RCC_ClockConfig+0x1a0>
 800200a:	4b31      	ldr	r3, [pc, #196]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	e00d      	b.n	800202c <HAL_RCC_ClockConfig+0x1bc>
 8002010:	2302      	movs	r3, #2
 8002012:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002016:	fa93 f3a3 	rbit	r3, r3
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
 800201c:	2302      	movs	r3, #2
 800201e:	623b      	str	r3, [r7, #32]
 8002020:	6a3b      	ldr	r3, [r7, #32]
 8002022:	fa93 f3a3 	rbit	r3, r3
 8002026:	61fb      	str	r3, [r7, #28]
 8002028:	4b29      	ldr	r3, [pc, #164]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 800202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202c:	2202      	movs	r2, #2
 800202e:	61ba      	str	r2, [r7, #24]
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	fa92 f2a2 	rbit	r2, r2
 8002036:	617a      	str	r2, [r7, #20]
  return result;
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	fab2 f282 	clz	r2, r2
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	f042 0220 	orr.w	r2, r2, #32
 8002044:	b2d2      	uxtb	r2, r2
 8002046:	f002 021f 	and.w	r2, r2, #31
 800204a:	2101      	movs	r1, #1
 800204c:	fa01 f202 	lsl.w	r2, r1, r2
 8002050:	4013      	ands	r3, r2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e079      	b.n	800214e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800205a:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f023 0203 	bic.w	r2, r3, #3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	491a      	ldr	r1, [pc, #104]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 8002068:	4313      	orrs	r3, r2
 800206a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800206c:	f7fe fb72 	bl	8000754 <HAL_GetTick>
 8002070:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002072:	e00a      	b.n	800208a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002074:	f7fe fb6e 	bl	8000754 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002082:	4293      	cmp	r3, r2
 8002084:	d901      	bls.n	800208a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e061      	b.n	800214e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800208a:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <HAL_RCC_ClockConfig+0x260>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 020c 	and.w	r2, r3, #12
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	429a      	cmp	r2, r3
 800209a:	d1eb      	bne.n	8002074 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <HAL_RCC_ClockConfig+0x25c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0307 	and.w	r3, r3, #7
 80020a4:	683a      	ldr	r2, [r7, #0]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d214      	bcs.n	80020d4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020aa:	4b08      	ldr	r3, [pc, #32]	; (80020cc <HAL_RCC_ClockConfig+0x25c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f023 0207 	bic.w	r2, r3, #7
 80020b2:	4906      	ldr	r1, [pc, #24]	; (80020cc <HAL_RCC_ClockConfig+0x25c>)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ba:	4b04      	ldr	r3, [pc, #16]	; (80020cc <HAL_RCC_ClockConfig+0x25c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d005      	beq.n	80020d4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e040      	b.n	800214e <HAL_RCC_ClockConfig+0x2de>
 80020cc:	40022000 	.word	0x40022000
 80020d0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0304 	and.w	r3, r3, #4
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d008      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020e0:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <HAL_RCC_ClockConfig+0x2e8>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	491a      	ldr	r1, [pc, #104]	; (8002158 <HAL_RCC_ClockConfig+0x2e8>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0308 	and.w	r3, r3, #8
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d009      	beq.n	8002112 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020fe:	4b16      	ldr	r3, [pc, #88]	; (8002158 <HAL_RCC_ClockConfig+0x2e8>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	00db      	lsls	r3, r3, #3
 800210c:	4912      	ldr	r1, [pc, #72]	; (8002158 <HAL_RCC_ClockConfig+0x2e8>)
 800210e:	4313      	orrs	r3, r2
 8002110:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002112:	f000 f829 	bl	8002168 <HAL_RCC_GetSysClockFreq>
 8002116:	4601      	mov	r1, r0
 8002118:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <HAL_RCC_ClockConfig+0x2e8>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002120:	22f0      	movs	r2, #240	; 0xf0
 8002122:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	fa92 f2a2 	rbit	r2, r2
 800212a:	60fa      	str	r2, [r7, #12]
  return result;
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	fab2 f282 	clz	r2, r2
 8002132:	b2d2      	uxtb	r2, r2
 8002134:	40d3      	lsrs	r3, r2
 8002136:	4a09      	ldr	r2, [pc, #36]	; (800215c <HAL_RCC_ClockConfig+0x2ec>)
 8002138:	5cd3      	ldrb	r3, [r2, r3]
 800213a:	fa21 f303 	lsr.w	r3, r1, r3
 800213e:	4a08      	ldr	r2, [pc, #32]	; (8002160 <HAL_RCC_ClockConfig+0x2f0>)
 8002140:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002142:	4b08      	ldr	r3, [pc, #32]	; (8002164 <HAL_RCC_ClockConfig+0x2f4>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f7fe fac0 	bl	80006cc <HAL_InitTick>
  
  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3778      	adds	r7, #120	; 0x78
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40021000 	.word	0x40021000
 800215c:	08002f4c 	.word	0x08002f4c
 8002160:	20000000 	.word	0x20000000
 8002164:	20000004 	.word	0x20000004

08002168 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002168:	b480      	push	{r7}
 800216a:	b08b      	sub	sp, #44	; 0x2c
 800216c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
 8002172:	2300      	movs	r3, #0
 8002174:	61bb      	str	r3, [r7, #24]
 8002176:	2300      	movs	r3, #0
 8002178:	627b      	str	r3, [r7, #36]	; 0x24
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800217e:	2300      	movs	r3, #0
 8002180:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002182:	4b29      	ldr	r3, [pc, #164]	; (8002228 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f003 030c 	and.w	r3, r3, #12
 800218e:	2b04      	cmp	r3, #4
 8002190:	d002      	beq.n	8002198 <HAL_RCC_GetSysClockFreq+0x30>
 8002192:	2b08      	cmp	r3, #8
 8002194:	d003      	beq.n	800219e <HAL_RCC_GetSysClockFreq+0x36>
 8002196:	e03c      	b.n	8002212 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002198:	4b24      	ldr	r3, [pc, #144]	; (800222c <HAL_RCC_GetSysClockFreq+0xc4>)
 800219a:	623b      	str	r3, [r7, #32]
      break;
 800219c:	e03c      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80021a4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80021a8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021aa:	68ba      	ldr	r2, [r7, #8]
 80021ac:	fa92 f2a2 	rbit	r2, r2
 80021b0:	607a      	str	r2, [r7, #4]
  return result;
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	fab2 f282 	clz	r2, r2
 80021b8:	b2d2      	uxtb	r2, r2
 80021ba:	40d3      	lsrs	r3, r2
 80021bc:	4a1c      	ldr	r2, [pc, #112]	; (8002230 <HAL_RCC_GetSysClockFreq+0xc8>)
 80021be:	5cd3      	ldrb	r3, [r2, r3]
 80021c0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80021c2:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_RCC_GetSysClockFreq+0xc0>)
 80021c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c6:	f003 030f 	and.w	r3, r3, #15
 80021ca:	220f      	movs	r2, #15
 80021cc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	fa92 f2a2 	rbit	r2, r2
 80021d4:	60fa      	str	r2, [r7, #12]
  return result;
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	fab2 f282 	clz	r2, r2
 80021dc:	b2d2      	uxtb	r2, r2
 80021de:	40d3      	lsrs	r3, r2
 80021e0:	4a14      	ldr	r2, [pc, #80]	; (8002234 <HAL_RCC_GetSysClockFreq+0xcc>)
 80021e2:	5cd3      	ldrb	r3, [r2, r3]
 80021e4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d008      	beq.n	8002202 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021f0:	4a0e      	ldr	r2, [pc, #56]	; (800222c <HAL_RCC_GetSysClockFreq+0xc4>)
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fb02 f303 	mul.w	r3, r2, r3
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002200:	e004      	b.n	800220c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	4a0c      	ldr	r2, [pc, #48]	; (8002238 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002206:	fb02 f303 	mul.w	r3, r2, r3
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800220c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220e:	623b      	str	r3, [r7, #32]
      break;
 8002210:	e002      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002214:	623b      	str	r3, [r7, #32]
      break;
 8002216:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002218:	6a3b      	ldr	r3, [r7, #32]
}
 800221a:	4618      	mov	r0, r3
 800221c:	372c      	adds	r7, #44	; 0x2c
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40021000 	.word	0x40021000
 800222c:	007a1200 	.word	0x007a1200
 8002230:	08002f64 	.word	0x08002f64
 8002234:	08002f74 	.word	0x08002f74
 8002238:	003d0900 	.word	0x003d0900

0800223c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002240:	4b03      	ldr	r3, [pc, #12]	; (8002250 <HAL_RCC_GetHCLKFreq+0x14>)
 8002242:	681b      	ldr	r3, [r3, #0]
}
 8002244:	4618      	mov	r0, r3
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	20000000 	.word	0x20000000

08002254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800225a:	f7ff ffef 	bl	800223c <HAL_RCC_GetHCLKFreq>
 800225e:	4601      	mov	r1, r0
 8002260:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002268:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800226c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	fa92 f2a2 	rbit	r2, r2
 8002274:	603a      	str	r2, [r7, #0]
  return result;
 8002276:	683a      	ldr	r2, [r7, #0]
 8002278:	fab2 f282 	clz	r2, r2
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	40d3      	lsrs	r3, r2
 8002280:	4a04      	ldr	r2, [pc, #16]	; (8002294 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002282:	5cd3      	ldrb	r3, [r2, r3]
 8002284:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002288:	4618      	mov	r0, r3
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40021000 	.word	0x40021000
 8002294:	08002f5c 	.word	0x08002f5c

08002298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800229e:	f7ff ffcd 	bl	800223c <HAL_RCC_GetHCLKFreq>
 80022a2:	4601      	mov	r1, r0
 80022a4:	4b0b      	ldr	r3, [pc, #44]	; (80022d4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80022ac:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80022b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	fa92 f2a2 	rbit	r2, r2
 80022b8:	603a      	str	r2, [r7, #0]
  return result;
 80022ba:	683a      	ldr	r2, [r7, #0]
 80022bc:	fab2 f282 	clz	r2, r2
 80022c0:	b2d2      	uxtb	r2, r2
 80022c2:	40d3      	lsrs	r3, r2
 80022c4:	4a04      	ldr	r2, [pc, #16]	; (80022d8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80022c6:	5cd3      	ldrb	r3, [r2, r3]
 80022c8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80022cc:	4618      	mov	r0, r3
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40021000 	.word	0x40021000
 80022d8:	08002f5c 	.word	0x08002f5c

080022dc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b092      	sub	sp, #72	; 0x48
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022e4:	2300      	movs	r3, #0
 80022e6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 80d7 	beq.w	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002300:	4b4e      	ldr	r3, [pc, #312]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d10e      	bne.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230c:	4b4b      	ldr	r3, [pc, #300]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800230e:	69db      	ldr	r3, [r3, #28]
 8002310:	4a4a      	ldr	r2, [pc, #296]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002312:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002316:	61d3      	str	r3, [r2, #28]
 8002318:	4b48      	ldr	r3, [pc, #288]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800231a:	69db      	ldr	r3, [r3, #28]
 800231c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002324:	2301      	movs	r3, #1
 8002326:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800232a:	4b45      	ldr	r3, [pc, #276]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002332:	2b00      	cmp	r3, #0
 8002334:	d118      	bne.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002336:	4b42      	ldr	r3, [pc, #264]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a41      	ldr	r2, [pc, #260]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800233c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002340:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002342:	f7fe fa07 	bl	8000754 <HAL_GetTick>
 8002346:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002348:	e008      	b.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800234a:	f7fe fa03 	bl	8000754 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b64      	cmp	r3, #100	; 0x64
 8002356:	d901      	bls.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e14b      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800235c:	4b38      	ldr	r3, [pc, #224]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0f0      	beq.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002368:	4b34      	ldr	r3, [pc, #208]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002370:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 8084 	beq.w	8002482 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002382:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002384:	429a      	cmp	r2, r3
 8002386:	d07c      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002388:	4b2c      	ldr	r3, [pc, #176]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002390:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002392:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002396:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800239a:	fa93 f3a3 	rbit	r3, r3
 800239e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80023a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023a2:	fab3 f383 	clz	r3, r3
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	461a      	mov	r2, r3
 80023aa:	4b26      	ldr	r3, [pc, #152]	; (8002444 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	461a      	mov	r2, r3
 80023b2:	2301      	movs	r3, #1
 80023b4:	6013      	str	r3, [r2, #0]
 80023b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023be:	fa93 f3a3 	rbit	r3, r3
 80023c2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80023c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023c6:	fab3 f383 	clz	r3, r3
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	461a      	mov	r2, r3
 80023ce:	4b1d      	ldr	r3, [pc, #116]	; (8002444 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80023d0:	4413      	add	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	461a      	mov	r2, r3
 80023d6:	2300      	movs	r3, #0
 80023d8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80023da:	4a18      	ldr	r2, [pc, #96]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023de:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80023e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d04b      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ea:	f7fe f9b3 	bl	8000754 <HAL_GetTick>
 80023ee:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f0:	e00a      	b.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023f2:	f7fe f9af 	bl	8000754 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002400:	4293      	cmp	r3, r2
 8002402:	d901      	bls.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e0f5      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8002408:	2302      	movs	r3, #2
 800240a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800240c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800240e:	fa93 f3a3 	rbit	r3, r3
 8002412:	627b      	str	r3, [r7, #36]	; 0x24
 8002414:	2302      	movs	r3, #2
 8002416:	623b      	str	r3, [r7, #32]
 8002418:	6a3b      	ldr	r3, [r7, #32]
 800241a:	fa93 f3a3 	rbit	r3, r3
 800241e:	61fb      	str	r3, [r7, #28]
  return result;
 8002420:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002422:	fab3 f383 	clz	r3, r3
 8002426:	b2db      	uxtb	r3, r3
 8002428:	095b      	lsrs	r3, r3, #5
 800242a:	b2db      	uxtb	r3, r3
 800242c:	f043 0302 	orr.w	r3, r3, #2
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d108      	bne.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002436:	4b01      	ldr	r3, [pc, #4]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002438:	6a1b      	ldr	r3, [r3, #32]
 800243a:	e00d      	b.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800243c:	40021000 	.word	0x40021000
 8002440:	40007000 	.word	0x40007000
 8002444:	10908100 	.word	0x10908100
 8002448:	2302      	movs	r3, #2
 800244a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	fa93 f3a3 	rbit	r3, r3
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	4b69      	ldr	r3, [pc, #420]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002458:	2202      	movs	r2, #2
 800245a:	613a      	str	r2, [r7, #16]
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	fa92 f2a2 	rbit	r2, r2
 8002462:	60fa      	str	r2, [r7, #12]
  return result;
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	fab2 f282 	clz	r2, r2
 800246a:	b2d2      	uxtb	r2, r2
 800246c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002470:	b2d2      	uxtb	r2, r2
 8002472:	f002 021f 	and.w	r2, r2, #31
 8002476:	2101      	movs	r1, #1
 8002478:	fa01 f202 	lsl.w	r2, r1, r2
 800247c:	4013      	ands	r3, r2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0b7      	beq.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002482:	4b5e      	ldr	r3, [pc, #376]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	495b      	ldr	r1, [pc, #364]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002490:	4313      	orrs	r3, r2
 8002492:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002494:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002498:	2b01      	cmp	r3, #1
 800249a:	d105      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800249c:	4b57      	ldr	r3, [pc, #348]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800249e:	69db      	ldr	r3, [r3, #28]
 80024a0:	4a56      	ldr	r2, [pc, #344]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80024a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0301 	and.w	r3, r3, #1
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d008      	beq.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024b4:	4b51      	ldr	r3, [pc, #324]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80024b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b8:	f023 0203 	bic.w	r2, r3, #3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	494e      	ldr	r1, [pc, #312]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d008      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80024d2:	4b4a      	ldr	r3, [pc, #296]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	4947      	ldr	r1, [pc, #284]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d008      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80024f0:	4b42      	ldr	r3, [pc, #264]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80024f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	691b      	ldr	r3, [r3, #16]
 80024fc:	493f      	ldr	r1, [pc, #252]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0320 	and.w	r3, r3, #32
 800250a:	2b00      	cmp	r3, #0
 800250c:	d008      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800250e:	4b3b      	ldr	r3, [pc, #236]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	f023 0210 	bic.w	r2, r3, #16
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	4938      	ldr	r1, [pc, #224]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800251c:	4313      	orrs	r3, r2
 800251e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d008      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800252c:	4b33      	ldr	r3, [pc, #204]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002538:	4930      	ldr	r1, [pc, #192]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800253a:	4313      	orrs	r3, r2
 800253c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002546:	2b00      	cmp	r3, #0
 8002548:	d008      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800254a:	4b2c      	ldr	r3, [pc, #176]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	f023 0220 	bic.w	r2, r3, #32
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	4929      	ldr	r1, [pc, #164]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002558:	4313      	orrs	r3, r2
 800255a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0308 	and.w	r3, r3, #8
 8002564:	2b00      	cmp	r3, #0
 8002566:	d008      	beq.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002568:	4b24      	ldr	r3, [pc, #144]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800256a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	4921      	ldr	r1, [pc, #132]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002576:	4313      	orrs	r3, r2
 8002578:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0310 	and.w	r3, r3, #16
 8002582:	2b00      	cmp	r3, #0
 8002584:	d008      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002586:	4b1d      	ldr	r3, [pc, #116]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	491a      	ldr	r1, [pc, #104]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002594:	4313      	orrs	r3, r2
 8002596:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d008      	beq.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80025a4:	4b15      	ldr	r3, [pc, #84]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b0:	4912      	ldr	r1, [pc, #72]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d008      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80025c2:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ce:	490b      	ldr	r1, [pc, #44]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d008      	beq.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ec:	4903      	ldr	r1, [pc, #12]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3748      	adds	r7, #72	; 0x48
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40021000 	.word	0x40021000

08002600 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e040      	b.n	8002694 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002616:	2b00      	cmp	r3, #0
 8002618:	d106      	bne.n	8002628 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7fd ffce 	bl	80005c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2224      	movs	r2, #36	; 0x24
 800262c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 0201 	bic.w	r2, r2, #1
 800263c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f8c0 	bl	80027c4 <UART_SetConfig>
 8002644:	4603      	mov	r3, r0
 8002646:	2b01      	cmp	r3, #1
 8002648:	d101      	bne.n	800264e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e022      	b.n	8002694 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002652:	2b00      	cmp	r3, #0
 8002654:	d002      	beq.n	800265c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 face 	bl	8002bf8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800266a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800267a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 0201 	orr.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 fb55 	bl	8002d3c <UART_CheckIdleState>
 8002692:	4603      	mov	r3, r0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08a      	sub	sp, #40	; 0x28
 80026a0:	af02      	add	r7, sp, #8
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	603b      	str	r3, [r7, #0]
 80026a8:	4613      	mov	r3, r2
 80026aa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026b0:	2b20      	cmp	r3, #32
 80026b2:	f040 8081 	bne.w	80027b8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d002      	beq.n	80026c2 <HAL_UART_Transmit+0x26>
 80026bc:	88fb      	ldrh	r3, [r7, #6]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e079      	b.n	80027ba <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d101      	bne.n	80026d4 <HAL_UART_Transmit+0x38>
 80026d0:	2302      	movs	r3, #2
 80026d2:	e072      	b.n	80027ba <HAL_UART_Transmit+0x11e>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2221      	movs	r2, #33	; 0x21
 80026e6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80026e8:	f7fe f834 	bl	8000754 <HAL_GetTick>
 80026ec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	88fa      	ldrh	r2, [r7, #6]
 80026f2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	88fa      	ldrh	r2, [r7, #6]
 80026fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002706:	d108      	bne.n	800271a <HAL_UART_Transmit+0x7e>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d104      	bne.n	800271a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002710:	2300      	movs	r3, #0
 8002712:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	61bb      	str	r3, [r7, #24]
 8002718:	e003      	b.n	8002722 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800271e:	2300      	movs	r3, #0
 8002720:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002722:	e02d      	b.n	8002780 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	2200      	movs	r2, #0
 800272c:	2180      	movs	r1, #128	; 0x80
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f000 fb49 	bl	8002dc6 <UART_WaitOnFlagUntilTimeout>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e03d      	b.n	80027ba <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10b      	bne.n	800275c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	881a      	ldrh	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002750:	b292      	uxth	r2, r2
 8002752:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	3302      	adds	r3, #2
 8002758:	61bb      	str	r3, [r7, #24]
 800275a:	e008      	b.n	800276e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	781a      	ldrb	r2, [r3, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	b292      	uxth	r2, r2
 8002766:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	3301      	adds	r3, #1
 800276c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002774:	b29b      	uxth	r3, r3
 8002776:	3b01      	subs	r3, #1
 8002778:	b29a      	uxth	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002786:	b29b      	uxth	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1cb      	bne.n	8002724 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	2200      	movs	r2, #0
 8002794:	2140      	movs	r1, #64	; 0x40
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 fb15 	bl	8002dc6 <UART_WaitOnFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e009      	b.n	80027ba <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2220      	movs	r2, #32
 80027aa:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	e000      	b.n	80027ba <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80027b8:	2302      	movs	r3, #2
  }
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3720      	adds	r7, #32
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b088      	sub	sp, #32
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80027d0:	2300      	movs	r3, #0
 80027d2:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	431a      	orrs	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	431a      	orrs	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80027f6:	f023 030c 	bic.w	r3, r3, #12
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6812      	ldr	r2, [r2, #0]
 80027fe:	6939      	ldr	r1, [r7, #16]
 8002800:	430b      	orrs	r3, r1
 8002802:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	68da      	ldr	r2, [r3, #12]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	4313      	orrs	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	430a      	orrs	r2, r1
 800283c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4aa9      	ldr	r2, [pc, #676]	; (8002ae8 <UART_SetConfig+0x324>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d121      	bne.n	800288c <UART_SetConfig+0xc8>
 8002848:	4ba8      	ldr	r3, [pc, #672]	; (8002aec <UART_SetConfig+0x328>)
 800284a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	2b03      	cmp	r3, #3
 8002852:	d817      	bhi.n	8002884 <UART_SetConfig+0xc0>
 8002854:	a201      	add	r2, pc, #4	; (adr r2, 800285c <UART_SetConfig+0x98>)
 8002856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800285a:	bf00      	nop
 800285c:	0800286d 	.word	0x0800286d
 8002860:	08002879 	.word	0x08002879
 8002864:	0800287f 	.word	0x0800287f
 8002868:	08002873 	.word	0x08002873
 800286c:	2301      	movs	r3, #1
 800286e:	77fb      	strb	r3, [r7, #31]
 8002870:	e0b2      	b.n	80029d8 <UART_SetConfig+0x214>
 8002872:	2302      	movs	r3, #2
 8002874:	77fb      	strb	r3, [r7, #31]
 8002876:	e0af      	b.n	80029d8 <UART_SetConfig+0x214>
 8002878:	2304      	movs	r3, #4
 800287a:	77fb      	strb	r3, [r7, #31]
 800287c:	e0ac      	b.n	80029d8 <UART_SetConfig+0x214>
 800287e:	2308      	movs	r3, #8
 8002880:	77fb      	strb	r3, [r7, #31]
 8002882:	e0a9      	b.n	80029d8 <UART_SetConfig+0x214>
 8002884:	2310      	movs	r3, #16
 8002886:	77fb      	strb	r3, [r7, #31]
 8002888:	bf00      	nop
 800288a:	e0a5      	b.n	80029d8 <UART_SetConfig+0x214>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a97      	ldr	r2, [pc, #604]	; (8002af0 <UART_SetConfig+0x32c>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d123      	bne.n	80028de <UART_SetConfig+0x11a>
 8002896:	4b95      	ldr	r3, [pc, #596]	; (8002aec <UART_SetConfig+0x328>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800289e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028a2:	d012      	beq.n	80028ca <UART_SetConfig+0x106>
 80028a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028a8:	d802      	bhi.n	80028b0 <UART_SetConfig+0xec>
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d007      	beq.n	80028be <UART_SetConfig+0xfa>
 80028ae:	e012      	b.n	80028d6 <UART_SetConfig+0x112>
 80028b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80028b4:	d00c      	beq.n	80028d0 <UART_SetConfig+0x10c>
 80028b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80028ba:	d003      	beq.n	80028c4 <UART_SetConfig+0x100>
 80028bc:	e00b      	b.n	80028d6 <UART_SetConfig+0x112>
 80028be:	2300      	movs	r3, #0
 80028c0:	77fb      	strb	r3, [r7, #31]
 80028c2:	e089      	b.n	80029d8 <UART_SetConfig+0x214>
 80028c4:	2302      	movs	r3, #2
 80028c6:	77fb      	strb	r3, [r7, #31]
 80028c8:	e086      	b.n	80029d8 <UART_SetConfig+0x214>
 80028ca:	2304      	movs	r3, #4
 80028cc:	77fb      	strb	r3, [r7, #31]
 80028ce:	e083      	b.n	80029d8 <UART_SetConfig+0x214>
 80028d0:	2308      	movs	r3, #8
 80028d2:	77fb      	strb	r3, [r7, #31]
 80028d4:	e080      	b.n	80029d8 <UART_SetConfig+0x214>
 80028d6:	2310      	movs	r3, #16
 80028d8:	77fb      	strb	r3, [r7, #31]
 80028da:	bf00      	nop
 80028dc:	e07c      	b.n	80029d8 <UART_SetConfig+0x214>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a84      	ldr	r2, [pc, #528]	; (8002af4 <UART_SetConfig+0x330>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d123      	bne.n	8002930 <UART_SetConfig+0x16c>
 80028e8:	4b80      	ldr	r3, [pc, #512]	; (8002aec <UART_SetConfig+0x328>)
 80028ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ec:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80028f0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80028f4:	d012      	beq.n	800291c <UART_SetConfig+0x158>
 80028f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80028fa:	d802      	bhi.n	8002902 <UART_SetConfig+0x13e>
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d007      	beq.n	8002910 <UART_SetConfig+0x14c>
 8002900:	e012      	b.n	8002928 <UART_SetConfig+0x164>
 8002902:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002906:	d00c      	beq.n	8002922 <UART_SetConfig+0x15e>
 8002908:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800290c:	d003      	beq.n	8002916 <UART_SetConfig+0x152>
 800290e:	e00b      	b.n	8002928 <UART_SetConfig+0x164>
 8002910:	2300      	movs	r3, #0
 8002912:	77fb      	strb	r3, [r7, #31]
 8002914:	e060      	b.n	80029d8 <UART_SetConfig+0x214>
 8002916:	2302      	movs	r3, #2
 8002918:	77fb      	strb	r3, [r7, #31]
 800291a:	e05d      	b.n	80029d8 <UART_SetConfig+0x214>
 800291c:	2304      	movs	r3, #4
 800291e:	77fb      	strb	r3, [r7, #31]
 8002920:	e05a      	b.n	80029d8 <UART_SetConfig+0x214>
 8002922:	2308      	movs	r3, #8
 8002924:	77fb      	strb	r3, [r7, #31]
 8002926:	e057      	b.n	80029d8 <UART_SetConfig+0x214>
 8002928:	2310      	movs	r3, #16
 800292a:	77fb      	strb	r3, [r7, #31]
 800292c:	bf00      	nop
 800292e:	e053      	b.n	80029d8 <UART_SetConfig+0x214>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a70      	ldr	r2, [pc, #448]	; (8002af8 <UART_SetConfig+0x334>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d123      	bne.n	8002982 <UART_SetConfig+0x1be>
 800293a:	4b6c      	ldr	r3, [pc, #432]	; (8002aec <UART_SetConfig+0x328>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002942:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002946:	d012      	beq.n	800296e <UART_SetConfig+0x1aa>
 8002948:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800294c:	d802      	bhi.n	8002954 <UART_SetConfig+0x190>
 800294e:	2b00      	cmp	r3, #0
 8002950:	d007      	beq.n	8002962 <UART_SetConfig+0x19e>
 8002952:	e012      	b.n	800297a <UART_SetConfig+0x1b6>
 8002954:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002958:	d00c      	beq.n	8002974 <UART_SetConfig+0x1b0>
 800295a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800295e:	d003      	beq.n	8002968 <UART_SetConfig+0x1a4>
 8002960:	e00b      	b.n	800297a <UART_SetConfig+0x1b6>
 8002962:	2300      	movs	r3, #0
 8002964:	77fb      	strb	r3, [r7, #31]
 8002966:	e037      	b.n	80029d8 <UART_SetConfig+0x214>
 8002968:	2302      	movs	r3, #2
 800296a:	77fb      	strb	r3, [r7, #31]
 800296c:	e034      	b.n	80029d8 <UART_SetConfig+0x214>
 800296e:	2304      	movs	r3, #4
 8002970:	77fb      	strb	r3, [r7, #31]
 8002972:	e031      	b.n	80029d8 <UART_SetConfig+0x214>
 8002974:	2308      	movs	r3, #8
 8002976:	77fb      	strb	r3, [r7, #31]
 8002978:	e02e      	b.n	80029d8 <UART_SetConfig+0x214>
 800297a:	2310      	movs	r3, #16
 800297c:	77fb      	strb	r3, [r7, #31]
 800297e:	bf00      	nop
 8002980:	e02a      	b.n	80029d8 <UART_SetConfig+0x214>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a5d      	ldr	r2, [pc, #372]	; (8002afc <UART_SetConfig+0x338>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d123      	bne.n	80029d4 <UART_SetConfig+0x210>
 800298c:	4b57      	ldr	r3, [pc, #348]	; (8002aec <UART_SetConfig+0x328>)
 800298e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002990:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002994:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002998:	d012      	beq.n	80029c0 <UART_SetConfig+0x1fc>
 800299a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800299e:	d802      	bhi.n	80029a6 <UART_SetConfig+0x1e2>
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d007      	beq.n	80029b4 <UART_SetConfig+0x1f0>
 80029a4:	e012      	b.n	80029cc <UART_SetConfig+0x208>
 80029a6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80029aa:	d00c      	beq.n	80029c6 <UART_SetConfig+0x202>
 80029ac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80029b0:	d003      	beq.n	80029ba <UART_SetConfig+0x1f6>
 80029b2:	e00b      	b.n	80029cc <UART_SetConfig+0x208>
 80029b4:	2300      	movs	r3, #0
 80029b6:	77fb      	strb	r3, [r7, #31]
 80029b8:	e00e      	b.n	80029d8 <UART_SetConfig+0x214>
 80029ba:	2302      	movs	r3, #2
 80029bc:	77fb      	strb	r3, [r7, #31]
 80029be:	e00b      	b.n	80029d8 <UART_SetConfig+0x214>
 80029c0:	2304      	movs	r3, #4
 80029c2:	77fb      	strb	r3, [r7, #31]
 80029c4:	e008      	b.n	80029d8 <UART_SetConfig+0x214>
 80029c6:	2308      	movs	r3, #8
 80029c8:	77fb      	strb	r3, [r7, #31]
 80029ca:	e005      	b.n	80029d8 <UART_SetConfig+0x214>
 80029cc:	2310      	movs	r3, #16
 80029ce:	77fb      	strb	r3, [r7, #31]
 80029d0:	bf00      	nop
 80029d2:	e001      	b.n	80029d8 <UART_SetConfig+0x214>
 80029d4:	2310      	movs	r3, #16
 80029d6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	69db      	ldr	r3, [r3, #28]
 80029dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029e0:	f040 808e 	bne.w	8002b00 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 80029e4:	7ffb      	ldrb	r3, [r7, #31]
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d85e      	bhi.n	8002aa8 <UART_SetConfig+0x2e4>
 80029ea:	a201      	add	r2, pc, #4	; (adr r2, 80029f0 <UART_SetConfig+0x22c>)
 80029ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f0:	08002a15 	.word	0x08002a15
 80029f4:	08002a35 	.word	0x08002a35
 80029f8:	08002a55 	.word	0x08002a55
 80029fc:	08002aa9 	.word	0x08002aa9
 8002a00:	08002a71 	.word	0x08002a71
 8002a04:	08002aa9 	.word	0x08002aa9
 8002a08:	08002aa9 	.word	0x08002aa9
 8002a0c:	08002aa9 	.word	0x08002aa9
 8002a10:	08002a91 	.word	0x08002a91
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a14:	f7ff fc1e 	bl	8002254 <HAL_RCC_GetPCLK1Freq>
 8002a18:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	005a      	lsls	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	085b      	lsrs	r3, r3, #1
 8002a24:	441a      	add	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	61bb      	str	r3, [r7, #24]
        break;
 8002a32:	e03c      	b.n	8002aae <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a34:	f7ff fc30 	bl	8002298 <HAL_RCC_GetPCLK2Freq>
 8002a38:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	005a      	lsls	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	085b      	lsrs	r3, r3, #1
 8002a44:	441a      	add	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	61bb      	str	r3, [r7, #24]
        break;
 8002a52:	e02c      	b.n	8002aae <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	085b      	lsrs	r3, r3, #1
 8002a5a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002a5e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6852      	ldr	r2, [r2, #4]
 8002a66:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	61bb      	str	r3, [r7, #24]
        break;
 8002a6e:	e01e      	b.n	8002aae <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a70:	f7ff fb7a 	bl	8002168 <HAL_RCC_GetSysClockFreq>
 8002a74:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	005a      	lsls	r2, r3, #1
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	085b      	lsrs	r3, r3, #1
 8002a80:	441a      	add	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	61bb      	str	r3, [r7, #24]
        break;
 8002a8e:	e00e      	b.n	8002aae <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	085b      	lsrs	r3, r3, #1
 8002a96:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	61bb      	str	r3, [r7, #24]
        break;
 8002aa6:	e002      	b.n	8002aae <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	75fb      	strb	r3, [r7, #23]
        break;
 8002aac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	2b0f      	cmp	r3, #15
 8002ab2:	d916      	bls.n	8002ae2 <UART_SetConfig+0x31e>
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aba:	d212      	bcs.n	8002ae2 <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	f023 030f 	bic.w	r3, r3, #15
 8002ac4:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	085b      	lsrs	r3, r3, #1
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	897b      	ldrh	r3, [r7, #10]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	897a      	ldrh	r2, [r7, #10]
 8002ade:	60da      	str	r2, [r3, #12]
 8002ae0:	e07e      	b.n	8002be0 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	75fb      	strb	r3, [r7, #23]
 8002ae6:	e07b      	b.n	8002be0 <UART_SetConfig+0x41c>
 8002ae8:	40013800 	.word	0x40013800
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40004400 	.word	0x40004400
 8002af4:	40004800 	.word	0x40004800
 8002af8:	40004c00 	.word	0x40004c00
 8002afc:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 8002b00:	7ffb      	ldrb	r3, [r7, #31]
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d85b      	bhi.n	8002bbe <UART_SetConfig+0x3fa>
 8002b06:	a201      	add	r2, pc, #4	; (adr r2, 8002b0c <UART_SetConfig+0x348>)
 8002b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b0c:	08002b31 	.word	0x08002b31
 8002b10:	08002b4f 	.word	0x08002b4f
 8002b14:	08002b6d 	.word	0x08002b6d
 8002b18:	08002bbf 	.word	0x08002bbf
 8002b1c:	08002b89 	.word	0x08002b89
 8002b20:	08002bbf 	.word	0x08002bbf
 8002b24:	08002bbf 	.word	0x08002bbf
 8002b28:	08002bbf 	.word	0x08002bbf
 8002b2c:	08002ba7 	.word	0x08002ba7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b30:	f7ff fb90 	bl	8002254 <HAL_RCC_GetPCLK1Freq>
 8002b34:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	085a      	lsrs	r2, r3, #1
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	441a      	add	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	61bb      	str	r3, [r7, #24]
        break;
 8002b4c:	e03a      	b.n	8002bc4 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b4e:	f7ff fba3 	bl	8002298 <HAL_RCC_GetPCLK2Freq>
 8002b52:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	085a      	lsrs	r2, r3, #1
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	441a      	add	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	61bb      	str	r3, [r7, #24]
        break;
 8002b6a:	e02b      	b.n	8002bc4 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	085b      	lsrs	r3, r3, #1
 8002b72:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002b76:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	6852      	ldr	r2, [r2, #4]
 8002b7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	61bb      	str	r3, [r7, #24]
        break;
 8002b86:	e01d      	b.n	8002bc4 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b88:	f7ff faee 	bl	8002168 <HAL_RCC_GetSysClockFreq>
 8002b8c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	085a      	lsrs	r2, r3, #1
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	441a      	add	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	61bb      	str	r3, [r7, #24]
        break;
 8002ba4:	e00e      	b.n	8002bc4 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	085b      	lsrs	r3, r3, #1
 8002bac:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	61bb      	str	r3, [r7, #24]
        break;
 8002bbc:	e002      	b.n	8002bc4 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	75fb      	strb	r3, [r7, #23]
        break;
 8002bc2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2b0f      	cmp	r3, #15
 8002bc8:	d908      	bls.n	8002bdc <UART_SetConfig+0x418>
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd0:	d204      	bcs.n	8002bdc <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	60da      	str	r2, [r3, #12]
 8002bda:	e001      	b.n	8002be0 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3720      	adds	r7, #32
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop

08002bf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00a      	beq.n	8002c22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00a      	beq.n	8002c44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00a      	beq.n	8002c66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6a:	f003 0308 	and.w	r3, r3, #8
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00a      	beq.n	8002c88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8c:	f003 0310 	and.w	r3, r3, #16
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d00a      	beq.n	8002caa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00a      	beq.n	8002ccc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d01a      	beq.n	8002d0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cf6:	d10a      	bne.n	8002d0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00a      	beq.n	8002d30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	605a      	str	r2, [r3, #4]
  }
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af02      	add	r7, sp, #8
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002d4a:	f7fd fd03 	bl	8000754 <HAL_GetTick>
 8002d4e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b08      	cmp	r3, #8
 8002d5c:	d10e      	bne.n	8002d7c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d5e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 f82a 	bl	8002dc6 <UART_WaitOnFlagUntilTimeout>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e020      	b.n	8002dbe <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0304 	and.w	r3, r3, #4
 8002d86:	2b04      	cmp	r3, #4
 8002d88:	d10e      	bne.n	8002da8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f000 f814 	bl	8002dc6 <UART_WaitOnFlagUntilTimeout>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e00a      	b.n	8002dbe <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2220      	movs	r2, #32
 8002dac:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2220      	movs	r2, #32
 8002db2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b084      	sub	sp, #16
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	60f8      	str	r0, [r7, #12]
 8002dce:	60b9      	str	r1, [r7, #8]
 8002dd0:	603b      	str	r3, [r7, #0]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dd6:	e05d      	b.n	8002e94 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dde:	d059      	beq.n	8002e94 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de0:	f7fd fcb8 	bl	8000754 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d302      	bcc.n	8002df6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d11b      	bne.n	8002e2e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002e04:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0201 	bic.w	r2, r2, #1
 8002e14:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2220      	movs	r2, #32
 8002e20:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e042      	b.n	8002eb4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d02b      	beq.n	8002e94 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e4a:	d123      	bne.n	8002e94 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e54:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002e64:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0201 	bic.w	r2, r2, #1
 8002e74:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2220      	movs	r2, #32
 8002e7a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2220      	movs	r2, #32
 8002e86:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e00f      	b.n	8002eb4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	69da      	ldr	r2, [r3, #28]
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	bf0c      	ite	eq
 8002ea4:	2301      	moveq	r3, #1
 8002ea6:	2300      	movne	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	461a      	mov	r2, r3
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d092      	beq.n	8002dd8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <__libc_init_array>:
 8002ebc:	b570      	push	{r4, r5, r6, lr}
 8002ebe:	4e0d      	ldr	r6, [pc, #52]	; (8002ef4 <__libc_init_array+0x38>)
 8002ec0:	4c0d      	ldr	r4, [pc, #52]	; (8002ef8 <__libc_init_array+0x3c>)
 8002ec2:	1ba4      	subs	r4, r4, r6
 8002ec4:	10a4      	asrs	r4, r4, #2
 8002ec6:	2500      	movs	r5, #0
 8002ec8:	42a5      	cmp	r5, r4
 8002eca:	d109      	bne.n	8002ee0 <__libc_init_array+0x24>
 8002ecc:	4e0b      	ldr	r6, [pc, #44]	; (8002efc <__libc_init_array+0x40>)
 8002ece:	4c0c      	ldr	r4, [pc, #48]	; (8002f00 <__libc_init_array+0x44>)
 8002ed0:	f000 f820 	bl	8002f14 <_init>
 8002ed4:	1ba4      	subs	r4, r4, r6
 8002ed6:	10a4      	asrs	r4, r4, #2
 8002ed8:	2500      	movs	r5, #0
 8002eda:	42a5      	cmp	r5, r4
 8002edc:	d105      	bne.n	8002eea <__libc_init_array+0x2e>
 8002ede:	bd70      	pop	{r4, r5, r6, pc}
 8002ee0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ee4:	4798      	blx	r3
 8002ee6:	3501      	adds	r5, #1
 8002ee8:	e7ee      	b.n	8002ec8 <__libc_init_array+0xc>
 8002eea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002eee:	4798      	blx	r3
 8002ef0:	3501      	adds	r5, #1
 8002ef2:	e7f2      	b.n	8002eda <__libc_init_array+0x1e>
 8002ef4:	08002f84 	.word	0x08002f84
 8002ef8:	08002f84 	.word	0x08002f84
 8002efc:	08002f84 	.word	0x08002f84
 8002f00:	08002f88 	.word	0x08002f88

08002f04 <memset>:
 8002f04:	4402      	add	r2, r0
 8002f06:	4603      	mov	r3, r0
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d100      	bne.n	8002f0e <memset+0xa>
 8002f0c:	4770      	bx	lr
 8002f0e:	f803 1b01 	strb.w	r1, [r3], #1
 8002f12:	e7f9      	b.n	8002f08 <memset+0x4>

08002f14 <_init>:
 8002f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f16:	bf00      	nop
 8002f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f1a:	bc08      	pop	{r3}
 8002f1c:	469e      	mov	lr, r3
 8002f1e:	4770      	bx	lr

08002f20 <_fini>:
 8002f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f22:	bf00      	nop
 8002f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f26:	bc08      	pop	{r3}
 8002f28:	469e      	mov	lr, r3
 8002f2a:	4770      	bx	lr
