Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0.ip --block-symbol-file --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0 --family=Agilex --part=AGFB014R24B2E2V
Info: qsys_top_pio_0: "Transforming system: qsys_top_pio_0"
Info: qsys_top_pio_0: "Naming system components in system: qsys_top_pio_0"
Info: qsys_top_pio_0: "Processing generation queue"
Info: qsys_top_pio_0: "Generating: qsys_top_pio_0"
Info: qsys_top_pio_0: "Generating: qsys_top_pio_0_altera_avalon_pio_1920_2f6raky"
Info: pio_0: Starting RTL generation for module 'qsys_top_pio_0_altera_avalon_pio_1920_2f6raky'
Info: pio_0:   Generation command is [exec /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/bin/perl -I /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/europa -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/perl_lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_top_pio_0_altera_avalon_pio_1920_2f6raky --dir=/tmp/alt9753_3800377819040591434.dir/0001_pio_0_gen/ --quartus_dir=/home/wisig321/intelFPGA_pro/22.4/quartus --verilog --config=/tmp/alt9753_3800377819040591434.dir/0001_pio_0_gen//qsys_top_pio_0_altera_avalon_pio_1920_2f6raky_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'qsys_top_pio_0_altera_avalon_pio_1920_2f6raky'
Info: qsys_top_pio_0: Done "qsys_top_pio_0" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
