// Seed: 2976372214
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output wor id_2,
    input tri1 id_3,
    output wire id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wire id_7,
    output wire id_8,
    input tri id_9,
    output supply1 id_10,
    input wand id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri1 id_14,
    output tri0 id_15,
    input tri id_16,
    input tri id_17,
    input supply1 id_18
);
  uwire id_20 = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3
    , id_5
);
  assign id_0 = 1 ? id_3 : ~id_1;
  module_0(
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_2
  );
  assign id_5[1 : 1] = 1'h0;
endmodule
