Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: Selecao.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Selecao.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Selecao"
Output Format                      : NGC
Target Device                      : xc3s700an-5-fgg484

---- Source Options
Top Module Name                    : Selecao
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/laboratorio-sd/alu/fa.vhd" in Library work.
Architecture behavioral of Entity fa is up to date.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/fourbitfa.vhd" in Library work.
Architecture behavioral of Entity fourbitfa is up to date.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/counter_seconds.vhd" in Library work.
Architecture behavioral of Entity counter_seconds is up to date.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/compl.vhd" in Library work.
Architecture behavioral of Entity compl is up to date.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/subtraction.vhd" in Library work.
Architecture behavioral of Entity subtraction is up to date.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/increment.vhd" in Library work.
Architecture behavioral of Entity increment is up to date.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/comparador.vhd" in Library work.
Architecture behavioral of Entity comparador is up to date.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/myand.vhd" in Library work.
Entity <myand> compiled.
Entity <myand> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/MyXOR.vhd" in Library work.
Entity <MyXOR> compiled.
Entity <MyXOR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/multiplica.vhd" in Library work.
Architecture behavioral of Entity multiplica is up to date.
Compiling vhdl file "/home/ise/laboratorio-sd/alu/Selecao.vhd" in Library work.
Entity <selecao> compiled.
Entity <selecao> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Selecao> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_seconds> in library <work> (architecture <behavioral>) with generics.
	t_max = 10

Analyzing hierarchy for entity <fourbitfa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <compl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <subtraction> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <increment> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <comparador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MyAND> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MyXOR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <multiplica> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fourbitfa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fa> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Selecao> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/ise/laboratorio-sd/alu/Selecao.vhd" line 211: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/ise/laboratorio-sd/alu/Selecao.vhd" line 169: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Op>, <add_out>, <add_flags>, <comp_out>, <comp_flags>, <sub_out>, <sub_flags>, <inc_out>, <inc_flags>, <qual_out>, <and_out>, <xor_out>, <mult_out>, <mult_flags>
Entity <Selecao> analyzed. Unit <Selecao> generated.

Analyzing generic Entity <counter_seconds> in library <work> (Architecture <behavioral>).
	t_max = 10
Entity <counter_seconds> analyzed. Unit <counter_seconds> generated.

Analyzing Entity <fourbitfa> in library <work> (Architecture <behavioral>).
Entity <fourbitfa> analyzed. Unit <fourbitfa> generated.

Analyzing Entity <fa> in library <work> (Architecture <behavioral>).
Entity <fa> analyzed. Unit <fa> generated.

Analyzing Entity <compl> in library <work> (Architecture <behavioral>).
Entity <compl> analyzed. Unit <compl> generated.

Analyzing Entity <subtraction> in library <work> (Architecture <behavioral>).
Entity <subtraction> analyzed. Unit <subtraction> generated.

Analyzing Entity <increment> in library <work> (Architecture <behavioral>).
Entity <increment> analyzed. Unit <increment> generated.

Analyzing Entity <comparador> in library <work> (Architecture <behavioral>).
Entity <comparador> analyzed. Unit <comparador> generated.

Analyzing Entity <MyAND> in library <work> (Architecture <Behavioral>).
Entity <MyAND> analyzed. Unit <MyAND> generated.

Analyzing Entity <MyXOR> in library <work> (Architecture <Behavioral>).
Entity <MyXOR> analyzed. Unit <MyXOR> generated.

Analyzing Entity <multiplica> in library <work> (Architecture <behavioral>).
Entity <multiplica> analyzed. Unit <multiplica> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_seconds>.
    Related source file is "/home/ise/laboratorio-sd/alu/counter_seconds.vhd".
    Found 4-bit up counter for signal <counter_temp>.
    Found 4-bit up counter for signal <slow_clock>.
    Found 4-bit comparator lessequal for signal <slow_clock$cmp_le0000> created at line 22.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <counter_seconds> synthesized.


Synthesizing Unit <comparador>.
    Related source file is "/home/ise/laboratorio-sd/alu/comparador.vhd".
WARNING:Xst:1305 - Output <Zq<3>> is never assigned. Tied to value 0.
    Found 4-bit comparator equal for signal <Equal$cmp_eq0000> created at line 50.
    Found 4-bit comparator greater for signal <Greater$cmp_gt0000> created at line 47.
    Summary:
	inferred   2 Comparator(s).
Unit <comparador> synthesized.


Synthesizing Unit <MyAND>.
    Related source file is "/home/ise/laboratorio-sd/alu/myand.vhd".
Unit <MyAND> synthesized.


Synthesizing Unit <MyXOR>.
    Related source file is "/home/ise/laboratorio-sd/alu/MyXOR.vhd".
    Found 4-bit xor2 for signal <Zxor>.
Unit <MyXOR> synthesized.


Synthesizing Unit <fa>.
    Related source file is "/home/ise/laboratorio-sd/alu/fa.vhd".
    Found 1-bit xor2 for signal <Y>.
    Found 1-bit xor2 for signal <Cout$xor0000> created at line 45.
Unit <fa> synthesized.


Synthesizing Unit <fourbitfa>.
    Related source file is "/home/ise/laboratorio-sd/alu/fourbitfa.vhd".
    Found 1-bit xor2 for signal <Flags<0>>.
Unit <fourbitfa> synthesized.


Synthesizing Unit <multiplica>.
    Related source file is "/home/ise/laboratorio-sd/alu/multiplica.vhd".
WARNING:Xst:1305 - Output <C_outm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Flagsm> is never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <c<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <multiplica> synthesized.


Synthesizing Unit <compl>.
    Related source file is "/home/ise/laboratorio-sd/alu/compl.vhd".
Unit <compl> synthesized.


Synthesizing Unit <subtraction>.
    Related source file is "/home/ise/laboratorio-sd/alu/subtraction.vhd".
Unit <subtraction> synthesized.


Synthesizing Unit <increment>.
    Related source file is "/home/ise/laboratorio-sd/alu/increment.vhd".
Unit <increment> synthesized.


Synthesizing Unit <Selecao>.
    Related source file is "/home/ise/laboratorio-sd/alu/Selecao.vhd".
WARNING:Xst:646 - Signal <sub_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <qual_flags> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inc_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <comp_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <add_cin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <CLOCK_B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit 8-to-1 multiplexer for signal <Zop>.
    Found 4-bit 8-to-1 multiplexer for signal <Flg>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <Selecao> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 4-bit up counter                                      : 4
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 4
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 4-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 49
 1-bit xor2                                            : 48
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 4-bit up counter                                      : 4
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 4
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 4-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 49
 1-bit xor2                                            : 48
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Selecao> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Selecao, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Selecao.ngr
Top Level Output File Name         : Selecao
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 110
#      INV                         : 4
#      LUT2                        : 13
#      LUT3                        : 25
#      LUT4                        : 46
#      MUXF5                       : 17
#      MUXF6                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 17
#      FDE                         : 8
#      FDR                         : 8
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-5 

 Number of Slices:                       46  out of   5888     0%  
 Number of Slice Flip Flops:             17  out of  11776     0%  
 Number of 4 input LUTs:                 88  out of  11776     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    372     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)        | Load  |
-----------------------------------------+------------------------------+-------+
CLOCK_B_cmp_eq0000(CLOCK_B_cmp_eq00001:O)| NONE(*)(CLOCK_B)             | 1     |
CLOCK_B                                  | NONE(counter1/counter_temp_0)| 8     |
CLOCK_50                                 | IBUF+BUFG                    | 8     |
-----------------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.683ns (Maximum Frequency: 372.781MHz)
   Minimum input arrival time before clock: 1.401ns
   Maximum output required time after clock: 12.236ns
   Maximum combinational path delay: 8.524ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_B'
  Clock period: 2.674ns (frequency: 373.902MHz)
  Total number of paths / destination ports: 52 / 16
-------------------------------------------------------------------------
Delay:               2.674ns (Levels of Logic = 1)
  Source:            counter1/slow_clock_0 (FF)
  Destination:       counter1/slow_clock_0 (FF)
  Source Clock:      CLOCK_B rising
  Destination Clock: CLOCK_B rising

  Data Path: counter1/slow_clock_0 to counter1/slow_clock_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.495   0.540  counter1/slow_clock_0 (counter1/slow_clock_0)
     LUT4:I3->O            8   0.561   0.643  counter1/slow_clock_not00011 (counter1/slow_clock_not0001)
     FDR:R                     0.435          counter1/slow_clock_0
    ----------------------------------------
    Total                      2.674ns (1.491ns logic, 1.184ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_50'
  Clock period: 2.683ns (frequency: 372.781MHz)
  Total number of paths / destination ports: 52 / 16
-------------------------------------------------------------------------
Delay:               2.683ns (Levels of Logic = 1)
  Source:            counter0/counter_temp_0 (FF)
  Destination:       counter0/counter_temp_0 (FF)
  Source Clock:      CLOCK_50 rising
  Destination Clock: CLOCK_50 rising

  Data Path: counter0/counter_temp_0 to counter0/counter_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.495   1.072  counter0/counter_temp_0 (counter0/counter_temp_0)
     INV:I->O              1   0.562   0.357  INC/ADD1/fa0/Cout_xor00001_INV_0 (INC/ADD1/fa0/Cout_xor0000)
     FDE:D                     0.197          counter0/counter_temp_0
    ----------------------------------------
    Total                      2.683ns (1.254ns logic, 1.429ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_B_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.401ns (Levels of Logic = 1)
  Source:            CLOCK_50 (PAD)
  Destination:       CLOCK_B (LATCH)
  Destination Clock: CLOCK_B_cmp_eq0000 falling

  Data Path: CLOCK_50 to CLOCK_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.380  CLOCK_50_IBUF (CLOCK_50_IBUF1)
     LD:D                      0.197          CLOCK_B
    ----------------------------------------
    Total                      1.401ns (1.021ns logic, 0.380ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_B'
  Total number of paths / destination ports: 124 / 8
-------------------------------------------------------------------------
Offset:              12.142ns (Levels of Logic = 8)
  Source:            counter1/counter_temp_1 (FF)
  Destination:       Flg<3> (PAD)
  Source Clock:      CLOCK_B rising

  Data Path: counter1/counter_temp_1 to Flg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.495   1.045  counter1/counter_temp_1 (counter1/counter_temp_1)
     LUT4:I0->O            1   0.561   0.380  ADD1/fa2/Cout_SW0 (N5)
     LUT3:I2->O            5   0.561   0.561  ADD1/fa2/Cout (ADD1/c3)
     LUT3:I2->O            1   0.561   0.465  ADD1/fa3/Mxor_Y_Result1 (add_flags<2>)
     LUT3:I0->O            1   0.561   0.423  ADD1/Flags_3_cmp_eq00001 (add_flags<3>)
     LUT3:I1->O            1   0.562   0.000  Mmux_Flg_73 (Mmux_Flg_73)
     MUXF5:I0->O           1   0.229   0.423  Mmux_Flg_5_f5_2 (Mmux_Flg_5_f53)
     LUT2:I1->O            1   0.562   0.357  Op<2>31 (Flg_3_OBUF)
     OBUF:I->O                 4.396          Flg_3_OBUF (Flg<3>)
    ----------------------------------------
    Total                     12.142ns (8.488ns logic, 3.654ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_50'
  Total number of paths / destination ports: 177 / 8
-------------------------------------------------------------------------
Offset:              12.236ns (Levels of Logic = 8)
  Source:            counter0/counter_temp_0 (FF)
  Destination:       Flg<3> (PAD)
  Source Clock:      CLOCK_50 rising

  Data Path: counter0/counter_temp_0 to Flg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.495   1.138  counter0/counter_temp_0 (counter0/counter_temp_0)
     LUT4:I1->O            1   0.562   0.380  ADD1/fa2/Cout_SW0 (N5)
     LUT3:I2->O            5   0.561   0.561  ADD1/fa2/Cout (ADD1/c3)
     LUT3:I2->O            1   0.561   0.465  ADD1/fa3/Mxor_Y_Result1 (add_flags<2>)
     LUT3:I0->O            1   0.561   0.423  ADD1/Flags_3_cmp_eq00001 (add_flags<3>)
     LUT3:I1->O            1   0.562   0.000  Mmux_Flg_73 (Mmux_Flg_73)
     MUXF5:I0->O           1   0.229   0.423  Mmux_Flg_5_f5_2 (Mmux_Flg_5_f53)
     LUT2:I1->O            1   0.562   0.357  Op<2>31 (Flg_3_OBUF)
     OBUF:I->O                 4.396          Flg_3_OBUF (Flg<3>)
    ----------------------------------------
    Total                     12.236ns (8.489ns logic, 3.747ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 44 / 8
-------------------------------------------------------------------------
Delay:               8.524ns (Levels of Logic = 5)
  Source:            Op<0> (PAD)
  Destination:       Flg<3> (PAD)

  Data Path: Op<0> to Flg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.824   1.172  Op_0_IBUF (Op_0_IBUF)
     LUT3:I0->O            1   0.561   0.000  Mmux_Flg_6 (Mmux_Flg_6)
     MUXF5:I1->O           1   0.229   0.423  Mmux_Flg_5_f5 (Mmux_Flg_5_f5)
     LUT2:I1->O            1   0.562   0.357  Op<2>1 (Flg_0_OBUF)
     OBUF:I->O                 4.396          Flg_0_OBUF (Flg<0>)
    ----------------------------------------
    Total                      8.524ns (6.572ns logic, 1.952ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 2.51 secs
 
--> 


Total memory usage is 518212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

