{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428852264135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428852264135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 17:24:23 2015 " "Processing started: Sun Apr 12 17:24:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428852264135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428852264135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428852264135 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1428852264509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga_arch " "Found design unit 1: vga-vga_arch" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428852265133 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852265133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852265133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gsensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gsensor-synth " "Found design unit 1: gsensor-synth" {  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428852265149 ""} { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852265149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852265149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_delay-translated " "Found design unit 1: reset_delay-translated" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428852265149 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852265149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852265149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spipll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spipll-SYN " "Found design unit 1: spipll-SYN" {  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428852265149 ""} { "Info" "ISGN_ENTITY_NAME" "1 spipll " "Found entity 1: spipll" {  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852265149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852265149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ee_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_ee_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_ee_config-translated " "Found design unit 1: spi_ee_config-translated" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428852265165 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852265165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852265165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_driver-translated " "Found design unit 1: led_driver-translated" {  } { { "led_driver.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/led_driver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428852265165 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "led_driver.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/led_driver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852265165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852265165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-translated " "Found design unit 1: spi_controller-translated" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428852265165 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852265165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852265165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gsensor " "Elaborating entity \"Gsensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1428852265258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:u_reset_delay " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:u_reset_delay\"" {  } { { "gsensor.vhd" "u_reset_delay" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428852265289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spipll spipll:u_spipll " "Elaborating entity \"spipll\" for hierarchy \"spipll:u_spipll\"" {  } { { "gsensor.vhd" "u_spipll" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428852265289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spipll:u_spipll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spipll:u_spipll\|altpll:altpll_component\"" {  } { { "spipll.vhd" "altpll_component" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428852265352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spipll:u_spipll\|altpll:altpll_component " "Elaborated megafunction instantiation \"spipll:u_spipll\|altpll:altpll_component\"" {  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1428852265367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spipll:u_spipll\|altpll:altpll_component " "Instantiated megafunction \"spipll:u_spipll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 200000 " "Parameter \"clk0_phase_shift\" = \"200000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 166667 " "Parameter \"clk1_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spipll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spipll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock port_UNuseD " "Parameter \"port_activeclock\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset port_useD " "Parameter \"port_areset\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 port_UNuseD " "Parameter \"port_clkbad0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 port_UNuseD " "Parameter \"port_clkbad1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss port_UNuseD " "Parameter \"port_clkloss\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch port_UNuseD " "Parameter \"port_clkswitch\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate port_UNuseD " "Parameter \"port_configupdate\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin port_UNuseD " "Parameter \"port_fbin\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 port_useD " "Parameter \"port_inclk0\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 port_UNuseD " "Parameter \"port_inclk1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked port_UNuseD " "Parameter \"port_locked\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena port_UNuseD " "Parameter \"port_pfdena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect port_UNuseD " "Parameter \"port_phasecounterselect\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone port_UNuseD " "Parameter \"port_phasedone\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep port_UNuseD " "Parameter \"port_phasestep\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown port_UNuseD " "Parameter \"port_phaseupdown\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena port_UNuseD " "Parameter \"port_pllena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr port_UNuseD " "Parameter \"port_scanaclr\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk port_UNuseD " "Parameter \"port_scanclk\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena port_UNuseD " "Parameter \"port_scanclkena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata port_UNuseD " "Parameter \"port_scandata\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout port_UNuseD " "Parameter \"port_scandataout\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone port_UNuseD " "Parameter \"port_scandone\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread port_UNuseD " "Parameter \"port_scanread\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite port_UNuseD " "Parameter \"port_scanwrite\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 port_useD " "Parameter \"port_clk0\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 port_useD " "Parameter \"port_clk1\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 port_UNuseD " "Parameter \"port_clk2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 port_UNuseD " "Parameter \"port_clk3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 port_UNuseD " "Parameter \"port_clk4\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 port_UNuseD " "Parameter \"port_clk5\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 port_UNuseD " "Parameter \"port_clkena0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 port_UNuseD " "Parameter \"port_clkena1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 port_UNuseD " "Parameter \"port_clkena2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 port_UNuseD " "Parameter \"port_clkena3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 port_UNuseD " "Parameter \"port_clkena4\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 port_UNuseD " "Parameter \"port_clkena5\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 port_UNuseD " "Parameter \"port_extclk0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 port_UNuseD " "Parameter \"port_extclk1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 port_UNuseD " "Parameter \"port_extclk2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 port_UNuseD " "Parameter \"port_extclk3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852265367 ""}  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1428852265367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spipll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spipll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spipll_altpll " "Found entity 1: spipll_altpll" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852265445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852265445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spipll_altpll spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated " "Elaborating entity \"spipll_altpll\" for hierarchy \"spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428852265461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:u_spi_ee_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:u_spi_ee_config\"" {  } { { "gsensor.vhd" "u_spi_ee_config" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428852265461 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X spi_ee_config.vhd(118) " "VHDL Signal Declaration warning at spi_ee_config.vhd(118): used explicit default value for signal \"X\" because signal was never assigned a value" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 118 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1428852265461 "|Gsensor|spi_ee_config:u_spi_ee_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\"" {  } { { "spi_ee_config.vhd" "u_spi_controller" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428852265461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:u_vga " "Elaborating entity \"vga\" for hierarchy \"vga:u_vga\"" {  } { { "gsensor.vhd" "u_vga" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428852265461 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_bound vga.vhd(41) " "VHDL Signal Declaration warning at vga.vhd(41): used explicit default value for signal \"top_bound\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1428852265477 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_bound vga.vhd(42) " "VHDL Signal Declaration warning at vga.vhd(42): used explicit default value for signal \"bottom_bound\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1428852265477 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "vga.vhd(136) " "Verilog HDL or VHDL warning at the vga.vhd(136): index expression is not wide enough to address all of the elements in the array" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 136 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1428852265648 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "vga.vhd(138) " "Verilog HDL or VHDL warning at the vga.vhd(138): index expression is not wide enough to address all of the elements in the array" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 138 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1428852265648 "|Gsensor|vga:u_vga"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "51 " "Inferred 51 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod0\"" {  } { { "vga.vhd" "Mod0" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod1\"" {  } { { "vga.vhd" "Mod1" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod2\"" {  } { { "vga.vhd" "Mod2" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod3\"" {  } { { "vga.vhd" "Mod3" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod4\"" {  } { { "vga.vhd" "Mod4" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod5\"" {  } { { "vga.vhd" "Mod5" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod6\"" {  } { { "vga.vhd" "Mod6" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod7\"" {  } { { "vga.vhd" "Mod7" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod8\"" {  } { { "vga.vhd" "Mod8" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod9\"" {  } { { "vga.vhd" "Mod9" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod10\"" {  } { { "vga.vhd" "Mod10" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod11\"" {  } { { "vga.vhd" "Mod11" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod12\"" {  } { { "vga.vhd" "Mod12" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod13\"" {  } { { "vga.vhd" "Mod13" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod14\"" {  } { { "vga.vhd" "Mod14" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod15\"" {  } { { "vga.vhd" "Mod15" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod16\"" {  } { { "vga.vhd" "Mod16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod17\"" {  } { { "vga.vhd" "Mod17" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod18\"" {  } { { "vga.vhd" "Mod18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod19\"" {  } { { "vga.vhd" "Mod19" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod20\"" {  } { { "vga.vhd" "Mod20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod21\"" {  } { { "vga.vhd" "Mod21" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod22\"" {  } { { "vga.vhd" "Mod22" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod23\"" {  } { { "vga.vhd" "Mod23" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod24\"" {  } { { "vga.vhd" "Mod24" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod25\"" {  } { { "vga.vhd" "Mod25" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod26\"" {  } { { "vga.vhd" "Mod26" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod27\"" {  } { { "vga.vhd" "Mod27" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod28\"" {  } { { "vga.vhd" "Mod28" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod29\"" {  } { { "vga.vhd" "Mod29" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod30\"" {  } { { "vga.vhd" "Mod30" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod31\"" {  } { { "vga.vhd" "Mod31" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod32\"" {  } { { "vga.vhd" "Mod32" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod33\"" {  } { { "vga.vhd" "Mod33" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod34\"" {  } { { "vga.vhd" "Mod34" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod35\"" {  } { { "vga.vhd" "Mod35" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod36\"" {  } { { "vga.vhd" "Mod36" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod37\"" {  } { { "vga.vhd" "Mod37" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod38\"" {  } { { "vga.vhd" "Mod38" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod39\"" {  } { { "vga.vhd" "Mod39" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod40\"" {  } { { "vga.vhd" "Mod40" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod41\"" {  } { { "vga.vhd" "Mod41" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod42\"" {  } { { "vga.vhd" "Mod42" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod43\"" {  } { { "vga.vhd" "Mod43" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod44\"" {  } { { "vga.vhd" "Mod44" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod45\"" {  } { { "vga.vhd" "Mod45" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod46\"" {  } { { "vga.vhd" "Mod46" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod47\"" {  } { { "vga.vhd" "Mod47" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod48 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod48\"" {  } { { "vga.vhd" "Mod48" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod49 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod49\"" {  } { { "vga.vhd" "Mod49" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|Mult0\"" {  } { { "vga.vhd" "Mult0" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428852282184 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1428852282184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_divide:Mod0\"" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1428852282231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:u_vga\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852282231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852282231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852282231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852282231 ""}  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1428852282231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/lpm_divide_ccm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852282293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852282293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852282309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852282309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852282340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852282340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852282418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852282418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852282481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852282481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_divide:Mod1\"" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1428852282496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|lpm_divide:Mod1 " "Instantiated megafunction \"vga:u_vga\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852282496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852282496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852282496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852282496 ""}  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1428852282496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1428852283261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|lpm_mult:Mult0 " "Instantiated megafunction \"vga:u_vga\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428852283261 ""}  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1428852283261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428852283292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428852283307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428852283339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852283401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852283401 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428852283417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428852283432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428852283495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428852283495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|altshift:external_latency_ffs vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428852283510 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 32 -1 0 } } { "spi_controller.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 100 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1428852287925 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1428852287925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1428852297114 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod8\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"vga:u_vga\|lpm_divide:Mod8\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod9\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod9\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod10\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod10\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod12\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod12\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod13\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod13\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod14\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod14\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod16\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"vga:u_vga\|lpm_divide:Mod16\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod17\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod17\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod18\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod18\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod20\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod20\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod21\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod21\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod22\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod22\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod24\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"vga:u_vga\|lpm_divide:Mod24\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod25\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod25\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod26\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod26\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod28\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod28\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod29\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod29\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod30\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod30\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod33\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod33\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod34\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod34\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod36\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod36\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod38\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod38\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod37\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod37\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod40\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"vga:u_vga\|lpm_divide:Mod40\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod41\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod41\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod42\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod42\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod44\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod44\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod45\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod45\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod46\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod46\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod49\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod49\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod48\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"vga:u_vga\|lpm_divide:Mod48\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428852306881 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1428852306881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1428852308254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1428852308254 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1428852309377 "|gsensor|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1428852309377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13029 " "Implemented 13029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1428852309377 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1428852309377 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1428852309377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13016 " "Implemented 13016 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1428852309377 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1428852309377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1428852309377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428852309471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 17:25:09 2015 " "Processing ended: Sun Apr 12 17:25:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428852309471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428852309471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428852309471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428852309471 ""}
