
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list dff.v d_out.v fifo.v fulladder.v rd_ptr.v reg_16.v wr_enable.v wr_ptr.v  ]
dff.v d_out.v fifo.v fulladder.v rd_ptr.v reg_16.v wr_enable.v wr_ptr.v
set my_toplevel fifo
fifo
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./d_out.v
Compiling source file ./fifo.v
Compiling source file ./fulladder.v
Compiling source file ./rd_ptr.v
Compiling source file ./reg_16.v
Compiling source file ./wr_enable.v
Compiling source file ./wr_ptr.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (fifo)
Elaborated 1 design.
Current design is now 'fifo'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'reg_16' instantiated from design 'fifo' with
	the parameters "64". (HDL-193)
Presto compilation completed successfully. (reg_16_N_Bits64)
Information: Building the design 'reg_16' instantiated from design 'fifo' with
	the parameters "3". (HDL-193)
Presto compilation completed successfully. (reg_16_N_Bits3)
Information: Building the design 'wr_ptr'. (HDL-193)
Warning:  ./wr_ptr.v:20: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'./wr_ptr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (wr_ptr)
Information: Building the design 'rd_ptr'. (HDL-193)
Warning:  ./rd_ptr.v:20: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'./rd_ptr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (rd_ptr)
Information: Building the design 'wr_enable'. (HDL-193)
Warning:  ./wr_enable.v:16: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 13 in file
	'./wr_enable.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |    auto/auto     |
===============================================
Presto compilation completed successfully. (wr_enable)
Information: Building the design 'd_out'. (HDL-193)
Warning:  ./d_out.v:17: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 14 in file
	'./d_out.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            17            |    auto/auto     |
===============================================
Presto compilation completed successfully. (d_out)
Information: Building the design 'fulladder'. (HDL-193)
Presto compilation completed successfully. (fulladder)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'fifo'.
{fifo}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : fifo
Version: Q-2019.12-SP3
Date   : Tue Nov 10 07:40:17 2020
****************************************

Information: This design contains unmapped logic. (RPT-7)

fifo
    GTECH_AND2                           gtech
    GTECH_BUF                            gtech
    GTECH_OR2                            gtech
    GTECH_XOR2                           gtech
    d_out
        GTECH_AND2                       gtech
        GTECH_BUF                        gtech
        GTECH_NOT                        gtech
    dff
        GTECH_BUF                        gtech
        GTECH_NOT                        gtech
    rd_ptr
        GTECH_AND2                       gtech
        GTECH_BUF                        gtech
        GTECH_NOT                        gtech
        fulladder
            GTECH_AND2                   gtech
            GTECH_OR2                    gtech
            GTECH_XOR2                   gtech
    reg_16_N_Bits3
        GTECH_BUF                        gtech
        GTECH_NOT                        gtech
        dff
            ...
    reg_16_N_Bits64
        GTECH_BUF                        gtech
        GTECH_NOT                        gtech
        dff
            ...
    wr_enable
        GTECH_AND2                       gtech
        GTECH_BUF                        gtech
        GTECH_NOT                        gtech
        GTECH_OR2                        gtech
    wr_ptr
        GTECH_AND2                       gtech
        GTECH_BUF                        gtech
        GTECH_NOT                        gtech
        fulladder
            ...
1
link

  Linking design 'fifo'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 263 instances of design 'dff'. (OPT-1056)
Information: Uniquified 4 instances of design 'reg_16_N_Bits64'. (OPT-1056)
Information: Uniquified 2 instances of design 'reg_16_N_Bits3'. (OPT-1056)
Information: Uniquified 6 instances of design 'fulladder'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'fifo'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 18 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'd_out'
  Processing 'wr_enable'
  Processing 'fulladder_0'
  Processing 'rd_ptr'
  Processing 'wr_ptr'
  Processing 'dff_69'
  Processing 'reg_16_N_Bits3_0'
  Processing 'reg_16_N_Bits3_1'
  Processing 'reg_16_N_Bits64_0'
  Processing 'reg_16_N_Bits64_3'
  Processing 'fifo'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    5418.5      0.53      95.9       2.0                          
    0:00:04    5418.5      0.53      95.9       2.0                          
    0:00:04    5779.0      0.00       0.0       1.5                          
    0:00:04    5779.0      0.00       0.0       1.5                          
    0:00:04    5779.0      0.00       0.0       1.5                          
    0:00:04    5779.0      0.00       0.0       1.5                          
    0:00:04    5779.0      0.00       0.0       1.5                          
    0:00:04    5248.2      0.00       0.0       1.2                          
    0:00:04    5248.2      0.00       0.0       1.2                          
    0:00:04    5248.2      0.00       0.0       1.2                          
    0:00:04    5248.2      0.00       0.0       1.2                          
    0:00:04    5248.2      0.00       0.0       1.2                          
    0:00:04    5333.6      0.00       0.0       1.1                          
    0:00:05    5437.3      0.00       0.0       1.1                          
    0:00:05    5541.0      0.00       0.0       1.0                          
    0:00:05    5626.4      0.00       0.0       1.0                          
    0:00:05    5711.9      0.00       0.0       1.0                          
    0:00:05    5795.4      0.00       0.0       0.9                          
    0:00:05    5878.9      0.00       0.0       0.9                          
    0:00:06    5958.7      0.00       0.0       0.8                          
    0:00:06    6038.5      0.00       0.0       0.8                          
    0:00:06    6103.2      0.00       0.0       0.8                          
    0:00:06    6183.0      0.00       0.0       0.7                          
    0:00:06    6262.8      0.00       0.0       0.7                          
    0:00:06    6324.3      0.00       0.0       0.7                          
    0:00:07    6339.3      0.00       0.0       0.7                          
    0:00:07    6339.3      0.00       0.0       0.7                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    6339.3      0.00       0.0       0.7                          
    0:00:07    6339.3      0.00       0.0       0.7                          
    0:00:07    6339.3      0.00       0.0       0.7                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    6339.3      0.00       0.0       0.7                          
    0:00:07    6478.7      0.00       0.0       0.6 d_out_mod/n62            
    0:00:07    6618.1      0.00       0.0       0.6 d_out_mod/n19            
    0:00:07    6757.5      0.00       0.0       0.6 d_out_mod/n81            
    0:00:11    6838.6      0.00       0.0       0.6                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11    6838.6      0.00       0.0       0.6                          
    0:00:11    6838.6      0.00       0.0       0.6                          
    0:00:11    6686.6      0.00       0.0       0.6                          
    0:00:11    6544.4      0.00       0.0       0.6                          
    0:00:11    6527.5      0.00       0.0       0.6                          
    0:00:11    6513.4      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
    0:00:11    6502.2      0.00       0.0       0.6                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Nov 10 07:40:27 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Unconnected ports (LINT-28)                                     4
    Constant outputs (LINT-52)                                      4

Cells                                                              11
    Connected to power or ground (LINT-32)                         11

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
fifo.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/z/l/zlabek-schuebel/private/ece552/hw_4/hw4_1/synth/fifo.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
fifo.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/fifo.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 90 Mbytes.
Memory usage for this session including child processes 90 Mbytes.
CPU usage for this session 11 seconds ( 0.00 hours ).
Elapsed time for this session 13 seconds ( 0.00 hours ).

Thank you...
