INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Tue Jan 12 23:13:21 2021
| Host              : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary
| Design            : floorplan_static_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.732        0.000                      0                 7966        0.010        0.000                      0                 7936        1.164        0.000                       0                  2715  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.667}        5.333           187.512         
clk_pl_1  {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.732        0.000                      0                 5706        0.010        0.000                      0                 5706        1.164        0.000                       0                  1794  
clk_pl_1            2.064        0.000                      0                 2224        0.016        0.000                      0                 2224        2.125        0.000                       0                   921  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0          999.502        0.000                      0                   15                                                                        
clk_pl_0      clk_pl_1          999.610        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_1           clk_pl_1                 3.247        0.000                      0                    6        0.846        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.663ns (40.840%)  route 2.409ns (59.160%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 7.136 - 5.333 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.393ns, distribution 1.772ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.352ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1794, routed)        2.165     2.328    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/clk_user
    RAMB36_X12Y15        RAMB36E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_7/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X12Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.011     3.339 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/ram_reg_bram_7/DOUTBDOUT[0]
                         net (fo=2, routed)           0.868     4.207    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/mem_16bit_buffer_reg[11][0]
    SLICE_X76Y92         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     4.350 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/mem_16bit_buffer[11]_i_2/O
                         net (fo=2, routed)           0.178     4.528    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/do[3]
    SLICE_X75Y92         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.563 f  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_3/mem_rdata_q[11]_i_5/O
                         net (fo=1, routed)           0.147     4.710    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[27]_0
    SLICE_X74Y92         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     4.747 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[11]_i_2/O
                         net (fo=20, routed)          0.330     5.077    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[11]_i_2_n_0
    SLICE_X75Y85         LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     5.218 f  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_14/O
                         net (fo=10, routed)          0.175     5.393    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_14_n_0
    SLICE_X76Y85         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.445 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[26]_i_10/O
                         net (fo=3, routed)           0.236     5.681    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[26]_i_10_n_0
    SLICE_X75Y90         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     5.777 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[19]_i_3/O
                         net (fo=7, routed)           0.284     6.061    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[19]_i_3_n_0
    SLICE_X73Y88         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     6.209 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[19]_i_1/O
                         net (fo=5, routed)           0.191     6.400    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[19]_i_1_n_0
    SLICE_X73Y88         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[16]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.438    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.463 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1794, routed)        1.673     7.136    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/clk_user
    SLICE_X73Y88         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[16]/C
                         clock pessimism              0.169     7.305                     
                         clock uncertainty           -0.112     7.193                     
    SLICE_X73Y88         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.132    reconfigurable   floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[16]
  -------------------------------------------------------------------
                         required time                          7.132                     
                         arrival time                          -6.400                     
  -------------------------------------------------------------------
                         slack                                  0.732                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/quotient_msk_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/quotient_msk_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.060ns (37.267%)  route 0.101ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.741ns (routing 0.352ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.393ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1794, routed)        1.741     1.871    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/clk_user
    SLICE_X80Y80         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/quotient_msk_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X80Y80         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.931 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/quotient_msk_reg[28]/Q
                         net (fo=3, routed)           0.101     2.032    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/quotient_msk_reg_n_0_[28]
    SLICE_X81Y80         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/quotient_msk_reg[27]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1794, routed)        1.971     2.134    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/clk_user
    SLICE_X81Y80         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/quotient_msk_reg[27]/C
                         clock pessimism             -0.174     1.960                     
    SLICE_X81Y80         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.022    reconfigurable   floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_div/quotient_msk_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.022                     
                         arrival time                           2.032                     
  -------------------------------------------------------------------
                         slack                                  0.010                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.003         5.333       2.330      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.502         2.667       1.164      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.502         2.667       1.165      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_1 rise@5.333ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 1.155ns (44.219%)  route 1.457ns (55.781%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 7.169 - 5.333 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.397ns, distribution 1.592ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.357ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=921, routed)         1.989     2.152    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/clka
    RAMB36_X7Y22         RAMB36E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X7Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.882     3.034 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/DOUTPBDOUTP[0]
                         net (fo=4, routed)           0.431     3.465    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/rbi/doutb[32]
    SLICE_X60Y104        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.588 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/rbi/gnuram_async_fifo.xpm_fifo_base_inst_i_1__0/O
                         net (fo=7, routed)           0.594     4.182    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X66Y101        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.332 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=18, routed)          0.432     4.764    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X8Y39         RAMB18E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     5.440    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.465 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=921, routed)         1.704     7.169    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y39         RAMB18E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.165     7.334                     
                         clock uncertainty           -0.112     7.222                     
    RAMB18_X8Y39         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_WEBWE[2])
                                                     -0.394     6.828    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          6.828                     
                         arrival time                          -4.764                     
  -------------------------------------------------------------------
                         slack                                  2.064                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].freespace_reg_reg[0][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.058ns (42.336%)  route 0.079ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.669ns (routing 0.357ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.397ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=921, routed)         1.669     1.801    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/clk_bft
    SLICE_X62Y108        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y108        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.859 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[6]/Q
                         net (fo=1, routed)           0.079     1.938    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/configure_out_reg[27][1]
    SLICE_X62Y109        FDSE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].freespace_reg_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=921, routed)         1.904     2.067    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/clk_bft
    SLICE_X62Y109        FDSE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].freespace_reg_reg[0][1]/C
                         clock pessimism             -0.207     1.860                     
    SLICE_X62Y109        FDSE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.922    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].freespace_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.922                     
                         arrival time                           1.938                     
  -------------------------------------------------------------------
                         slack                                  0.016                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB36_X7Y19  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.667       2.125      RAMB18_X8Y38  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.667       2.125      RAMB18_X7Y46  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack      999.502ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.502ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.523ns  (logic 0.076ns (14.532%)  route 0.447ns (85.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X73Y97                                      0.000     0.000 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y97         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.447     0.523    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X73Y97         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                 1000.000  1000.000                   
    SLICE_X73Y97         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025                     
                         arrival time                          -0.523                     
  -------------------------------------------------------------------
                         slack                                999.502                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack      999.610ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.610ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y94                                      0.000     0.000 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X66Y94         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.415    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X66Y94         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                 1000.000  1000.000                   
    SLICE_X66Y94         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.025    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025                     
                         arrival time                          -0.415                     
  -------------------------------------------------------------------
                         slack                                999.610                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_1 rise@5.333ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.079ns (4.072%)  route 1.861ns (95.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 7.127 - 5.333 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.397ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.357ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=921, routed)         1.756     1.919    static         floorplan_static_i/rst_ps8_0_99M4/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.998 f  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=304, routed)         1.861     3.859    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/reset_bft
    SLICE_X61Y105        FDCE                                         f  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     5.440    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.465 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=921, routed)         1.662     7.127    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/clk_bft
    SLICE_X61Y105        FDCE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_out_reg[0]/C
                         clock pessimism              0.157     7.284                     
                         clock uncertainty           -0.112     7.172                     
    SLICE_X61Y105        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.106    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.106                     
                         arrival time                          -3.859                     
  -------------------------------------------------------------------
                         slack                                  3.247                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.039ns (4.145%)  route 0.902ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.971ns (routing 0.217ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.247ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=921, routed)         0.971     1.064    static         floorplan_static_i/rst_ps8_0_99M4/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.103 f  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=304, routed)         0.902     2.005    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/reset_bft
    SLICE_X61Y105        FDCE                                         f  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=921, routed)         1.175     1.291    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/clk_bft
    SLICE_X61Y105        FDCE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_out_reg[0]/C
                         clock pessimism             -0.112     1.179                     
    SLICE_X61Y105        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.159    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159                     
                         arrival time                           2.005                     
  -------------------------------------------------------------------
                         slack                                  0.846                     





