\doxysection{srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl Class Reference}
\hypertarget{classsrsran_1_1dmrs__pdcch__processor__impl}{}\label{classsrsran_1_1dmrs__pdcch__processor__impl}\index{srsran::dmrs\_pdcch\_processor\_impl@{srsran::dmrs\_pdcch\_processor\_impl}}


Describes a generic implementation of a DMRS for PDCCH processor.  




{\ttfamily \#include $<$dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl.\+h$>$}

Inheritance diagram for srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsrsran_1_1dmrs__pdcch__processor__impl}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1dmrs__pdcch__processor__impl_a5c9c8528897171292300a90f58a3fd74}\label{classsrsran_1_1dmrs__pdcch__processor__impl_a5c9c8528897171292300a90f58a3fd74} 
{\bfseries dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl} (std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pseudo__random__generator}{pseudo\+\_\+random\+\_\+generator}} $>$ prg\+\_\+)
\item 
void \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor__impl_ad785497a50fe6a10db0630a76a81c94d}{map}} (\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&grid, const \mbox{\hyperlink{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}{config\+\_\+t}} \&config) override
\begin{DoxyCompactList}\small\item\em Generates and maps DMRS for PDCCH according to TS 38.\+211 section 7.\+4.\+1.\+3. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor}{srsran\+::dmrs\+\_\+pdcch\+\_\+processor}}}
\begin{DoxyCompactItemize}
\item 
virtual {\bfseries \texorpdfstring{$\sim$}{\string~}dmrs\+\_\+pdcch\+\_\+processor} ()=default
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes a generic implementation of a DMRS for PDCCH processor. 

\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1dmrs__pdcch__processor__impl_ad785497a50fe6a10db0630a76a81c94d}\label{classsrsran_1_1dmrs__pdcch__processor__impl_ad785497a50fe6a10db0630a76a81c94d} 
\index{srsran::dmrs\_pdcch\_processor\_impl@{srsran::dmrs\_pdcch\_processor\_impl}!map@{map}}
\index{map@{map}!srsran::dmrs\_pdcch\_processor\_impl@{srsran::dmrs\_pdcch\_processor\_impl}}
\doxysubsubsection{\texorpdfstring{map()}{map()}}
{\footnotesize\ttfamily void dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl\+::map (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&}]{mapper,  }\item[{const \mbox{\hyperlink{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}{config\+\_\+t}} \&}]{config }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Generates and maps DMRS for PDCCH according to TS 38.\+211 section 7.\+4.\+1.\+3. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em mapper} & Resource grid mapper interface. \\
\hline
\mbox{\texttt{ in}}  & {\em config} & Required configuration to generate and map the signal. \\
\hline
\end{DoxyParams}


Implements \mbox{\hyperlink{classsrsran_1_1dmrs__pdcch__processor_a2eea406f721579df033504452564c53c}{srsran\+::dmrs\+\_\+pdcch\+\_\+processor}}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
lib/phy/upper/signal\+\_\+processors/dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl.\+h\item 
lib/phy/upper/signal\+\_\+processors/dmrs\+\_\+pdcch\+\_\+processor\+\_\+impl.\+cpp\end{DoxyCompactItemize}
