<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.arm9.Cache</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2013, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Cache.xdc ========
</span>    34    <span class="comment"> *
</span>    35    <span class="comment"> */</span>
    36    
    37    <span class=key>package</span> ti.sysbios.family.arm.arm9;
    38    
    39    <span class="xdoc">/*!
</span>    40    <span class="xdoc"> *  ======== Cache ========
</span>    41    <span class="xdoc"> *  ARM Cache Module
</span>    42    <span class="xdoc"> *
</span>    43    <span class="xdoc"> *  This module manages the data and instruction caches on ARM processors.
</span>    44    <span class="xdoc"> *  It provides a list of functions that perform cache operations.  The
</span>    45    <span class="xdoc"> *  functions operate on a per cache line except for the 'All' functions
</span>    46    <span class="xdoc"> *  which operate on the entire cache specified.  Any Address that is not
</span>    47    <span class="xdoc"> *  aligned to a cache line gets rounded down to the address of
</span>    48    <span class="xdoc"> *  the nearest cache line.
</span>    49    <span class="xdoc"> *
</span>    50    <span class="xdoc"> *  The L1 data and program caches are enabled 
</span>    51    <span class="xdoc"> *  by default early during the startup sequence (prior to any Module_startup()s).  
</span>    52    <span class="xdoc"> *  Data caching requires the MMU to be enabled and the cacheable 
</span>    53    <span class="xdoc"> *  attribute of the section/page descriptor for a corresponding
</span>    54    <span class="xdoc"> *  memory region to be enabled.  
</span>    55    <span class="xdoc"> *  Program caching does not require the MMU to be enabled and therefore 
</span>    56    <span class="xdoc"> *  occurs when the L1 program cache is enabled.
</span>    57    <span class="xdoc"> *
</span>    58    <span class="xdoc"> *  Note: See the {<b>@link</b> ti.sysbios.family.arm.arm9.Mmu} module for 
</span>    59    <span class="xdoc"> *        information about the MMU.
</span>    60    <span class="xdoc"> *
</span>    61    <span class="xdoc"> *  Unconstrained Functions
</span>    62    <span class="xdoc"> *  All functions
</span>    63    <span class="xdoc"> *
</span>    64    <span class="xdoc"> *  <b>@p(html)</b>
</span>    65    <span class="xdoc"> *  &lt;h3&gt; Calling Context &lt;/h3&gt;
</span>    66    <span class="xdoc"> *  &lt;table border="1" cellpadding="3"&gt;
</span>    67    <span class="xdoc"> *    &lt;colgroup span="1"&gt;&lt;/colgroup&gt; &lt;colgroup span="5" align="center"&gt;&lt;/colgroup&gt;
</span>    68    <span class="xdoc"> *
</span>    69    <span class="xdoc"> *    &lt;tr&gt;&lt;th&gt; Function                 &lt;/th&gt;&lt;th&gt;  Hwi   &lt;/th&gt;&lt;th&gt;  Swi   &lt;/th&gt;&lt;th&gt;  Task  &lt;/th&gt;&lt;th&gt;  Main  &lt;/th&gt;&lt;th&gt;  Startup  &lt;/th&gt;&lt;/tr&gt;
</span>    70    <span class="xdoc"> *    &lt;!--                                                                                                                 --&gt;
</span>    71    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disable}     &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    72    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enable}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    73    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #inv}         &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    74    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #invL1dAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    75    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #invL1pAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    76    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wait}        &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    77    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wb}          &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    78    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInv}       &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    79    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInvL1dAll} &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    80    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbL1dAll}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    81    <span class="xdoc"> *    &lt;tr&gt;&lt;td colspan="6"&gt; Definitions: &lt;br /&gt;
</span>    82    <span class="xdoc"> *       &lt;ul&gt;
</span>    83    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Hwi&lt;/b&gt;: API is callable from a Hwi thread. &lt;/li&gt;
</span>    84    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Swi&lt;/b&gt;: API is callable from a Swi thread. &lt;/li&gt;
</span>    85    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Task&lt;/b&gt;: API is callable from a Task thread. &lt;/li&gt;
</span>    86    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Main&lt;/b&gt;: API is callable during any of these phases: &lt;/li&gt;
</span>    87    <span class="xdoc"> *           &lt;ul&gt;
</span>    88    <span class="xdoc"> *             &lt;li&gt; In your module startup after this module is started (e.g. Cache_Module_startupDone() returns TRUE). &lt;/li&gt;
</span>    89    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.lastFxns. &lt;/li&gt;
</span>    90    <span class="xdoc"> *             &lt;li&gt; During main().&lt;/li&gt;
</span>    91    <span class="xdoc"> *             &lt;li&gt; During BIOS.startupFxns.&lt;/li&gt;
</span>    92    <span class="xdoc"> *           &lt;/ul&gt;
</span>    93    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Startup&lt;/b&gt;: API is callable during any of these phases:&lt;/li&gt;
</span>    94    <span class="xdoc"> *           &lt;ul&gt;
</span>    95    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.firstFxns.&lt;/li&gt;
</span>    96    <span class="xdoc"> *             &lt;li&gt; In your module startup before this module is started (e.g. Cache_Module_startupDone() returns FALSE).&lt;/li&gt;
</span>    97    <span class="xdoc"> *           &lt;/ul&gt;
</span>    98    <span class="xdoc"> *       &lt;/ul&gt;
</span>    99    <span class="xdoc"> *    &lt;/td&gt;&lt;/tr&gt;
</span>   100    <span class="xdoc"> *
</span>   101    <span class="xdoc"> *  &lt;/table&gt;
</span>   102    <span class="xdoc"> *  <b>@p</b>
</span>   103    <span class="xdoc"> */</span>
   104    
   105    <span class=key>module</span> Cache <span class=key>inherits</span> ti.sysbios.interfaces.ICache
   106    {
   107        <span class="xdoc">/*!
</span>   108    <span class="xdoc">     *  Size of L1 data cache Line
</span>   109    <span class="xdoc">     */</span>
   110        <span class=key>const</span> UInt sizeL1dCacheLine = 32;
   111    
   112        <span class="xdoc">/*!
</span>   113    <span class="xdoc">     *  Size of L1 program cache Line
</span>   114    <span class="xdoc">     */</span>
   115        <span class=key>const</span> UInt sizeL1pCacheLine = 32;
   116        
   117        <span class="xdoc">/*!
</span>   118    <span class="xdoc">     *  Enable L1 data and program caches.
</span>   119    <span class="xdoc">     *
</span>   120    <span class="xdoc">     *  To enable a subset of the caches, set this parameter
</span>   121    <span class="xdoc">     *  to 'false' and call Cache_enable() within main, passing it only 
</span>   122    <span class="xdoc">     *  the {<b>@link</b> Cache#Type Cache_Type(s)} to be enabled.
</span>   123    <span class="xdoc">     *
</span>   124    <span class="xdoc">     *  Data caching requires the MMU and the memory section/page
</span>   125    <span class="xdoc">     *  descriptor cacheable attribute to be enabled.
</span>   126    <span class="xdoc">     */</span>
   127        <span class=key>config</span> Bool enableCache = <span class=key>true</span>;
   128        
   129        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   130    <span class="xdoc">     *  ======== getEnabled ========
</span>   131    <span class="xdoc">     *  Get the 'type' bitmask of cache(s) enabled.
</span>   132    <span class="xdoc">     */</span>
   133        Bits16 getEnabled();
   134    
   135        <span class="xdoc">/*!
</span>   136    <span class="xdoc">     *  ======== invL1dAll ========
</span>   137    <span class="xdoc">     *  Invalidate all of L1 data cache.
</span>   138    <span class="xdoc">     *
</span>   139    <span class="xdoc">     *  This function should be used with caution.  In general, the
</span>   140    <span class="xdoc">     *  L1 data cache may contain some stack variable or valid data
</span>   141    <span class="xdoc">     *  that should not be invalidated.  This function should be used
</span>   142    <span class="xdoc">     *  only when all contents of L1 data cache is unwanted.
</span>   143    <span class="xdoc">     */</span>
   144        Void invL1dAll();
   145    
   146        <span class="xdoc">/*!
</span>   147    <span class="xdoc">     *  ======== invL1pAll ========
</span>   148    <span class="xdoc">     *  Invalidate all of L1 program cache.
</span>   149    <span class="xdoc">     */</span>
   150        Void invL1pAll();
   151     
   152    
   153    <span class=key>internal</span>:
   154    
   155        <span class="xdoc">/*!
</span>   156    <span class="xdoc">     *  ======== startup ========
</span>   157    <span class="xdoc">     *  startup function to enable cache early during climb-up
</span>   158    <span class="xdoc">     */</span>
   159        Void startup();
   160        
   161        <span class="xdoc">/*!
</span>   162    <span class="xdoc">     *  ======== disableL1d ========
</span>   163    <span class="xdoc">     *  Disable L1 data cache
</span>   164    <span class="xdoc">     *
</span>   165    <span class="xdoc">     *  This function performs a write back invalidate all of
</span>   166    <span class="xdoc">     *  L1 data cache before it disables the cache.
</span>   167    <span class="xdoc">     */</span>
   168        Void disableL1d();
   169    
   170        <span class="xdoc">/*!
</span>   171    <span class="xdoc">     *  ======== disableL1p ========
</span>   172    <span class="xdoc">     *  Disable L1 Program cache
</span>   173    <span class="xdoc">     *
</span>   174    <span class="xdoc">     *  This function performs an invalidate all of L1 program cache
</span>   175    <span class="xdoc">     *  before it disables the cache.
</span>   176    <span class="xdoc">     */</span>
   177        Void disableL1p();
   178    
   179        <span class="xdoc">/*!
</span>   180    <span class="xdoc">     *  ======== enableL1d ========
</span>   181    <span class="xdoc">     *  Enable L1 data cache.
</span>   182    <span class="xdoc">     */</span>
   183        Void enableL1d();
   184    
   185        <span class="xdoc">/*!
</span>   186    <span class="xdoc">     *  ======== enableL1p ========
</span>   187    <span class="xdoc">     *  Enable L1 program cache.
</span>   188    <span class="xdoc">     */</span>
   189        Void enableL1p();
   190    
   191        <span class="xdoc">/*!
</span>   192    <span class="xdoc">     *  ======== invL1d ========
</span>   193    <span class="xdoc">     *  Invalidates range in L1 data cache.
</span>   194    <span class="xdoc">     */</span>
   195        Void invL1d(Ptr blockPtr, SizeT byteCnt, Bool wait);
   196    
   197        <span class="xdoc">/*!
</span>   198    <span class="xdoc">     *  ======== invL1p ========
</span>   199    <span class="xdoc">     *  Invalidates range in L1 program cache.
</span>   200    <span class="xdoc">     */</span>
   201        Void invL1p(Ptr blockPtr, SizeT byteCnt, Bool wait);
   202    
   203    }
</pre>
</body></html>
