abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/mtp8.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mmtp8                          :[0m i/o =   16/   16  lat =    0  nd =   430  edge =   1037  area =1069.00  delay =37.80  lev = 32
--------------- round 1 ---------------
seed = 3424788813
[166469] is replaced by [166345] with estimated error 0
error = 0
area = 1065
delay = 37.8
#gates = 430
output circuit result/mtp8_1_0_1065_37.8.blif
time = 5352699 us
--------------- round 2 ---------------
seed = 4285227345
[167126] is replaced by [167814] with estimated error 0
error = 0
area = 1061
delay = 37.8
#gates = 429
output circuit result/mtp8_2_0_1061_37.8.blif
time = 10563925 us
--------------- round 3 ---------------
seed = 1519848451
[166351] is replaced by y[0] with estimated error 0
error = 0
area = 1057
delay = 37.8
#gates = 428
output circuit result/mtp8_3_0_1057_37.8.blif
time = 15758048 us
--------------- round 4 ---------------
seed = 3513778612
[164857] is replaced by [167660] with estimated error 0
error = 0
area = 1054
delay = 37.8
#gates = 427
output circuit result/mtp8_4_0_1054_37.8.blif
time = 21117204 us
--------------- round 5 ---------------
seed = 931679196
[167340] is replaced by [166399] with estimated error 0
error = 0
area = 1052
delay = 37.8
#gates = 426
output circuit result/mtp8_5_0_1052_37.8.blif
time = 26248715 us
--------------- round 6 ---------------
seed = 1001107171
[166406] is replaced by n556 with inverter with estimated error 0
error = 0
area = 1050
delay = 37.8
#gates = 426
output circuit result/mtp8_6_0_1050_37.8.blif
time = 31374924 us
--------------- round 7 ---------------
seed = 2831031054
[166441] is replaced by [168101] with estimated error 0
error = 0
area = 1048
delay = 37.8
#gates = 425
output circuit result/mtp8_7_0_1048_37.8.blif
time = 36502594 us
--------------- round 8 ---------------
seed = 603382723
[166909] is replaced by [166358] with estimated error 0
error = 0
area = 1047
delay = 37.8
#gates = 424
output circuit result/mtp8_8_0_1047_37.8.blif
time = 41645561 us
--------------- round 9 ---------------
seed = 1539133914
[167033] is replaced by [167132] with estimated error 0
error = 0
area = 1046
delay = 37.8
#gates = 423
output circuit result/mtp8_9_0_1046_37.8.blif
time = 46819875 us
--------------- round 10 ---------------
seed = 4012479268
[166558] is replaced by [166559] with estimated error 0
error = 0
area = 1045
delay = 37.4
#gates = 422
output circuit result/mtp8_10_0_1045_37.4.blif
time = 51910209 us
--------------- round 11 ---------------
seed = 523495235
[167001] is replaced by [166559] with estimated error 0
error = 0
area = 1044
delay = 37.4
#gates = 421
output circuit result/mtp8_11_0_1044_37.4.blif
time = 56927490 us
--------------- round 12 ---------------
seed = 3781782402
n32 is replaced by [166412] with estimated error 0
error = 0
area = 1039
delay = 37.4
#gates = 419
output circuit result/mtp8_12_0_1039_37.4.blif
time = 62005631 us
--------------- round 13 ---------------
seed = 3159499893
[168109] is replaced by [166526] with estimated error 0.00413
error = 0.00413
area = 1037
delay = 37.4
#gates = 418
output circuit result/mtp8_13_0.00413_1037_37.4.blif
time = 66964377 us
--------------- round 14 ---------------
seed = 1622732429
[166562] is replaced by [166403] with inverter with estimated error 0.00362
error = 0.00362
area = 1030
delay = 37.4
#gates = 417
output circuit result/mtp8_14_0.00362_1030_37.4.blif
time = 71900005 us
--------------- round 15 ---------------
seed = 2636790450
[166563] is replaced by [166431] with estimated error 0.00549
error = 0.00549
area = 1026
delay = 37.4
#gates = 416
output circuit result/mtp8_15_0.00549_1026_37.4.blif
time = 76815337 us
--------------- round 16 ---------------
seed = 3144764215
n466 is replaced by zero with estimated error 0.00523
error = 0.00523
area = 1025
delay = 37.4
#gates = 415
output circuit result/mtp8_16_0.00523_1025_37.4.blif
time = 81871855 us
--------------- round 17 ---------------
seed = 3592131467
exceed error bound
