###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:03:14 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.343
- Setup                         0.200
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.192
- Arrival Time                  6.470
= Slack Time                   -2.278
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.278 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -2.062 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.770 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.482 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.174 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.913 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.644 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.519 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.437 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.290 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.195 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |   -0.040 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.131 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.217 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.477 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1   | 0.095 | 0.105 |   2.861 |    0.583 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4    | 0.074 | 0.135 |   2.995 |    0.717 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8    | 0.119 | 0.077 |   3.072 |    0.794 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1   | 0.236 | 0.276 |   3.348 |    1.070 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1   | 0.087 | 0.089 |   3.437 |    1.159 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1  | 0.102 | 0.100 |   3.537 |    1.259 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1   | 0.139 | 0.146 |   3.683 |    1.405 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2    | 0.063 | 0.064 |   3.747 |    1.469 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1  | 0.073 | 0.069 |   3.816 |    1.538 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2    | 0.079 | 0.142 |   3.958 |    1.680 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4    | 0.311 | 0.280 |   4.237 |    1.960 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4    | 0.629 | 0.582 |   4.819 |    2.541 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1  | 0.730 | 0.845 |   5.664 |    3.386 | 
     | \tx_core/tx_crc/crcpkt0 /U1636                    | B v -> Y ^   | OAI22X1  | 0.206 | 0.806 |   6.470 |    4.192 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]        | D ^          | DFFPOSX1 | 0.206 | 0.000 |   6.470 |    4.192 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.278 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.494 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    2.727 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    3.037 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    3.233 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    3.423 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.343 |    3.621 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]         | CLK ^        | DFFPOSX1 | 0.106 | 0.000 |   1.343 |    3.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  6.464
= Slack Time                   -2.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.270 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -2.054 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.763 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.475 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.166 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.906 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.637 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.511 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.430 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.283 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.187 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |   -0.033 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.138 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.225 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.485 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1   | 0.095 | 0.105 |   2.861 |    0.590 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4    | 0.074 | 0.135 |   2.995 |    0.725 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8    | 0.119 | 0.077 |   3.072 |    0.802 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1   | 0.236 | 0.276 |   3.348 |    1.077 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1   | 0.087 | 0.089 |   3.437 |    1.166 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1  | 0.102 | 0.100 |   3.537 |    1.266 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1   | 0.139 | 0.146 |   3.683 |    1.412 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2    | 0.063 | 0.064 |   3.747 |    1.477 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1  | 0.073 | 0.069 |   3.816 |    1.546 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2    | 0.079 | 0.142 |   3.958 |    1.687 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4    | 0.311 | 0.280 |   4.237 |    1.967 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4    | 0.629 | 0.582 |   4.819 |    2.549 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1  | 0.730 | 0.845 |   5.664 |    3.393 | 
     | \tx_core/tx_crc/crcpkt0 /U1786                    | B v -> Y ^   | OAI22X1  | 0.201 | 0.800 |   6.464 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]         | D ^          | DFFPOSX1 | 0.201 | 0.000 |   6.464 |    4.194 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.270 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.487 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    2.720 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    3.030 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    3.226 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    3.415 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.108 | 0.199 |   1.344 |    3.614 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.108 | 0.001 |   1.345 |    3.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[17] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.331
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  6.523
= Slack Time                   -2.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.266 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.050 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.759 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.471 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.162 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.902 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.633 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.507 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.425 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.279 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.183 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.028 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.143 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.229 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.489 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.635 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.828 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    0.995 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.089 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.272 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.378 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.514 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.575 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.646 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.734 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.782 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.830 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.125 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.588 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.291 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.733 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC128_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.079 | 0.430 |   6.429 |    4.163 | 
     | \tx_core/tx_crc/crcpkt2 /U3662                     | A v -> Y ^   | OAI22X1 | 0.181 | 0.094 |   6.523 |    4.257 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[17]        | D ^          | DFFSR   | 0.181 | 0.000 |   6.523 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.266 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.482 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.799 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.131 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.358 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    3.585 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[17]        | CLK ^        | DFFSR   | 0.150 | 0.012 |   1.331 |    3.597 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[15] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  6.521
= Slack Time                   -2.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.265 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.048 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.757 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.469 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.160 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.900 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.631 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.506 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.424 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.277 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.182 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.027 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.144 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.230 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.491 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.637 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.829 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    0.996 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.090 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.274 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.380 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.515 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.576 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.647 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.735 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.783 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.831 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.127 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.589 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.293 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.735 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC128_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.079 | 0.430 |   6.429 |    4.164 | 
     | \tx_core/tx_crc/crcpkt2 /U3536                     | A v -> Y ^   | OAI22X1 | 0.180 | 0.092 |   6.521 |    4.256 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[15]        | D ^          | DFFSR   | 0.180 | 0.000 |   6.521 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.265 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.481 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.798 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.129 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.357 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    3.584 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[15]        | CLK ^        | DFFSR   | 0.150 | 0.011 |   1.330 |    3.595 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[5] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.331
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.259
- Arrival Time                  6.521
= Slack Time                   -2.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.262 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.045 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.754 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.466 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.158 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.897 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.628 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.503 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.421 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.274 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.179 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.024 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.147 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.233 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.493 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.639 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.832 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    0.999 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.093 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.276 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.382 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.518 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.579 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.650 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.738 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.786 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.834 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.129 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.592 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.295 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.738 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC128_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.079 | 0.430 |   6.429 |    4.167 | 
     | \tx_core/tx_crc/crcpkt2 /U3016                     | A v -> Y ^   | OAI22X1 | 0.171 | 0.092 |   6.521 |    4.259 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[5]         | D ^          | DFFSR   | 0.171 | 0.000 |   6.521 |    4.259 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.262 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.478 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.795 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.126 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.354 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    3.581 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[5]         | CLK ^        | DFFSR   | 0.150 | 0.012 |   1.331 |    3.592 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.331
- Setup                         0.125
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  6.515
= Slack Time                   -2.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.043 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.752 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.464 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.155 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.895 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.626 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.500 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.419 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.272 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.176 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.022 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.149 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.236 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.496 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.642 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.834 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.001 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.096 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.279 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.385 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.521 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.582 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.740 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.788 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.594 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3678                     | A v -> Y ^   | OAI22X1 | 0.188 | 0.516 |   6.515 |    4.256 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9]         | D ^          | DFFSR   | 0.188 | 0.000 |   6.515 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.476 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.792 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.124 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.352 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.582 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9]         | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    3.591 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.331
- Setup                         0.126
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.255
- Arrival Time                  6.514
= Slack Time                   -2.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.043 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.752 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.464 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.155 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.895 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.626 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.500 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.418 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.272 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.176 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.021 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.149 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.236 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.496 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.642 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.834 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.002 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.096 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.279 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.385 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.521 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.582 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.740 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.594 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3538                     | A v -> Y ^   | OAI22X1 | 0.192 | 0.515 |   6.514 |    4.255 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19]        | D ^          | DFFSR   | 0.192 | 0.000 |   6.514 |    4.255 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.476 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.792 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.124 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.352 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.582 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    3.590 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.348
- Setup                         0.126
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.273
- Arrival Time                  6.532
= Slack Time                   -2.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.043 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.752 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.464 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.155 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.895 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.626 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.500 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.418 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.272 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.176 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.021 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.150 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.236 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.496 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.642 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.835 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.002 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.096 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.279 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.385 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.521 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.582 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.741 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.594 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3424                     | A v -> Y ^   | OAI22X1 | 0.198 | 0.532 |   6.532 |    4.272 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20]        | D ^          | DFFSR   | 0.198 | 0.000 |   6.532 |    4.273 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.476 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.792 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.124 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.390 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20]        | CLK ^        | DFFSR   | 0.120 | 0.009 |   1.348 |    3.608 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  6.515
= Slack Time                   -2.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.043 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.752 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.464 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.155 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.895 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.626 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.500 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.418 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.272 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.176 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.021 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.150 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.236 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.496 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.642 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.835 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.002 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.096 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.279 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.385 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.521 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.582 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.741 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.595 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3018                     | A v -> Y ^   | OAI22X1 | 0.184 | 0.515 |   6.515 |    4.256 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26]        | D ^          | DFFSR   | 0.184 | 0.000 |   6.515 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.475 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.792 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.124 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.351 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.581 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26]        | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.330 |    3.589 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.331
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  6.516
= Slack Time                   -2.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.043 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.752 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.464 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.155 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.895 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.625 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.500 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.418 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.271 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.176 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.021 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.150 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.236 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.496 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.642 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.835 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.002 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.096 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.279 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.385 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.521 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.582 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.741 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.595 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3563                     | A v -> Y ^   | OAI22X1 | 0.181 | 0.516 |   6.516 |    4.257 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14]        | D ^          | DFFSR   | 0.181 | 0.000 |   6.516 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.259 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.475 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.792 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.123 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.351 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.581 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    3.590 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.331
- Setup                         0.125
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  6.513
= Slack Time                   -2.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.256 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.040 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.749 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.461 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.152 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.892 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.623 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.497 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.416 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.269 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.173 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.019 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.152 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.239 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.499 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.645 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.837 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.004 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.099 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.282 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.388 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.524 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.585 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.656 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.743 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.791 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.840 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.135 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.597 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.301 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.743 | 
     | \tx_core/tx_crc/crcpkt2 /U3561                     | A v -> Y ^   | OAI22X1 | 0.184 | 0.513 |   6.513 |    4.256 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23]        | D ^          | DFFSR   | 0.184 | 0.000 |   6.513 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.256 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.473 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.789 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.121 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.349 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.579 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    3.587 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.332
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.259
- Arrival Time                  6.511
= Slack Time                   -2.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.252 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.036 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.745 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.457 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.148 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.888 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.619 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.493 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.411 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.265 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.169 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.014 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.156 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.243 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.503 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.649 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.841 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.009 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.103 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.286 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.392 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.528 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.589 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.660 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.747 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.796 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.844 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.139 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.601 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.305 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.747 | 
     | \tx_core/tx_crc/crcpkt2 /U3540                     | A v -> Y ^   | OAI22X1 | 0.174 | 0.512 |   6.511 |    4.259 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18]        | D ^          | DFFSR   | 0.174 | 0.000 |   6.511 |    4.259 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.252 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.469 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.785 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.117 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.345 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.575 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.332 |    3.584 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.349
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.276
- Arrival Time                  6.520
= Slack Time                   -2.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.244 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.028 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.737 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.449 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.140 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.880 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.611 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.485 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.403 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.257 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.161 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.006 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.165 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.251 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.511 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.657 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.850 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.017 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.111 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.294 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.400 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.536 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.597 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.668 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.756 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.804 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.852 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.147 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.609 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.313 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.755 | 
     | \tx_core/tx_crc/crcpkt2 /U3660                     | A v -> Y ^   | OAI22X1 | 0.189 | 0.520 |   6.520 |    4.275 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9]         | D ^          | DFFSR   | 0.189 | 0.000 |   6.520 |    4.276 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.244 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.461 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.777 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.109 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.375 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.584 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9]         | CLK ^        | DFFSR   | 0.120 | 0.009 |   1.349 |    3.593 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.348
- Setup                         0.120
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.278
- Arrival Time                  6.522
= Slack Time                   -2.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.244 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.027 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.736 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.448 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.139 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.879 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.610 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.485 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.403 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.256 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.160 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.006 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.165 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.251 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.512 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.658 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.850 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.017 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.111 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.295 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.401 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.536 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.598 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.669 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.756 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.804 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.852 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.148 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.610 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.314 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.756 | 
     | \tx_core/tx_crc/crcpkt2 /U3430                     | A v -> Y ^   | OAI22X1 | 0.170 | 0.522 |   6.522 |    4.278 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13]        | D ^          | DFFSR   | 0.170 | 0.000 |   6.522 |    4.278 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.244 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.460 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.776 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.108 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.375 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.583 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13]        | CLK ^        | DFFSR   | 0.120 | 0.008 |   1.348 |    3.591 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.348
- Setup                         0.121
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.277
- Arrival Time                  6.520
= Slack Time                   -2.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.243 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.027 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.736 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.448 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.139 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.879 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.610 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.484 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.403 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.256 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.160 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.006 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.165 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.252 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.512 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.658 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.850 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.017 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.112 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.295 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.401 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.537 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.598 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.669 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.756 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.804 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.853 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.148 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.610 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.314 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.756 | 
     | \tx_core/tx_crc/crcpkt2 /U3194                     | A v -> Y ^   | OAI22X1 | 0.178 | 0.521 |   6.520 |    4.277 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5]         | D ^          | DFFSR   | 0.178 | 0.000 |   6.520 |    4.277 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.243 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.460 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.776 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.108 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.374 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.583 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5]         | CLK ^        | DFFSR   | 0.120 | 0.008 |   1.348 |    3.592 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.258
- Arrival Time                  6.501
= Slack Time                   -2.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.243 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.027 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.736 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.448 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.139 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.879 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.609 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.484 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.402 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.255 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.160 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.005 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.166 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.252 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.512 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.658 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.851 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.018 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.112 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.295 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.401 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.537 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.598 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.669 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.757 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.805 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.853 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.148 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.611 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.314 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.756 | 
     | \tx_core/tx_crc/crcpkt2 /U3060                     | A v -> Y ^   | OAI22X1 | 0.174 | 0.501 |   6.501 |    4.258 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30]        | D ^          | DFFSR   | 0.174 | 0.000 |   6.501 |    4.258 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.243 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.459 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.776 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.108 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.335 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.565 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30]        | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.330 |    3.573 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.349
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.276
- Arrival Time                  6.515
= Slack Time                   -2.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.239 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.022 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.731 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.443 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.134 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.874 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.605 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.480 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.398 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.251 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.156 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |   -0.001 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.170 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.256 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.516 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.663 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.855 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.022 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.116 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.299 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.405 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.541 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.602 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.673 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.761 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.809 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.857 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.152 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.615 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.318 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.761 | 
     | \tx_core/tx_crc/crcpkt2 /U3422                     | A v -> Y ^   | OAI22X1 | 0.184 | 0.515 |   6.515 |    4.276 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0]         | D ^          | DFFSR   | 0.184 | 0.000 |   6.515 |    4.276 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.239 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.455 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.772 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.103 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.370 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.579 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0]         | CLK ^        | DFFSR   | 0.120 | 0.009 |   1.349 |    3.587 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.348
- Setup                         0.120
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.278
- Arrival Time                  6.515
= Slack Time                   -2.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.237 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.021 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.730 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.442 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.133 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.873 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.604 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.478 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.396 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.250 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.154 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.001 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.171 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.258 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.518 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.664 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.856 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.024 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.118 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.301 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.407 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.543 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.604 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.675 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.762 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.811 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.859 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.154 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.616 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.320 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.762 | 
     | \tx_core/tx_crc/crcpkt2 /U3186                     | A v -> Y ^   | OAI22X1 | 0.171 | 0.515 |   6.515 |    4.277 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14]        | D ^          | DFFSR   | 0.171 | 0.000 |   6.515 |    4.278 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.237 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.454 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.770 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.102 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.368 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.577 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14]        | CLK ^        | DFFSR   | 0.120 | 0.008 |   1.348 |    3.585 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.321
- Setup                         0.127
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.245
- Arrival Time                  6.482
= Slack Time                   -2.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.237 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.021 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.730 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.442 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.133 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.873 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.603 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.478 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.396 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.249 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.154 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.001 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.172 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.258 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.518 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.664 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.857 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.024 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.118 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.301 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.407 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.543 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.604 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.675 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.763 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.811 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.859 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.154 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.617 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.320 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.762 | 
     | \tx_core/tx_crc/crcpkt2 /U3706                     | A v -> Y ^   | OAI22X1 | 0.195 | 0.482 |   6.482 |    4.245 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29]        | D ^          | DFFSR   | 0.195 | 0.000 |   6.482 |    4.245 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.237 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.453 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.770 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.102 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.329 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    3.556 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29]        | CLK ^        | DFFSR   | 0.148 | 0.002 |   1.321 |    3.558 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[13] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.329
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  6.494
= Slack Time                   -2.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.236 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.020 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.729 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.441 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.132 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.872 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.603 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.477 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.395 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.249 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.153 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.002 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.173 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.259 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.519 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.665 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.858 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.025 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.119 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.302 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.408 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.544 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.605 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.676 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.764 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.812 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.860 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.155 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.617 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.321 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.763 | 
     | \tx_core/tx_crc/crcpkt2 /U3551                     | A v -> Y ^   | OAI22X1 | 0.171 | 0.494 |   6.493 |    4.257 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[13]        | D ^          | DFFSR   | 0.171 | 0.000 |   6.494 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.236 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.453 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.769 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.101 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.329 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.558 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[13]        | CLK ^        | DFFSR   | 0.155 | 0.007 |   1.329 |    3.565 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.348
- Setup                         0.118
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.280
- Arrival Time                  6.515
= Slack Time                   -2.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.235 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.018 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.727 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.439 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.131 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.870 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.601 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.476 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.394 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.247 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.152 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.003 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.174 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.260 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.520 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.666 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.859 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.026 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.120 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.303 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.409 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.545 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.606 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.677 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.765 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.813 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.861 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.156 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.619 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.322 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.765 | 
     | \tx_core/tx_crc/crcpkt2 /U3442                     | A v -> Y ^   | OAI22X1 | 0.163 | 0.515 |   6.514 |    4.280 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7]         | D ^          | DFFSR   | 0.163 | 0.000 |   6.515 |    4.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.235 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.451 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.768 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.099 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.366 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.575 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7]         | CLK ^        | DFFSR   | 0.120 | 0.008 |   1.348 |    3.583 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.350
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.278
- Arrival Time                  6.513
= Slack Time                   -2.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.235 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.018 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.727 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.439 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.130 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.870 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.601 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.476 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.394 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.247 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.152 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.003 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.174 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.260 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.521 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.667 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.859 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.026 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.120 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.410 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.545 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.606 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.677 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.765 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.813 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.861 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.157 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.619 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.323 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.765 | 
     | \tx_core/tx_crc/crcpkt2 /U3477                     | A v -> Y ^   | OAI22X1 | 0.179 | 0.513 |   6.513 |    4.278 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3]         | D ^          | DFFSR   | 0.179 | 0.000 |   6.513 |    4.278 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.235 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.451 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.768 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.099 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.366 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.574 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3]         | CLK ^        | DFFSR   | 0.120 | 0.010 |   1.350 |    3.585 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.331
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.259
- Arrival Time                  6.493
= Slack Time                   -2.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.234 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.017 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.726 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.438 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.129 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.869 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.600 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.475 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.393 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.246 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.151 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.004 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.175 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.261 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.521 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.668 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.860 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.027 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.121 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.410 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.546 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.607 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.678 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.766 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.814 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.862 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.157 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.620 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.323 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.766 | 
     | \tx_core/tx_crc/crcpkt2 /U3548                     | A v -> Y ^   | OAI22X1 | 0.174 | 0.493 |   6.493 |    4.259 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21]        | D ^          | DFFSR   | 0.174 | 0.000 |   6.493 |    4.259 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.234 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.450 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.767 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.098 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.326 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.556 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    3.565 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.350
- Setup                         0.120
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.280
- Arrival Time                  6.514
= Slack Time                   -2.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.233 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.017 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.726 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.438 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.129 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.869 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.600 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.474 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.392 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.246 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.150 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.005 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.175 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.262 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.522 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.668 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.860 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.028 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.122 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.305 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.411 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.547 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.608 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.679 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.766 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.815 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.863 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.158 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.620 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.324 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.766 | 
     | \tx_core/tx_crc/crcpkt2 /U3428                     | A v -> Y ^   | OAI22X1 | 0.169 | 0.514 |   6.513 |    4.280 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6]         | D ^          | DFFSR   | 0.169 | 0.000 |   6.514 |    4.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.233 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.450 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.766 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.098 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.364 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.573 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6]         | CLK ^        | DFFSR   | 0.120 | 0.010 |   1.350 |    3.583 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.321
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.248
- Arrival Time                  6.482
= Slack Time                   -2.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.233 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.017 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.726 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.438 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.129 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.869 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.600 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.474 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.392 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.246 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.150 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.005 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.176 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.262 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.522 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.668 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.861 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.028 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.122 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.305 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.411 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.547 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.608 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.679 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.767 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.815 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.863 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.158 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.620 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.324 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.766 | 
     | \tx_core/tx_crc/crcpkt2 /U3565                     | A v -> Y ^   | OAI22X1 | 0.178 | 0.482 |   6.481 |    4.248 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22]        | D ^          | DFFSR   | 0.178 | 0.000 |   6.482 |    4.248 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.233 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.450 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.766 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.098 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.326 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    3.552 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22]        | CLK ^        | DFFSR   | 0.148 | 0.002 |   1.321 |    3.554 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[1] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.350
- Setup                         0.119
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.281
- Arrival Time                  6.512
= Slack Time                   -2.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.231 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.015 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.724 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.436 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.127 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.867 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.598 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.472 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.390 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.244 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.148 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.007 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.178 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.264 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.524 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.670 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.863 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.030 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.124 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.307 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.413 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.549 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.610 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.681 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.769 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.817 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.865 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.160 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.622 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.326 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.768 | 
     | \tx_core/tx_crc/crcpkt2 /U3674                     | A v -> Y ^   | OAI22X1 | 0.165 | 0.513 |   6.512 |    4.281 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[1]         | D ^          | DFFSR   | 0.165 | 0.000 |   6.512 |    4.281 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.231 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.448 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.764 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.096 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    3.362 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    3.571 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[1]         | CLK ^        | DFFSR   | 0.120 | 0.010 |   1.350 |    3.581 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[1] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.329
- Setup                         0.121
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  6.488
= Slack Time                   -2.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.230 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.014 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.723 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.435 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.126 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.866 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.597 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.471 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.390 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.243 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.147 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.007 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.178 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.265 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.525 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.671 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.863 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.030 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.124 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.308 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.414 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.550 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.611 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.682 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.769 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.817 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.866 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.161 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.623 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.327 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.769 | 
     | \tx_core/tx_crc/crcpkt2 /U3550                     | A v -> Y ^   | OAI22X1 | 0.169 | 0.488 |   6.488 |    4.257 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[1]         | D ^          | DFFSR   | 0.169 | 0.000 |   6.488 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.230 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.447 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.763 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.095 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.323 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.553 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[1]         | CLK ^        | DFFSR   | 0.155 | 0.006 |   1.329 |    3.559 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[20] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.322
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.249
- Arrival Time                  6.478
= Slack Time                   -2.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.229 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.012 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.721 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.433 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.124 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.864 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.595 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.470 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.388 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.241 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.145 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.009 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.180 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.266 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.527 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.673 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.865 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.032 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.126 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.310 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.416 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.551 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.613 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.684 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.771 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.819 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.867 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.163 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.625 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.329 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.771 | 
     | \tx_core/tx_crc/crcpkt2 /U3567                     | A v -> Y ^   | OAI22X1 | 0.175 | 0.478 |   6.478 |    4.249 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[20]        | D ^          | DFFSR   | 0.175 | 0.000 |   6.478 |    4.249 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.229 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.445 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.761 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.093 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.321 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    3.548 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[20]        | CLK ^        | DFFSR   | 0.148 | 0.002 |   1.322 |    3.550 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[2] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.258
- Arrival Time                  6.482
= Slack Time                   -2.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.224 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.007 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.716 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.428 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.120 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.859 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.590 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.465 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.383 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.236 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.141 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.014 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.185 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.271 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.531 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.678 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.870 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.037 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.131 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.314 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.420 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.556 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.617 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.688 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.776 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.824 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.872 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.167 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.630 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.333 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.776 | 
     | \tx_core/tx_crc/crcpkt2 /U3544                     | A v -> Y ^   | OAI22X1 | 0.172 | 0.483 |   6.482 |    4.258 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[2]         | D ^          | DFFSR   | 0.172 | 0.000 |   6.482 |    4.258 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.224 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.440 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.757 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.088 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.316 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    3.546 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[2]         | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.330 |    3.554 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin56_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin56_d_reg[7] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.336
- Setup                         0.125
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.261
- Arrival Time                  6.478
= Slack Time                   -2.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.217 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -2.001 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.710 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.422 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.113 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.853 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.584 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.458 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.376 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.230 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.134 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.021 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.191 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.278 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.538 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.643 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4   | 0.074 | 0.135 |   2.995 |    0.778 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8   | 0.119 | 0.077 |   3.072 |    0.855 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1  | 0.236 | 0.276 |   3.348 |    1.131 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1  | 0.087 | 0.089 |   3.437 |    1.220 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1 | 0.102 | 0.100 |   3.537 |    1.319 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1  | 0.139 | 0.146 |   3.683 |    1.466 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2   | 0.063 | 0.064 |   3.747 |    1.530 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1 | 0.073 | 0.069 |   3.816 |    1.599 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2   | 0.079 | 0.142 |   3.958 |    1.741 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4   | 0.311 | 0.280 |   4.237 |    2.020 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4   | 0.629 | 0.582 |   4.819 |    2.602 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1 | 0.730 | 0.845 |   5.664 |    3.447 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v   | BUFX4   | 0.137 | 0.705 |   6.369 |    4.152 | 
     | \tx_core/tx_crc/crcpkt0 /U3453                    | A v -> Y ^   | OAI22X1 | 0.189 | 0.109 |   6.478 |    4.261 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin56_d_reg[7]        | D ^          | DFFSR   | 0.189 | 0.000 |   6.478 |    4.261 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.217 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.434 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.750 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    3.082 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.181 | 0.230 |   1.095 |    3.312 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7379__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.232 |   1.327 |    3.544 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin56_d_reg[7]         | CLK ^        | DFFSR   | 0.150 | 0.009 |   1.336 |    3.554 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  6.409
= Slack Time                   -2.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.216 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.999 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.708 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.420 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.111 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.851 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.582 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.457 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.375 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.228 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.132 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.022 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.193 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.279 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.540 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1   | 0.095 | 0.105 |   2.861 |    0.645 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4    | 0.074 | 0.135 |   2.995 |    0.780 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8    | 0.119 | 0.077 |   3.072 |    0.857 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1   | 0.236 | 0.276 |   3.348 |    1.132 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1   | 0.087 | 0.089 |   3.437 |    1.221 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1  | 0.102 | 0.100 |   3.537 |    1.321 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1   | 0.139 | 0.146 |   3.683 |    1.467 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2    | 0.063 | 0.064 |   3.747 |    1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1  | 0.073 | 0.069 |   3.816 |    1.600 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2    | 0.079 | 0.142 |   3.958 |    1.742 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4    | 0.311 | 0.280 |   4.237 |    2.022 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4    | 0.629 | 0.582 |   4.819 |    2.603 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1  | 0.730 | 0.845 |   5.664 |    3.448 | 
     | \tx_core/tx_crc/crcpkt0 /U1497                    | A v -> Y ^   | OAI22X1  | 0.200 | 0.746 |   6.409 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]         | D ^          | DFFPOSX1 | 0.200 | 0.000 |   6.409 |    4.194 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.216 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.432 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    2.665 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    2.975 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    3.171 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    3.360 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.108 | 0.199 |   1.344 |    3.559 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.108 | 0.001 |   1.345 |    3.561 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.344
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.192
- Arrival Time                  6.407
= Slack Time                   -2.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.215 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.998 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.707 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.419 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.110 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.850 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.581 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.456 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.374 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.227 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.132 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.023 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.194 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.280 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.541 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1   | 0.095 | 0.105 |   2.861 |    0.646 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4    | 0.074 | 0.135 |   2.995 |    0.781 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8    | 0.119 | 0.077 |   3.072 |    0.858 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1   | 0.236 | 0.276 |   3.348 |    1.133 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1   | 0.087 | 0.089 |   3.437 |    1.222 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1  | 0.102 | 0.100 |   3.537 |    1.322 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1   | 0.139 | 0.146 |   3.683 |    1.468 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2    | 0.063 | 0.064 |   3.747 |    1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1  | 0.073 | 0.069 |   3.816 |    1.601 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2    | 0.079 | 0.142 |   3.958 |    1.743 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4    | 0.311 | 0.280 |   4.237 |    2.023 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4    | 0.629 | 0.582 |   4.819 |    2.604 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1  | 0.730 | 0.845 |   5.664 |    3.449 | 
     | \tx_core/tx_crc/crcpkt0 /U3889                    | A v -> Y ^   | OAI22X1  | 0.198 | 0.743 |   6.407 |    4.192 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18]        | D ^          | DFFPOSX1 | 0.198 | 0.000 |   6.407 |    4.192 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.215 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.431 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    2.664 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    2.974 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    3.170 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    3.359 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.108 | 0.199 |   1.344 |    3.558 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.108 | 0.000 |   1.344 |    3.558 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  6.406
= Slack Time                   -2.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.213 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.996 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.705 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.417 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.108 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.848 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.579 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.454 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.372 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.225 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.130 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.025 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.196 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.282 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.542 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1   | 0.095 | 0.105 |   2.861 |    0.648 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4    | 0.074 | 0.135 |   2.995 |    0.783 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8    | 0.119 | 0.077 |   3.072 |    0.859 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1   | 0.236 | 0.276 |   3.348 |    1.135 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1   | 0.087 | 0.089 |   3.437 |    1.224 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1  | 0.102 | 0.100 |   3.537 |    1.324 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1   | 0.139 | 0.146 |   3.683 |    1.470 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2    | 0.063 | 0.064 |   3.747 |    1.534 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1  | 0.073 | 0.069 |   3.816 |    1.603 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2    | 0.079 | 0.142 |   3.958 |    1.745 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4    | 0.311 | 0.280 |   4.237 |    2.025 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4    | 0.629 | 0.582 |   4.819 |    2.606 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1  | 0.730 | 0.845 |   5.664 |    3.451 | 
     | \tx_core/tx_crc/crcpkt0 /U1494                    | A v -> Y ^   | OAI22X1  | 0.197 | 0.742 |   6.406 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]        | D ^          | DFFPOSX1 | 0.197 | 0.000 |   6.406 |    4.194 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.213 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.429 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    2.662 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    2.972 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    3.168 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    3.357 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.108 | 0.199 |   1.344 |    3.556 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.108 | 0.001 |   1.345 |    3.558 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[0] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.323
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.251
- Arrival Time                  6.463
= Slack Time                   -2.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.212 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.995 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.704 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.416 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.107 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.847 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.578 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.453 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.371 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.224 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.129 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.026 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.197 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.283 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.543 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.690 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.882 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.049 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.143 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.326 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.432 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.568 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.629 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.700 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.788 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.836 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.884 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.179 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.642 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.345 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.788 | 
     | \tx_core/tx_crc/crcpkt2 /U3557                     | A v -> Y ^   | OAI22X1 | 0.175 | 0.463 |   6.462 |    4.251 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[0]         | D ^          | DFFSR   | 0.175 | 0.000 |   6.463 |    4.251 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.212 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.428 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.745 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.076 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.304 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    3.531 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[0]         | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.323 |    3.535 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[19] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.341
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.268
- Arrival Time                  6.480
= Slack Time                   -2.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.211 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.995 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.704 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.416 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.107 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.847 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.578 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.452 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.370 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.224 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.128 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.027 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.198 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.284 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.544 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.650 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4   | 0.074 | 0.135 |   2.995 |    0.784 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8   | 0.119 | 0.077 |   3.072 |    0.861 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1  | 0.236 | 0.276 |   3.348 |    1.137 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1  | 0.087 | 0.089 |   3.437 |    1.226 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1 | 0.102 | 0.100 |   3.537 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1  | 0.139 | 0.146 |   3.683 |    1.472 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2   | 0.063 | 0.064 |   3.747 |    1.536 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1 | 0.073 | 0.069 |   3.816 |    1.605 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2   | 0.079 | 0.142 |   3.958 |    1.747 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4   | 0.311 | 0.280 |   4.237 |    2.026 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4   | 0.629 | 0.582 |   4.819 |    2.608 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1 | 0.730 | 0.845 |   5.664 |    3.453 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v   | BUFX4   | 0.137 | 0.705 |   6.369 |    4.158 | 
     | \tx_core/tx_crc/crcpkt0 /U3581                    | A v -> Y ^   | OAI22X1 | 0.176 | 0.110 |   6.479 |    4.268 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[19]       | D ^          | DFFSR   | 0.176 | 0.000 |   6.480 |    4.268 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.211 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.428 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.744 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    3.076 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    3.311 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    3.548 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[19]        | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.341 |    3.552 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  6.404
= Slack Time                   -2.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.210 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.994 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.703 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.415 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.106 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.846 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.577 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.451 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.369 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.223 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.127 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.028 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.198 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.285 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.545 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1   | 0.095 | 0.105 |   2.861 |    0.650 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4    | 0.074 | 0.135 |   2.995 |    0.785 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8    | 0.119 | 0.077 |   3.072 |    0.862 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1   | 0.236 | 0.276 |   3.348 |    1.138 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1   | 0.087 | 0.089 |   3.437 |    1.227 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1  | 0.102 | 0.100 |   3.537 |    1.326 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1   | 0.139 | 0.146 |   3.683 |    1.473 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2    | 0.063 | 0.064 |   3.747 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1  | 0.073 | 0.069 |   3.816 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2    | 0.079 | 0.142 |   3.958 |    1.748 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4    | 0.311 | 0.280 |   4.237 |    2.027 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4    | 0.629 | 0.582 |   4.819 |    2.609 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1  | 0.730 | 0.845 |   5.664 |    3.454 | 
     | \tx_core/tx_crc/crcpkt0 /U1782                    | A v -> Y ^   | OAI22X1  | 0.198 | 0.740 |   6.404 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]         | D ^          | DFFPOSX1 | 0.198 | 0.000 |   6.404 |    4.194 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.210 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.427 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    2.660 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    2.969 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    3.166 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    3.355 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.343 |    3.553 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.106 | 0.002 |   1.345 |    3.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[21] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.344
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.271
- Arrival Time                  6.480
= Slack Time                   -2.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.210 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.993 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.702 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.414 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.105 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.845 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.576 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.451 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.369 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.222 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.127 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.028 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.199 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.285 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.546 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.651 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4   | 0.074 | 0.135 |   2.995 |    0.786 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8   | 0.119 | 0.077 |   3.072 |    0.862 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1  | 0.236 | 0.276 |   3.348 |    1.138 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1  | 0.087 | 0.089 |   3.437 |    1.227 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1 | 0.102 | 0.100 |   3.537 |    1.327 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1  | 0.139 | 0.146 |   3.683 |    1.473 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2   | 0.063 | 0.064 |   3.747 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1 | 0.073 | 0.069 |   3.816 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2   | 0.079 | 0.142 |   3.958 |    1.748 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4   | 0.311 | 0.280 |   4.237 |    2.028 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4   | 0.629 | 0.582 |   4.819 |    2.609 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1 | 0.730 | 0.845 |   5.664 |    3.454 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v   | BUFX4   | 0.137 | 0.705 |   6.369 |    4.159 | 
     | \tx_core/tx_crc/crcpkt0 /U3591                    | A v -> Y ^   | OAI22X1 | 0.180 | 0.111 |   6.480 |    4.270 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[21]       | D ^          | DFFSR   | 0.180 | 0.000 |   6.480 |    4.271 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.210 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.426 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.743 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    3.075 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    3.310 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    3.547 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[21]        | CLK ^        | DFFSR   | 0.155 | 0.007 |   1.344 |    3.554 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  6.404
= Slack Time                   -2.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.210 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.993 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.702 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.414 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.105 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.845 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.576 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.451 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.369 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.222 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.126 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.028 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.199 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.285 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.546 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1   | 0.095 | 0.105 |   2.861 |    0.651 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4    | 0.074 | 0.135 |   2.995 |    0.786 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8    | 0.119 | 0.077 |   3.072 |    0.863 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1   | 0.236 | 0.276 |   3.348 |    1.138 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1   | 0.087 | 0.089 |   3.437 |    1.227 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1  | 0.102 | 0.100 |   3.537 |    1.327 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1   | 0.139 | 0.146 |   3.683 |    1.473 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2    | 0.063 | 0.064 |   3.747 |    1.538 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1  | 0.073 | 0.069 |   3.816 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2    | 0.079 | 0.142 |   3.958 |    1.748 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4    | 0.311 | 0.280 |   4.237 |    2.028 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4    | 0.629 | 0.582 |   4.819 |    2.609 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1  | 0.730 | 0.845 |   5.664 |    3.454 | 
     | \tx_core/tx_crc/crcpkt0 /U1741                    | A v -> Y ^   | OAI22X1  | 0.196 | 0.740 |   6.404 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]        | D ^          | DFFPOSX1 | 0.196 | 0.000 |   6.404 |    4.194 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.210 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.426 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    2.659 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    2.969 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    3.165 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    3.354 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.343 |    3.552 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.106 | 0.003 |   1.345 |    3.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[22] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.347
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.275
- Arrival Time                  6.482
= Slack Time                   -2.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.207 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.991 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.700 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.412 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.103 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.843 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.574 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.448 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.366 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.220 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.124 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.031 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.201 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.288 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.548 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.653 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4   | 0.074 | 0.135 |   2.995 |    0.788 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8   | 0.119 | 0.077 |   3.072 |    0.865 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1  | 0.236 | 0.276 |   3.348 |    1.141 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1  | 0.087 | 0.089 |   3.437 |    1.230 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1 | 0.102 | 0.100 |   3.537 |    1.329 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1  | 0.139 | 0.146 |   3.683 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2   | 0.063 | 0.064 |   3.747 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1 | 0.073 | 0.069 |   3.816 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2   | 0.079 | 0.142 |   3.958 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4   | 0.311 | 0.280 |   4.237 |    2.030 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4   | 0.629 | 0.582 |   4.819 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1 | 0.730 | 0.845 |   5.664 |    3.457 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v   | BUFX4   | 0.137 | 0.705 |   6.369 |    4.162 | 
     | \tx_core/tx_crc/crcpkt0 /U3611                    | A v -> Y ^   | OAI22X1 | 0.174 | 0.112 |   6.482 |    4.274 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[22]       | D ^          | DFFSR   | 0.174 | 0.000 |   6.482 |    4.275 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.207 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.424 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.740 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    3.072 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    3.308 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    3.545 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[22]        | CLK ^        | DFFSR   | 0.155 | 0.010 |   1.347 |    3.554 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[12] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.347
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.275
- Arrival Time                  6.482
= Slack Time                   -2.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.207 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.991 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.700 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.412 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.103 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.843 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.574 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.448 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.366 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.220 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.124 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.031 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.202 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.288 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.548 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.654 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4   | 0.074 | 0.135 |   2.995 |    0.788 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8   | 0.119 | 0.077 |   3.072 |    0.865 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1  | 0.236 | 0.276 |   3.348 |    1.141 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1  | 0.087 | 0.089 |   3.437 |    1.230 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1 | 0.102 | 0.100 |   3.537 |    1.329 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1  | 0.139 | 0.146 |   3.683 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2   | 0.063 | 0.064 |   3.747 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1 | 0.073 | 0.069 |   3.816 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2   | 0.079 | 0.142 |   3.958 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4   | 0.311 | 0.280 |   4.237 |    2.030 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4   | 0.629 | 0.582 |   4.819 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1 | 0.730 | 0.845 |   5.664 |    3.457 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v   | BUFX4   | 0.137 | 0.705 |   6.369 |    4.162 | 
     | \tx_core/tx_crc/crcpkt0 /U3785                    | A v -> Y ^   | OAI22X1 | 0.174 | 0.113 |   6.482 |    4.275 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[12]       | D ^          | DFFSR   | 0.174 | 0.000 |   6.482 |    4.275 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.207 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.424 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.740 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    3.072 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    3.307 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    3.544 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[12]        | CLK ^        | DFFSR   | 0.155 | 0.010 |   1.347 |    3.554 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  6.401
= Slack Time                   -2.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.207 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.990 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.699 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.411 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.102 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.842 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.573 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.448 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.366 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.219 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.124 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.031 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.202 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.288 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.548 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1   | 0.095 | 0.105 |   2.861 |    0.654 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4    | 0.074 | 0.135 |   2.995 |    0.789 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8    | 0.119 | 0.077 |   3.072 |    0.865 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1   | 0.236 | 0.276 |   3.348 |    1.141 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1   | 0.087 | 0.089 |   3.437 |    1.230 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1  | 0.102 | 0.100 |   3.537 |    1.330 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1   | 0.139 | 0.146 |   3.683 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2    | 0.063 | 0.064 |   3.747 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1  | 0.073 | 0.069 |   3.816 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2    | 0.079 | 0.142 |   3.958 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4    | 0.311 | 0.280 |   4.237 |    2.031 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4    | 0.629 | 0.582 |   4.819 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1  | 0.730 | 0.845 |   5.664 |    3.457 | 
     | \tx_core/tx_crc/crcpkt0 /U3870                    | A v -> Y ^   | OAI22X1  | 0.197 | 0.737 |   6.401 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]         | D ^          | DFFPOSX1 | 0.197 | 0.000 |   6.401 |    4.194 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.207 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.423 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    2.656 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    2.966 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    3.162 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    3.352 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.343 |    3.549 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.106 | 0.002 |   1.345 |    3.552 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[17] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.347
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.275
- Arrival Time                  6.481
= Slack Time                   -2.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.207 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.990 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.699 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.411 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.102 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.842 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.573 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.448 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.366 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.219 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.124 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.031 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.202 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.288 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.549 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.654 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4   | 0.074 | 0.135 |   2.995 |    0.789 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8   | 0.119 | 0.077 |   3.072 |    0.866 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1  | 0.236 | 0.276 |   3.348 |    1.141 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1  | 0.087 | 0.089 |   3.437 |    1.230 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1 | 0.102 | 0.100 |   3.537 |    1.330 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1  | 0.139 | 0.146 |   3.683 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2   | 0.063 | 0.064 |   3.747 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1 | 0.073 | 0.069 |   3.816 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2   | 0.079 | 0.142 |   3.958 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4   | 0.311 | 0.280 |   4.237 |    2.031 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4   | 0.629 | 0.582 |   4.819 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1 | 0.730 | 0.845 |   5.664 |    3.457 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v   | BUFX4   | 0.137 | 0.705 |   6.369 |    4.162 | 
     | \tx_core/tx_crc/crcpkt0 /U3686                    | A v -> Y ^   | OAI22X1 | 0.176 | 0.112 |   6.481 |    4.275 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[17]       | D ^          | DFFSR   | 0.176 | 0.000 |   6.481 |    4.275 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.207 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.423 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.740 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    3.072 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    3.307 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    3.544 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[17]        | CLK ^        | DFFSR   | 0.155 | 0.010 |   1.347 |    3.554 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[27] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.323
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.251
- Arrival Time                  6.458
= Slack Time                   -2.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.207 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.990 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.699 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.411 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.102 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.842 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.573 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.448 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.366 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.219 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.123 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.031 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.202 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.288 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.549 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.695 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.887 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.054 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.148 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.332 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.438 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.573 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.635 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.706 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.793 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.841 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.889 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.185 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.647 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.351 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.793 | 
     | \tx_core/tx_crc/crcpkt2 /U3643                     | A v -> Y ^   | OAI22X1 | 0.172 | 0.458 |   6.458 |    4.251 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[27]        | D ^          | DFFSR   | 0.172 | 0.000 |   6.458 |    4.251 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.207 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.423 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.740 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    3.071 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    3.299 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    3.526 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[27]        | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.323 |    3.529 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[23] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
- Setup                         0.203
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  6.462
= Slack Time                   -2.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.206 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.990 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.699 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.411 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.102 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.842 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.573 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.447 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.365 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.219 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.123 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.032 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.203 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.289 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.549 | 
     | \tx_core/axi_master /U412                         | A v -> Y v   | OR2X2    | 0.172 | 0.269 |   3.024 |    0.818 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^   | INVX4    | 0.072 | 0.076 |   3.100 |    0.894 | 
     | \tx_core/axi_master /U2229                        | S ^ -> Y ^   | MUX2X1   | 0.528 | 0.424 |   3.524 |    1.317 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v   | NOR2X1   | 0.169 | 0.203 |   3.727 |    1.520 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^   | NAND2X1  | 0.116 | 0.142 |   3.869 |    1.663 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v   | INVX2    | 0.057 | 0.058 |   3.927 |    1.721 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^   | OAI21X1  | 0.075 | 0.063 |   3.990 |    1.784 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v   | OAI21X1  | 0.076 | 0.074 |   4.063 |    1.857 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v   | OR2X2    | 0.088 | 0.151 |   4.214 |    2.008 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v   | BUFX4    | 0.650 | 0.387 |   4.601 |    2.395 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v   | CLKBUF1  | 0.379 | 0.949 |   5.550 |    3.344 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v   | BUFX4    | 0.544 | 0.542 |   6.092 |    3.886 | 
     | \tx_core/tx_crc/crcpkt1 /U1765                    | A v -> Y ^   | OAI22X1  | 0.182 | 0.370 |   6.462 |    4.256 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[23]        | D ^          | DFFPOSX1 | 0.182 | 0.000 |   6.462 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.206 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.422 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    2.713 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    3.023 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    3.217 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    3.414 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.110 | 0.200 |   1.407 |    3.613 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.110 | 0.002 |   1.410 |    3.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[28] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.346
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.273
- Arrival Time                  6.477
= Slack Time                   -2.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.204 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.988 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.697 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.409 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.100 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.840 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.571 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.445 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.363 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.217 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.121 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.034 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.205 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.291 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.551 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.657 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4   | 0.074 | 0.135 |   2.995 |    0.791 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8   | 0.119 | 0.077 |   3.072 |    0.868 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1  | 0.236 | 0.276 |   3.348 |    1.144 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1  | 0.087 | 0.089 |   3.437 |    1.233 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1 | 0.102 | 0.100 |   3.537 |    1.333 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1  | 0.139 | 0.146 |   3.683 |    1.479 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2   | 0.063 | 0.064 |   3.747 |    1.543 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1 | 0.073 | 0.069 |   3.816 |    1.612 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2   | 0.079 | 0.142 |   3.958 |    1.754 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4   | 0.311 | 0.280 |   4.237 |    2.033 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4   | 0.629 | 0.582 |   4.819 |    2.615 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1 | 0.730 | 0.845 |   5.664 |    3.460 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v   | BUFX4   | 0.137 | 0.705 |   6.369 |    4.165 | 
     | \tx_core/tx_crc/crcpkt0 /U3615                    | A v -> Y ^   | OAI22X1 | 0.174 | 0.108 |   6.477 |    4.273 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[28]       | D ^          | DFFSR   | 0.174 | 0.000 |   6.477 |    4.273 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.204 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.420 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.737 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    3.069 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    3.304 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    3.541 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[28]        | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.346 |    3.550 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[30] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.272
- Arrival Time                  6.474
= Slack Time                   -2.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.202 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.986 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.695 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.407 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.098 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.838 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.569 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.443 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.361 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.215 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.119 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.036 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.207 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.293 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.553 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^   | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.659 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^   | BUFX4   | 0.074 | 0.135 |   2.995 |    0.793 | 
     | \tx_core/axi_master /U755                         | A ^ -> Y v   | INVX8   | 0.119 | 0.077 |   3.072 |    0.870 | 
     | \tx_core/axi_master /U600                         | S v -> Y ^   | MUX2X1  | 0.236 | 0.276 |   3.348 |    1.146 | 
     | \tx_core/tx_crc/crcpkt0 /U1085                    | B ^ -> Y v   | NOR2X1  | 0.087 | 0.089 |   3.437 |    1.235 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | B v -> Y ^   | NAND2X1 | 0.102 | 0.100 |   3.537 |    1.334 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v   | NOR2X1  | 0.139 | 0.146 |   3.683 |    1.481 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^   | INVX2   | 0.063 | 0.064 |   3.747 |    1.545 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v   | NAND3X1 | 0.073 | 0.069 |   3.816 |    1.614 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v   | OR2X2   | 0.079 | 0.142 |   3.958 |    1.756 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v   | BUFX4   | 0.311 | 0.280 |   4.237 |    2.035 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v   | BUFX4   | 0.629 | 0.582 |   4.819 |    2.617 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v   | CLKBUF1 | 0.730 | 0.845 |   5.664 |    3.462 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v   | BUFX4   | 0.137 | 0.705 |   6.369 |    4.167 | 
     | \tx_core/tx_crc/crcpkt0 /U2941                    | A v -> Y ^   | OAI22X1 | 0.173 | 0.105 |   6.474 |    4.272 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[30]       | D ^          | DFFSR   | 0.173 | 0.000 |   6.474 |    4.272 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.202 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.419 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.735 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    3.067 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    3.302 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    3.539 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[30]        | CLK ^        | DFFSR   | 0.155 | 0.007 |   1.345 |    3.547 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.408
- Setup                         0.202
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  6.459
= Slack Time                   -2.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.202 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.986 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.695 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.407 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.098 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.838 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.568 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.443 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.361 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.214 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.119 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.036 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.207 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.293 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.553 | 
     | \tx_core/axi_master /U412                         | A v -> Y v   | OR2X2    | 0.172 | 0.269 |   3.024 |    0.822 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^   | INVX4    | 0.072 | 0.076 |   3.100 |    0.898 | 
     | \tx_core/axi_master /U2229                        | S ^ -> Y ^   | MUX2X1   | 0.528 | 0.424 |   3.524 |    1.322 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v   | NOR2X1   | 0.169 | 0.203 |   3.727 |    1.525 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^   | NAND2X1  | 0.116 | 0.142 |   3.869 |    1.667 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v   | INVX2    | 0.057 | 0.058 |   3.927 |    1.725 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^   | OAI21X1  | 0.075 | 0.063 |   3.990 |    1.788 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v   | OAI21X1  | 0.076 | 0.074 |   4.063 |    1.861 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v   | OR2X2    | 0.088 | 0.151 |   4.214 |    2.012 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v   | BUFX4    | 0.650 | 0.387 |   4.601 |    2.399 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v   | CLKBUF1  | 0.379 | 0.949 |   5.550 |    3.348 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v   | BUFX4    | 0.544 | 0.542 |   6.092 |    3.890 | 
     | \tx_core/tx_crc/crcpkt1 /U1037                    | A v -> Y ^   | OAI22X1  | 0.176 | 0.367 |   6.459 |    4.257 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13]        | D ^          | DFFPOSX1 | 0.176 | 0.000 |   6.459 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.202 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.418 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    2.709 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    3.019 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    3.213 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.197 |   1.208 |    3.410 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.107 | 0.198 |   1.406 |    3.608 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.107 | 0.003 |   1.408 |    3.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.410
- Setup                         0.202
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  6.457
= Slack Time                   -2.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.200 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.984 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.693 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.405 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.096 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.836 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.567 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.441 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.359 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.213 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.117 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.038 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.209 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.295 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.555 | 
     | \tx_core/axi_master /U412                         | A v -> Y v   | OR2X2    | 0.172 | 0.269 |   3.024 |    0.824 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^   | INVX4    | 0.072 | 0.076 |   3.100 |    0.900 | 
     | \tx_core/axi_master /U2229                        | S ^ -> Y ^   | MUX2X1   | 0.528 | 0.424 |   3.524 |    1.323 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v   | NOR2X1   | 0.169 | 0.203 |   3.727 |    1.526 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^   | NAND2X1  | 0.116 | 0.142 |   3.869 |    1.669 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v   | INVX2    | 0.057 | 0.058 |   3.927 |    1.727 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^   | OAI21X1  | 0.075 | 0.063 |   3.990 |    1.790 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v   | OAI21X1  | 0.076 | 0.074 |   4.063 |    1.863 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v   | OR2X2    | 0.088 | 0.151 |   4.214 |    2.014 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v   | BUFX4    | 0.650 | 0.387 |   4.601 |    2.401 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v   | CLKBUF1  | 0.379 | 0.949 |   5.550 |    3.350 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v   | BUFX4    | 0.544 | 0.542 |   6.092 |    3.892 | 
     | \tx_core/tx_crc/crcpkt1 /U1294                    | A v -> Y ^   | OAI22X1  | 0.170 | 0.365 |   6.457 |    4.257 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17]        | D ^          | DFFPOSX1 | 0.170 | 0.000 |   6.457 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.200 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.416 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    2.707 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    3.017 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    3.211 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    3.408 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.110 | 0.200 |   1.407 |    3.607 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.110 | 0.002 |   1.410 |    3.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[22] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.409
- Setup                         0.203
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  6.456
= Slack Time                   -2.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -2.200 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |   -1.984 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |   -1.693 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1  | 0.235 | 0.288 |   0.795 |   -1.405 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1  | 0.274 | 0.309 |   1.104 |   -1.096 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.260 |   1.364 |   -0.836 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.269 |   1.633 |   -0.566 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^   | BUFX4    | 0.076 | 0.126 |   1.759 |   -0.441 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1   | 0.093 | 0.082 |   1.841 |   -0.359 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1  | 0.151 | 0.147 |   1.988 |   -0.212 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1   | 0.081 | 0.096 |   2.083 |   -0.117 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v   | BUFX4    | 0.095 | 0.155 |   2.238 |    0.038 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1  | 0.162 | 0.171 |   2.409 |    0.209 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1  | 0.086 | 0.086 |   2.495 |    0.295 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2    | 0.231 | 0.260 |   2.755 |    0.555 | 
     | \tx_core/axi_master /U412                         | A v -> Y v   | OR2X2    | 0.172 | 0.269 |   3.024 |    0.824 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^   | INVX4    | 0.072 | 0.076 |   3.100 |    0.900 | 
     | \tx_core/axi_master /U2229                        | S ^ -> Y ^   | MUX2X1   | 0.528 | 0.424 |   3.524 |    1.324 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v   | NOR2X1   | 0.169 | 0.203 |   3.727 |    1.527 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^   | NAND2X1  | 0.116 | 0.142 |   3.869 |    1.669 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v   | INVX2    | 0.057 | 0.058 |   3.927 |    1.727 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^   | OAI21X1  | 0.075 | 0.063 |   3.990 |    1.790 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v   | OAI21X1  | 0.076 | 0.074 |   4.063 |    1.863 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v   | OR2X2    | 0.088 | 0.151 |   4.214 |    2.014 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v   | BUFX4    | 0.650 | 0.387 |   4.601 |    2.401 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v   | CLKBUF1  | 0.379 | 0.949 |   5.550 |    3.350 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v   | BUFX4    | 0.544 | 0.542 |   6.092 |    3.892 | 
     | \tx_core/tx_crc/crcpkt1 /U1245                    | A v -> Y ^   | OAI22X1  | 0.189 | 0.364 |   6.456 |    4.256 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[22]        | D ^          | DFFPOSX1 | 0.189 | 0.000 |   6.456 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.200 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    2.416 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    2.707 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    3.017 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    3.211 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    3.407 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.110 | 0.200 |   1.407 |    3.607 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[22]         | CLK ^        | DFFPOSX1 | 0.110 | 0.002 |   1.409 |    3.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin40_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin40_d_reg[10] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.346
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.272
- Arrival Time                  6.471
= Slack Time                   -2.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -2.199 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.983 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.692 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.404 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -1.095 | 
     | FECTS_clks_clk___L5_I29                            | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.835 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.566 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6         | A ^ -> Y ^   | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.440 | 
     | \tx_core/axi_master /U498                          | B ^ -> Y v   | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.359 | 
     | \tx_core/axi_master /U492                          | A v -> Y ^   | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.212 | 
     | \tx_core/axi_master /U489                          | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   2.083 |   -0.116 | 
     | \tx_core/axi_master /FE_PSC87_n1075                | A v -> Y v   | BUFX4   | 0.095 | 0.155 |   2.238 |    0.038 | 
     | \tx_core/axi_master /U494                          | B v -> Y ^   | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.209 | 
     | \tx_core/axi_master /U60                           | B ^ -> Y v   | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.296 | 
     | \tx_core/axi_master /U63                           | B v -> Y v   | OR2X2   | 0.231 | 0.260 |   2.755 |    0.556 | 
     | \tx_core/axi_master /U520                          | A v -> Y v   | OR2X1   | 0.057 | 0.146 |   2.901 |    0.702 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A v -> Y v   | BUFX4   | 0.172 | 0.192 |   3.094 |    0.894 | 
     | \tx_core/axi_master /U779                          | A v -> Y ^   | INVX8   | 0.163 | 0.167 |   3.261 |    1.061 | 
     | \tx_core/axi_master /U802                          | B ^ -> Y v   | NAND2X1 | 0.074 | 0.094 |   3.355 |    1.155 | 
     | \tx_core/axi_master /U607                          | C v -> Y ^   | OAI21X1 | 0.228 | 0.183 |   3.538 |    1.339 | 
     | \tx_core/tx_crc/crcpkt2 /U1249                     | A ^ -> Y v   | NOR2X1  | 0.091 | 0.106 |   3.644 |    1.445 | 
     | \tx_core/tx_crc/crcpkt2 /U171                      | B v -> Y ^   | NAND2X1 | 0.148 | 0.136 |   3.780 |    1.581 | 
     | \tx_core/tx_crc/crcpkt2 /U752                      | A ^ -> Y v   | INVX2   | 0.066 | 0.061 |   3.841 |    1.642 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | C v -> Y ^   | OAI21X1 | 0.082 | 0.071 |   3.912 |    1.713 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v   | NAND3X1 | 0.092 | 0.088 |   4.000 |    1.800 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | INVX2   | 0.045 | 0.048 |   4.048 |    1.848 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v   | NAND2X1 | 0.044 | 0.048 |   4.096 |    1.897 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v   | BUFX4   | 0.305 | 0.295 |   4.391 |    2.192 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v   | BUFX4   | 0.504 | 0.462 |   4.854 |    2.654 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v   | CLKBUF1 | 0.226 | 0.704 |   5.557 |    3.358 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.534 | 0.442 |   5.999 |    3.800 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC119_FE_OFCN52_n2749 | A v -> Y v   | BUFX4   | 0.078 | 0.376 |   6.376 |    4.176 | 
     | \tx_core/tx_crc/crcpkt2 /U3376                     | A v -> Y ^   | OAI22X1 | 0.183 | 0.095 |   6.471 |    4.272 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin40_d_reg[10]        | D ^          | DFFSR   | 0.183 | 0.000 |   6.471 |    4.272 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    2.200 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    2.416 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    2.732 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.271 | 0.331 |   0.863 |    3.063 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.191 | 0.238 |   1.102 |    3.301 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7369__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.236 |   1.338 |    3.538 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin40_d_reg[10]        | CLK ^        | DFFSR   | 0.156 | 0.008 |   1.346 |    3.545 | 
     +------------------------------------------------------------------------------------------------------------------+ 

