{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_2_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 22.7,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/ansiportlist_2/k6_N10_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_2_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 20.4,
        "Pi": 8,
        "Po": 60,
        "logic element": 184,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 184,
        "Total Node": 185
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 22.3,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/ansiportlist/k6_N10_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 21.3,
        "Pi": 8,
        "Po": 60,
        "logic element": 184,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 184,
        "Total Node": 185
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binops_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 21.8,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/binops/k6_N10_mem32K_40nm": {
        "test_name": "full/binops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binops_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 20.2,
        "Pi": 8,
        "Po": 60,
        "logic element": 184,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 184,
        "Total Node": 185
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "blob_merge_generated.blif",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 470.8,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 17995,
        "latch": 532,
        "Adder": 3476,
        "generic logic size": 4,
        "Longest Path": 309,
        "Average Path": 5,
        "Estimated LUTs": 19387,
        "Total Node": 22004
    },
    "full/blob_merge/k6_N10_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "blob_merge_generated.blif",
        "max_rss(MiB)": 45,
        "exec_time(ms)": 287.5,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 24092,
        "latch": 532,
        "generic logic size": 6,
        "Longest Path": 309,
        "Average Path": 5,
        "Estimated LUTs": 24949,
        "Total Node": 24625
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 20.4,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 16,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 29
    },
    "full/bm_base_memory/k6_N10_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 19.4,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 16,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 29
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 19.4,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_N10_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 18.1,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 23.3,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 80,
        "latch": 20,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 5,
        "Estimated LUTs": 80,
        "Total Node": 124
    },
    "full/bm_sfifo_rtl/k6_N10_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 21.3,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 101,
        "latch": 20,
        "Memory": 8,
        "generic logic size": 6,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 101,
        "Total Node": 130
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_18_18_18_generated.blif",
        "max_rss(MiB)": 26,
        "exec_time(ms)": 246.1,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7487,
        "latch": 2052,
        "Adder": 1711,
        "generic logic size": 4,
        "Longest Path": 858,
        "Average Path": 5,
        "Estimated LUTs": 7739,
        "Total Node": 11251
    },
    "full/cf_cordic_v_18_18_18/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_18_18_18_generated.blif",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 152.6,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 10636,
        "latch": 2052,
        "generic logic size": 6,
        "Longest Path": 858,
        "Average Path": 5,
        "Estimated LUTs": 10744,
        "Total Node": 12689
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_8_8_8_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 66.4,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1566,
        "latch": 432,
        "Adder": 360,
        "generic logic size": 4,
        "Longest Path": 228,
        "Average Path": 5,
        "Estimated LUTs": 1598,
        "Total Node": 2359
    },
    "full/cf_cordic_v_8_8_8/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_8_8_8_generated.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 45.2,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2163,
        "latch": 432,
        "generic logic size": 6,
        "Longest Path": 228,
        "Average Path": 5,
        "Estimated LUTs": 2195,
        "Total Node": 2596
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fft_256_8_generated.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 216.5,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 9275,
        "latch": 2631,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 309,
        "Average Path": 7,
        "Estimated LUTs": 9895,
        "Total Node": 12486
    },
    "full/cf_fft_256_8/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "cf_fft_256_8_generated.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 179.4,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 10181,
        "latch": 2631,
        "Multiplier": 30,
        "generic logic size": 6,
        "Longest Path": 597,
        "Average Path": 7,
        "Estimated LUTs": 10519,
        "Total Node": 12843
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_24_16_16_generated.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 116.4,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 437,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 99,
        "Average Path": 6,
        "Estimated LUTs": 437,
        "Total Node": 3417
    },
    "full/cf_fir_24_16_16/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "cf_fir_24_16_16_generated.blif",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 76.4,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 2041,
        "latch": 2116,
        "Multiplier": 25,
        "generic logic size": 6,
        "Longest Path": 99,
        "Average Path": 6,
        "Estimated LUTs": 2041,
        "Total Node": 4183
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_3_8_8_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 27.1,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 50,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 258
    },
    "full/cf_fir_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "cf_fir_3_8_8_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 22.9,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 151,
        "latch": 148,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 151,
        "Total Node": 304
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ch_intrinsics_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 30.5,
        "Latch Drivers": 6,
        "Pi": 98,
        "Po": 130,
        "logic element": 570,
        "latch": 293,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 615,
        "Total Node": 877
    },
    "full/ch_intrinsics/k6_N10_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ch_intrinsics_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 27.4,
        "Latch Drivers": 6,
        "Pi": 98,
        "Po": 130,
        "logic element": 570,
        "latch": 293,
        "Memory": 8,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 596,
        "Total Node": 877
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "CRC33_D264_generated.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 33,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/CRC33_D264/k6_N10_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "CRC33_D264_generated.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 31.4,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq1_generated.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 40.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 647,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 127,
        "Average Path": 5,
        "Estimated LUTs": 657,
        "Total Node": 978
    },
    "full/diffeq1/k6_N10_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "diffeq1_generated.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 33.3,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 899,
        "latch": 193,
        "Multiplier": 5,
        "generic logic size": 6,
        "Longest Path": 647,
        "Average Path": 5,
        "Estimated LUTs": 905,
        "Total Node": 1098
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq2_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 37.2,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 447,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 5,
        "Estimated LUTs": 457,
        "Total Node": 681
    },
    "full/diffeq2/k6_N10_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "diffeq2_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 29.3,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 699,
        "latch": 96,
        "Multiplier": 5,
        "generic logic size": 6,
        "Longest Path": 543,
        "Average Path": 5,
        "Estimated LUTs": 705,
        "Total Node": 801
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "fir_scu_rtl_restructured_for_cmm_exp_generated.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 34.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 741,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 129,
        "Average Path": 5,
        "Estimated LUTs": 812,
        "Total Node": 979
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_N10_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "fir_scu_rtl_restructured_for_cmm_exp_generated.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 33,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 778,
        "latch": 202,
        "Multiplier": 15,
        "generic logic size": 6,
        "Longest Path": 215,
        "Average Path": 5,
        "Estimated LUTs": 819,
        "Total Node": 996
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "iir1_generated.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 46.7,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 803,
        "latch": 188,
        "Adder": 173,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 107,
        "Average Path": 6,
        "Estimated LUTs": 807,
        "Total Node": 1171
    },
    "full/iir1/k6_N10_mem32K_40nm": {
        "test_name": "full/iir1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "iir1_generated.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 34.6,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 1102,
        "latch": 188,
        "Multiplier": 5,
        "generic logic size": 6,
        "Longest Path": 128,
        "Average Path": 6,
        "Estimated LUTs": 1102,
        "Total Node": 1297
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "iir_no_combinational_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 20.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 35,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 37,
        "Total Node": 52
    },
    "full/iir_no_combinational/k6_N10_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "iir_no_combinational_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 18.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 48,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 50,
        "Total Node": 57
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "LU8PEEng_generated.blif",
        "max_rss(MiB)": 129.5,
        "exec_time(ms)": 1538.5,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53148,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 4791,
        "Average Path": 5,
        "Estimated LUTs": 56505,
        "Total Node": 67192
    },
    "full/LU8PEEng/k6_N10_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "LU8PEEng_generated.blif",
        "max_rss(MiB)": 130.9,
        "exec_time(ms)": 1272.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 61397,
        "latch": 7877,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 6,
        "Longest Path": 6592,
        "Average Path": 5,
        "Estimated LUTs": 63018,
        "Total Node": 70692
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "matmul_generated.blif",
        "max_rss(MiB)": 6648.9,
        "exec_time(ms)": 91159.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 2359321,
        "latch": 7,
        "Adder": 77,
        "Memory": 262144,
        "generic logic size": 4,
        "Longest Path": 78,
        "Average Path": 5,
        "Estimated LUTs": 2359321,
        "Total Node": 2621550
    },
    "full/matmul/k6_N10_mem32K_40nm": {
        "test_name": "full/matmul/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "matmul_generated.blif",
        "max_rss(MiB)": 6653.1,
        "exec_time(ms)": 84038.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 2359460,
        "latch": 7,
        "Memory": 262144,
        "generic logic size": 6,
        "Longest Path": 88,
        "Average Path": 5,
        "Estimated LUTs": 2359460,
        "Total Node": 2621612
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mcml_generated.blif",
        "max_rss(MiB)": 455.6,
        "exec_time(ms)": 5514.7,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184463,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 19607,
        "Average Path": 5,
        "Estimated LUTs": 193273,
        "Total Node": 264100
    },
    "full/mcml/k6_N10_mem32K_40nm": {
        "test_name": "full/mcml/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "mcml_generated.blif",
        "max_rss(MiB)": 469.6,
        "exec_time(ms)": 4166.7,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 237187,
        "latch": 51903,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 6,
        "Longest Path": 32048,
        "Average Path": 5,
        "Estimated LUTs": 242614,
        "Total Node": 289466
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memory_controller_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 21.6,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 12,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 45
    },
    "full/memory_controller/k6_N10_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "memory_controller_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 20.4,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 12,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 45
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mkPktMerge_generated.blif",
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 119.2,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 671,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 99,
        "Average Path": 5,
        "Estimated LUTs": 671,
        "Total Node": 1668
    },
    "full/mkPktMerge/k6_N10_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "mkPktMerge_generated.blif",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 113.2,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 728,
        "latch": 495,
        "Memory": 459,
        "generic logic size": 6,
        "Longest Path": 110,
        "Average Path": 5,
        "Estimated LUTs": 728,
        "Total Node": 1683
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "oc54_cpu_generated.blif",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 109.3,
        "Latch Drivers": 5,
        "Pi": 99,
        "Po": 40,
        "logic element": 4038,
        "latch": 461,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1076,
        "Average Path": 5,
        "Estimated LUTs": 4242,
        "Total Node": 5004
    },
    "full/oc54_cpu/k6_N10_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "oc54_cpu_generated.blif",
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 81.5,
        "Latch Drivers": 5,
        "Pi": 99,
        "Po": 40,
        "logic element": 5001,
        "latch": 461,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 1294,
        "Average Path": 5,
        "Estimated LUTs": 5156,
        "Total Node": 5468
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 53.8,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1621,
        "latch": 599,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 91,
        "Average Path": 5,
        "Estimated LUTs": 1668,
        "Total Node": 2363
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_N10_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational_generated.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 44,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1854,
        "latch": 599,
        "generic logic size": 6,
        "Longest Path": 178,
        "Average Path": 5,
        "Estimated LUTs": 1884,
        "Total Node": 2454
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sha_generated.blif",
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 103.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4874,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2428,
        "Average Path": 5,
        "Estimated LUTs": 5097,
        "Total Node": 6094
    },
    "full/sha/k6_N10_mem32K_40nm": {
        "test_name": "full/sha/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "sha_generated.blif",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 81.6,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 5459,
        "latch": 910,
        "generic logic size": 6,
        "Longest Path": 3205,
        "Average Path": 5,
        "Estimated LUTs": 5664,
        "Total Node": 6370
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision0_generated.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 637.9,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 11167,
        "latch": 12336,
        "Adder": 2815,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 185,
        "Average Path": 5,
        "Estimated LUTs": 11311,
        "Total Node": 27343
    },
    "full/stereovision0/k6_N10_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "stereovision0_generated.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 478.2,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 15864,
        "latch": 12336,
        "Memory": 1024,
        "generic logic size": 6,
        "Longest Path": 185,
        "Average Path": 5,
        "Estimated LUTs": 15962,
        "Total Node": 29225
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision1_generated.blif",
        "max_rss(MiB)": 48.8,
        "exec_time(ms)": 498.8,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11376,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 201,
        "Average Path": 5,
        "Estimated LUTs": 11403,
        "Total Node": 25334
    },
    "full/stereovision1/k6_N10_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "stereovision1_generated.blif",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 360.7,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 14994,
        "latch": 11449,
        "Multiplier": 152,
        "generic logic size": 6,
        "Longest Path": 216,
        "Average Path": 5,
        "Estimated LUTs": 15009,
        "Total Node": 26596
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision2_generated.blif",
        "max_rss(MiB)": 88.2,
        "exec_time(ms)": 1670.4,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10429,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 10443,
        "Total Node": 40052
    },
    "full/stereovision2/k6_N10_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "stereovision2_generated.blif",
        "max_rss(MiB)": 91.4,
        "exec_time(ms)": 1085.1,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 34129,
        "latch": 16281,
        "Multiplier": 468,
        "generic logic size": 6,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 34133,
        "Total Node": 50879
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision3_generated.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 38.1,
        "Latch Drivers": 6,
        "Pi": 9,
        "Po": 30,
        "logic element": 1211,
        "latch": 118,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 88,
        "Average Path": 5,
        "Estimated LUTs": 1507,
        "Total Node": 1363
    },
    "full/stereovision3/k6_N10_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "stereovision3_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 32.7,
        "Latch Drivers": 6,
        "Pi": 9,
        "Po": 30,
        "logic element": 1258,
        "latch": 118,
        "generic logic size": 6,
        "Longest Path": 99,
        "Average Path": 5,
        "Estimated LUTs": 1465,
        "Total Node": 1382
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
