

================================================================
== Vivado HLS Report for 'poly'
================================================================
* Date:           Mon Mar 23 19:36:11 2015

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        poly_proj
* Solution:       solution_poly
* Product family: virtex7 virtex7_fpv6 
* Target device:  xc7v585tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.28|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1260|  728400|  364200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 3.26ns
ST_1: x_read [1/1] 0.00ns
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: tmp_3 [1/1] 0.00ns
:4  %tmp_3 = shl i32 %x_read, 2

ST_1: tmp_1 [1/1] 1.63ns
:5  %tmp_1 = sub i32 %tmp_3, %x_read

ST_1: tmp [1/1] 1.63ns
:6  %tmp = add i32 %tmp_1, 2


 <State 2>: 8.28ns
ST_2: tmp1 [3/3] 8.28ns
:7  %tmp1 = mul i32 %tmp, %x_read


 <State 3>: 8.28ns
ST_3: tmp1 [2/3] 8.28ns
:7  %tmp1 = mul i32 %tmp, %x_read


 <State 4>: 8.28ns
ST_4: tmp1 [1/3] 8.28ns
:7  %tmp1 = mul i32 %tmp, %x_read


 <State 5>: 1.63ns
ST_5: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !0

ST_5: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !6

ST_5: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @str) nounwind

ST_5: tmp_2 [1/1] 1.63ns
:8  %tmp_2 = add nsw i32 %tmp1, 1

ST_5: stg_17 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %tmp_2) nounwind

ST_5: stg_18 [1/1] 0.00ns
:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
