\doxysection{core\+\_\+cm0plus.\+h}
\hypertarget{core__cm0plus_8h_source}{}\label{core__cm0plus_8h_source}\index{Drivers/CMSIS/Include/core\_cm0plus.h@{Drivers/CMSIS/Include/core\_cm0plus.h}}
\mbox{\hyperlink{core__cm0plus_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00001}00001\ \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00007}00007\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00008}00008\ \textcolor{comment}{\ *\ Copyright\ (c)\ 2009-\/2019\ Arm\ Limited.\ All\ rights\ reserved.}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00009}00009\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00010}00010\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00011}00011\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00012}00012\ \textcolor{comment}{\ *\ Licensed\ under\ the\ Apache\ License,\ Version\ 2.0\ (the\ License);\ you\ may}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00013}00013\ \textcolor{comment}{\ *\ not\ use\ this\ file\ except\ in\ compliance\ with\ the\ License.}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00014}00014\ \textcolor{comment}{\ *\ You\ may\ obtain\ a\ copy\ of\ the\ License\ at}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00015}00015\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00016}00016\ \textcolor{comment}{\ *\ www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00017}00017\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00018}00018\ \textcolor{comment}{\ *\ Unless\ required\ by\ applicable\ law\ or\ agreed\ to\ in\ writing,\ software}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00019}00019\ \textcolor{comment}{\ *\ distributed\ under\ the\ License\ is\ distributed\ on\ an\ AS\ IS\ BASIS,\ WITHOUT}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00020}00020\ \textcolor{comment}{\ *\ WARRANTIES\ OR\ CONDITIONS\ OF\ ANY\ KIND,\ either\ express\ or\ implied.}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00021}00021\ \textcolor{comment}{\ *\ See\ the\ License\ for\ the\ specific\ language\ governing\ permissions\ and}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00022}00022\ \textcolor{comment}{\ *\ limitations\ under\ the\ License.}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00023}00023\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00024}00024\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00025}00025\ \textcolor{preprocessor}{\#if\ \ \ defined\ (\ \_\_ICCARM\_\_\ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00026}00026\ \textcolor{preprocessor}{\ \ \#pragma\ system\_include\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ treat\ file\ as\ system\ include\ file\ for\ MISRA\ check\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00027}00027\ \textcolor{preprocessor}{\#elif\ defined\ (\_\_clang\_\_)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00028}00028\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ system\_header\ \ \ }\textcolor{comment}{/*\ treat\ file\ as\ system\ include\ file\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00029}00029\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00031}00031\ \textcolor{preprocessor}{\#ifndef\ \_\_CORE\_CM0PLUS\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00032}\mbox{\hyperlink{core__cm0plus_8h_aa2747a55d8923d29e5bfba2c17b1a26a}{00032}}\ \textcolor{preprocessor}{\#define\ \_\_CORE\_CM0PLUS\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00034}00034\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00036}00036\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00037}00037\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00038}00038\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00055}00055\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00056}00056\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMSIS\ definitions}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00057}00057\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00063}00063\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{cmsis__version_8h}{cmsis\_version.h}}"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00064}00064\ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00065}00065\ \textcolor{comment}{/*\ \ CMSIS\ CM0+\ definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00066}\mbox{\hyperlink{core__cm0plus_8h_a31329dc8c47fc34ca3cacbfd4c66a19a}{00066}}\ \textcolor{preprocessor}{\#define\ \_\_CM0PLUS\_CMSIS\_VERSION\_MAIN\ (\_\_CM\_CMSIS\_VERSION\_MAIN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00067}\mbox{\hyperlink{core__cm0plus_8h_a70604168ca42eff80802c151188a59d1}{00067}}\ \textcolor{preprocessor}{\#define\ \_\_CM0PLUS\_CMSIS\_VERSION\_SUB\ \ (\_\_CM\_CMSIS\_VERSION\_SUB)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00068}\mbox{\hyperlink{core__cm0plus_8h_afbc98e5d6904c90236f737adb89af711}{00068}}\ \textcolor{preprocessor}{\#define\ \_\_CM0PLUS\_CMSIS\_VERSION\ \ \ \ \ \ ((\_\_CM0PLUS\_CMSIS\_VERSION\_MAIN\ <<\ 16U)\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00069}00069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_CM0PLUS\_CMSIS\_VERSION\_SUB\ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00071}\mbox{\hyperlink{core__cm0plus_8h_a63ea62503c88acab19fcf3d5743009e3}{00071}}\ \textcolor{preprocessor}{\#define\ \_\_CORTEX\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00076}\mbox{\hyperlink{core__cm0plus_8h_aa167d0f532a7c2b2e3a6395db2fa0776}{00076}}\ \textcolor{preprocessor}{\#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00077}00077\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00078}00078\ \textcolor{preprocessor}{\#if\ defined\ (\ \_\_CC\_ARM\ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00079}00079\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00080}00080\ \textcolor{preprocessor}{\ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00081}00081\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00083}00083\ \textcolor{preprocessor}{\#elif\ defined\ (\_\_ARMCC\_VERSION)\ \&\&\ (\_\_ARMCC\_VERSION\ >=\ 6010050)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00084}00084\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_ARM\_FP}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00085}00085\ \textcolor{preprocessor}{\ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00086}00086\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00088}00088\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_GNUC\_\_\ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00089}00089\ \textcolor{preprocessor}{\ \ \#if\ defined\ (\_\_VFP\_FP\_\_)\ \&\&\ !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00090}00090\ \textcolor{preprocessor}{\ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00091}00091\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00092}00092\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00093}00093\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_ICCARM\_\_\ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00094}00094\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_ARMVFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00095}00095\ \textcolor{preprocessor}{\ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00096}00096\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00098}00098\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_TI\_ARM\_\_\ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00099}00099\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00100}00100\ \textcolor{preprocessor}{\ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00101}00101\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00103}00103\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_TASKING\_\_\ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00104}00104\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00105}00105\ \textcolor{preprocessor}{\ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00106}00106\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00108}00108\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_CSMC\_\_\ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00109}00109\ \textcolor{preprocessor}{\ \ \#if\ (\ \_\_CSMC\_\_\ \&\ 0x400U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00110}00110\ \textcolor{preprocessor}{\ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00111}00111\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00113}00113\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00115}00115\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ CMSIS\ compiler\ specific\ defines\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00118}00118\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00119}00119\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00120}00120\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00121}00121\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00122}00122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_CORE\_CM0PLUS\_H\_GENERIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00123}00123\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00124}00124\ \textcolor{preprocessor}{\#ifndef\ \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00126}00126\ \textcolor{preprocessor}{\#ifndef\ \_\_CORE\_CM0PLUS\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00127}\mbox{\hyperlink{core__cm0plus_8h_a699ef1e735efd9d08c9ed63d1ee8a54b}{00127}}\ \textcolor{preprocessor}{\#define\ \_\_CORE\_CM0PLUS\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00129}00129\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00130}00130\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00131}00131\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00133}00133\ \textcolor{comment}{/*\ check\ device\ defines\ and\ use\ defaults\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00134}00134\ \textcolor{preprocessor}{\#if\ defined\ \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00135}00135\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_CM0PLUS\_REV}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00136}00136\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_CM0PLUS\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_CM0PLUS\_REV\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00138}00138\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00140}00140\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_MPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_MPU\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00143}00143\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00145}00145\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_VTOR\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_VTOR\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_VTOR\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00148}00148\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00150}00150\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_NVIC\_PRIO\_BITS\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00153}00153\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00155}00155\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00156}00156\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00157}00157\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_Vendor\_SysTickConfig\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00158}00158\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00159}00159\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00161}00161\ \textcolor{comment}{/*\ IO\ definitions\ (access\ restrictions\ to\ peripheral\ registers)\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00169}00169\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00170}00170\ \textcolor{preprocessor}{\ \ \#define\ \ \ \_\_I\ \ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00171}00171\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00172}\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{00172}}\ \textcolor{preprocessor}{\ \ \#define\ \ \ \_\_I\ \ \ \ \ volatile\ const\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00173}00173\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00174}\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{00174}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_O\ \ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00175}\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{00175}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_IO\ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00177}00177\ \textcolor{comment}{/*\ following\ defines\ should\ be\ used\ for\ structure\ members\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00178}\mbox{\hyperlink{core__cm0plus_8h_a4cc1649793116d7c2d8afce7a4ffce43}{00178}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_IM\ \ \ \ \ volatile\ const\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00179}\mbox{\hyperlink{core__cm0plus_8h_a0ea2009ed8fd9ef35b48708280fdb758}{00179}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_OM\ \ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00180}\mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{00180}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_IOM\ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00186}00186\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00187}00187\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Register\ Abstraction}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00188}00188\ \textcolor{comment}{\ \ Core\ Register\ contain:}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00189}00189\ \textcolor{comment}{\ \ -\/\ Core\ Register}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00190}00190\ \textcolor{comment}{\ \ -\/\ Core\ NVIC\ Register}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00191}00191\ \textcolor{comment}{\ \ -\/\ Core\ SCB\ Register}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00192}00192\ \textcolor{comment}{\ \ -\/\ Core\ SysTick\ Register}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00193}00193\ \textcolor{comment}{\ \ -\/\ Core\ MPU\ Register}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00194}00194\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00210}00210\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00211}00211\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00212}00212\ \ \ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00213}00213\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00214}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00214}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:28;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00215}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gacd4a2b64faee91e4a9eef300667fa222}{00215}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00216}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00216}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00217}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{00217}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00218}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{00218}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00219}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gaa95b8145ade07ef1bec0d7ce4afa4346}{00219}}\ \ \ \}\ b;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00220}00220\ \ \ uint32\_t\ w;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00221}00221\ \}\ \mbox{\hyperlink{unionAPSR__Type}{APSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00223}00223\ \textcolor{comment}{/*\ APSR\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00224}\mbox{\hyperlink{group__CMSIS__CORE_gac469528d210043c7bd3f12f0e6824766}{00224}}\ \textcolor{preprocessor}{\#define\ APSR\_N\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00225}\mbox{\hyperlink{group__CMSIS__CORE_gadbc2cf55a026f661b53fadfcf822cef1}{00225}}\ \textcolor{preprocessor}{\#define\ APSR\_N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00227}\mbox{\hyperlink{group__CMSIS__CORE_ga3661286d108b1aca308d7445685eae3a}{00227}}\ \textcolor{preprocessor}{\#define\ APSR\_Z\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00228}\mbox{\hyperlink{group__CMSIS__CORE_ga1deb4d1aa72bb83d1f79329406f15711}{00228}}\ \textcolor{preprocessor}{\#define\ APSR\_Z\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_Z\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00230}\mbox{\hyperlink{group__CMSIS__CORE_ga6cf72aa6f09a168f9e5beda1a4a887b9}{00230}}\ \textcolor{preprocessor}{\#define\ APSR\_C\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00231}\mbox{\hyperlink{group__CMSIS__CORE_ga6d47803fbad455bc10bd1ce59f2f335d}{00231}}\ \textcolor{preprocessor}{\#define\ APSR\_C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00233}\mbox{\hyperlink{group__CMSIS__CORE_gac62830f67679ccd11658c4172c3e6ea7}{00233}}\ \textcolor{preprocessor}{\#define\ APSR\_V\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00234}\mbox{\hyperlink{group__CMSIS__CORE_ga33305d6701356bff6890b315fe8b5489}{00234}}\ \textcolor{preprocessor}{\#define\ APSR\_V\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_V\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00240}00240\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00241}00241\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00242}00242\ \ \ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00243}00243\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00244}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{00244}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00245}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00245}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00246}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gadb807d5f9d4daa6dc37e8294421898b0}{00246}}\ \ \ \}\ b;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00247}00247\ \ \ uint32\_t\ w;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00248}00248\ \}\ \mbox{\hyperlink{unionIPSR__Type}{IPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00249}00249\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00250}00250\ \textcolor{comment}{/*\ IPSR\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00251}\mbox{\hyperlink{group__CMSIS__CORE_ga0e34027584d02c43811ae908a5ca9adf}{00251}}\ \textcolor{preprocessor}{\#define\ IPSR\_ISR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00252}\mbox{\hyperlink{group__CMSIS__CORE_gaf013a4579a64d1f21f56ea9f1b33ab56}{00252}}\ \textcolor{preprocessor}{\#define\ IPSR\_ISR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00258}00258\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00259}00259\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00260}00260\ \ \ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00261}00261\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00262}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{00262}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00263}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00263}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:15;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00264}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{00264}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00265}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{00265}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00266}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gacd4a2b64faee91e4a9eef300667fa222}{00266}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00267}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00267}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00268}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{00268}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00269}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{00269}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00270}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gaef989cdff7bf2979c5d85106e3518a48}{00270}}\ \ \ \}\ b;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00271}00271\ \ \ uint32\_t\ w;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00272}00272\ \}\ \mbox{\hyperlink{unionxPSR__Type}{xPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00274}00274\ \textcolor{comment}{/*\ xPSR\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00275}\mbox{\hyperlink{group__CMSIS__CORE_ga031eb1b8ebcdb3d602d0b9f2ec82a7ae}{00275}}\ \textcolor{preprocessor}{\#define\ xPSR\_N\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00276}\mbox{\hyperlink{group__CMSIS__CORE_gaf600f4ff41b62cf2f3b0a59b6d2e93d6}{00276}}\ \textcolor{preprocessor}{\#define\ xPSR\_N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00278}\mbox{\hyperlink{group__CMSIS__CORE_ga5869dd608eea73c80f0567d781d2230b}{00278}}\ \textcolor{preprocessor}{\#define\ xPSR\_Z\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00279}\mbox{\hyperlink{group__CMSIS__CORE_ga907599209fba99f579778e662021c4f2}{00279}}\ \textcolor{preprocessor}{\#define\ xPSR\_Z\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_Z\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00281}\mbox{\hyperlink{group__CMSIS__CORE_ga14adb79b91f6634b351a1b57394e2db6}{00281}}\ \textcolor{preprocessor}{\#define\ xPSR\_C\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00282}\mbox{\hyperlink{group__CMSIS__CORE_ga21e2497255d380f956ca0f48d11d0775}{00282}}\ \textcolor{preprocessor}{\#define\ xPSR\_C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00284}\mbox{\hyperlink{group__CMSIS__CORE_gae0cfbb394490db402623d97e6a979e00}{00284}}\ \textcolor{preprocessor}{\#define\ xPSR\_V\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00285}\mbox{\hyperlink{group__CMSIS__CORE_gab07f94ed3b6ee695f5af719dc27995c2}{00285}}\ \textcolor{preprocessor}{\#define\ xPSR\_V\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_V\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00287}\mbox{\hyperlink{group__CMSIS__CORE_ga98d801da9a49cda944f52aeae104dd38}{00287}}\ \textcolor{preprocessor}{\#define\ xPSR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00288}\mbox{\hyperlink{group__CMSIS__CORE_ga30ae2111816e82d47636a8d4577eb6ee}{00288}}\ \textcolor{preprocessor}{\#define\ xPSR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00290}\mbox{\hyperlink{group__CMSIS__CORE_ga21bff245fb1aef9683f693d9d7bb2233}{00290}}\ \textcolor{preprocessor}{\#define\ xPSR\_ISR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00291}\mbox{\hyperlink{group__CMSIS__CORE_gadf8eed87e0081dfe1ef1c78a0ea91afd}{00291}}\ \textcolor{preprocessor}{\#define\ xPSR\_ISR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00297}00297\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00298}00298\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00299}00299\ \ \ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00300}00300\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00301}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga2a6e513e8a6bf4e58db169e312172332}{00301}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00302}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gae185aac93686ffc78e998a9daf41415b}{00302}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00303}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{00303}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:30;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00304}\mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gae9e088292d1905b9b7019cdfb364061b}{00304}}\ \ \ \}\ b;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00305}00305\ \ \ uint32\_t\ w;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00306}00306\ \}\ \mbox{\hyperlink{unionCONTROL__Type}{CONTROL\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00307}00307\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00308}00308\ \textcolor{comment}{/*\ CONTROL\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00309}\mbox{\hyperlink{group__CMSIS__CORE_ga07eafc53e609895342c6a530e9d01310}{00309}}\ \textcolor{preprocessor}{\#define\ CONTROL\_SPSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00310}\mbox{\hyperlink{group__CMSIS__CORE_ga70b29840969b06909da21369b0b05b53}{00310}}\ \textcolor{preprocessor}{\#define\ CONTROL\_SPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ CONTROL\_SPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00312}\mbox{\hyperlink{group__CMSIS__CORE_ga51b95bc03ec0d815b459bde0b14a5908}{00312}}\ \textcolor{preprocessor}{\#define\ CONTROL\_nPRIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00313}\mbox{\hyperlink{group__CMSIS__CORE_gaef3b20d77acb213338f89ce5e7bc36b0}{00313}}\ \textcolor{preprocessor}{\#define\ CONTROL\_nPRIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00328}00328\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00329}00329\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00330}00330\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ ISER[1U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00331}00331\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[31U];}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00332}00332\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ ICER[1U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00333}00333\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[31U];}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00334}00334\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ ISPR[1U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00335}00335\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[31U];}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00336}00336\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ ICPR[1U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00337}00337\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[31U];}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00338}00338\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[64U];}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00339}00339\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ IP[8U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00340}00340\ \}\ \ \mbox{\hyperlink{structNVIC__Type}{NVIC\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00341}00341\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00355}00355\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00356}00356\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00357}00357\ \ \ \mbox{\hyperlink{core__cm0plus_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}\ \ uint32\_t\ CPUID;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00358}00358\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ ICSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00359}00359\ \textcolor{preprocessor}{\#if\ defined\ (\_\_VTOR\_PRESENT)\ \&\&\ (\_\_VTOR\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00360}00360\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ VTOR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00361}00361\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00362}00362\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00363}00363\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00364}00364\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ AIRCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00365}00365\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ SCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00366}00366\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ CCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00367}00367\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED1;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00368}00368\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ SHP[2U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00369}00369\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ SHCSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00370}00370\ \}\ \mbox{\hyperlink{structSCB__Type}{SCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00371}00371\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00372}00372\ \textcolor{comment}{/*\ SCB\ CPUID\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00373}\mbox{\hyperlink{group__CMSIS__CORE_ga58686b88f94f789d4e6f429fe1ff58cf}{00373}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_IMPLEMENTER\_Pos\ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00374}\mbox{\hyperlink{group__CMSIS__CORE_ga0932b31faafd47656a03ced75a31d99b}{00374}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_IMPLEMENTER\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SCB\_CPUID\_IMPLEMENTER\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00376}\mbox{\hyperlink{group__CMSIS__CORE_ga104462bd0815391b4044a70bd15d3a71}{00376}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_VARIANT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00377}\mbox{\hyperlink{group__CMSIS__CORE_gad358dfbd04300afc1824329d128b99e8}{00377}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_VARIANT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_CPUID\_VARIANT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00379}\mbox{\hyperlink{group__CMSIS__CORE_gaf8b3236b08fb8e840efb682645fb0e98}{00379}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_ARCHITECTURE\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00380}\mbox{\hyperlink{group__CMSIS__CORE_gafae4a1f27a927338ae9dc51a0e146213}{00380}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_ARCHITECTURE\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_CPUID\_ARCHITECTURE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00382}\mbox{\hyperlink{group__CMSIS__CORE_ga705f68eaa9afb042ca2407dc4e4629ac}{00382}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_PARTNO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00383}\mbox{\hyperlink{group__CMSIS__CORE_ga98e581423ca016680c238c469aba546d}{00383}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_PARTNO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ SCB\_CPUID\_PARTNO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00385}\mbox{\hyperlink{group__CMSIS__CORE_ga3c3d9071e574de11fb27ba57034838b1}{00385}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_REVISION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00386}\mbox{\hyperlink{group__CMSIS__CORE_ga2ec0448b6483f77e7f5d08b4b81d85df}{00386}}\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_REVISION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00388}00388\ \textcolor{comment}{/*\ SCB\ Interrupt\ Control\ State\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00389}\mbox{\hyperlink{group__CMSIS__CORE_ga750d4b52624a46d71356db4ea769573b}{00389}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_NMIPENDSET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00390}\mbox{\hyperlink{group__CMSIS__CORE_ga340e3f79e9c3607dee9f2c048b6b22e8}{00390}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_NMIPENDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_NMIPENDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00392}\mbox{\hyperlink{group__CMSIS__CORE_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{00392}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSVSET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00393}\mbox{\hyperlink{group__CMSIS__CORE_ga1e40d93efb402763c8c00ddcc56724ff}{00393}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSVSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDSVSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00395}\mbox{\hyperlink{group__CMSIS__CORE_gae218d9022288f89faf57187c4d542ecd}{00395}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSVCLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00396}\mbox{\hyperlink{group__CMSIS__CORE_ga4a901ace381d3c1c74ac82b22fae2e1e}{00396}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSVCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDSVCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00398}\mbox{\hyperlink{group__CMSIS__CORE_ga9dbb3358c6167c9c3f85661b90fb2794}{00398}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSTSET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00399}\mbox{\hyperlink{group__CMSIS__CORE_ga7325b61ea0ec323ef2d5c893b112e546}{00399}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSTSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDSTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00401}\mbox{\hyperlink{group__CMSIS__CORE_gadbe25e4b333ece1341beb1a740168fdc}{00401}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSTCLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00402}\mbox{\hyperlink{group__CMSIS__CORE_gab241827d2a793269d8cd99b9b28c2157}{00402}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSTCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDSTCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00404}\mbox{\hyperlink{group__CMSIS__CORE_ga11cb5b1f9ce167b81f31787a77e575df}{00404}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_ISRPREEMPT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00405}\mbox{\hyperlink{group__CMSIS__CORE_gaa966600396290808d596fe96e92ca2b5}{00405}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_ISRPREEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_ISRPREEMPT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00407}\mbox{\hyperlink{group__CMSIS__CORE_ga10749d92b9b744094b845c2eb46d4319}{00407}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_ISRPENDING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00408}\mbox{\hyperlink{group__CMSIS__CORE_ga056d74fd538e5d36d3be1f28d399c877}{00408}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_ISRPENDING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_ISRPENDING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00410}\mbox{\hyperlink{group__CMSIS__CORE_gada60c92bf88d6fd21a8f49efa4a127b8}{00410}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_VECTPENDING\_Pos\ \ \ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00411}\mbox{\hyperlink{group__CMSIS__CORE_gacb6992e7c7ddc27a370f62878a21ef72}{00411}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_VECTPENDING\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ SCB\_ICSR\_VECTPENDING\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00413}\mbox{\hyperlink{group__CMSIS__CORE_gae4f602c7c5c895d5fb687b71b0979fc3}{00413}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_VECTACTIVE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00414}\mbox{\hyperlink{group__CMSIS__CORE_ga5533791a4ecf1b9301c883047b3e8396}{00414}}\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_VECTACTIVE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00416}00416\ \textcolor{preprocessor}{\#if\ defined\ (\_\_VTOR\_PRESENT)\ \&\&\ (\_\_VTOR\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00417}00417\ \textcolor{comment}{/*\ SCB\ Interrupt\ Control\ State\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00418}00418\ \textcolor{preprocessor}{\#define\ SCB\_VTOR\_TBLOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00419}00419\ \textcolor{preprocessor}{\#define\ SCB\_VTOR\_TBLOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ <<\ SCB\_VTOR\_TBLOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00420}00420\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00421}00421\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00422}00422\ \textcolor{comment}{/*\ SCB\ Application\ Interrupt\ and\ Reset\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00423}\mbox{\hyperlink{group__CMSIS__CORE_gaaa27c0ba600bf82c3da08c748845b640}{00423}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTKEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00424}\mbox{\hyperlink{group__CMSIS__CORE_ga90c7cf0c490e7ae55f9503a7fda1dd22}{00424}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTKEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SCB\_AIRCR\_VECTKEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00426}\mbox{\hyperlink{group__CMSIS__CORE_gaec404750ff5ca07f499a3c06b62051ef}{00426}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTKEYSTAT\_Pos\ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00427}\mbox{\hyperlink{group__CMSIS__CORE_gabacedaefeefc73d666bbe59ece904493}{00427}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTKEYSTAT\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SCB\_AIRCR\_VECTKEYSTAT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00429}\mbox{\hyperlink{group__CMSIS__CORE_gad31dec98fbc0d33ace63cb1f1a927923}{00429}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_ENDIANESS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00430}\mbox{\hyperlink{group__CMSIS__CORE_ga2f571f93d3d4a6eac9a3040756d3d951}{00430}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_ENDIANESS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_ENDIANESS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00432}\mbox{\hyperlink{group__CMSIS__CORE_gaffb2737eca1eac0fc1c282a76a40953c}{00432}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_SYSRESETREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00433}\mbox{\hyperlink{group__CMSIS__CORE_gaae1181119559a5bd36e62afa373fa720}{00433}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_SYSRESETREQ\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_SYSRESETREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00435}\mbox{\hyperlink{group__CMSIS__CORE_gaa30a12e892bb696e61626d71359a9029}{00435}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTCLRACTIVE\_Pos\ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00436}\mbox{\hyperlink{group__CMSIS__CORE_ga212c5ab1c1c82c807d30d2307aa8d218}{00436}}\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTCLRACTIVE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_VECTCLRACTIVE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00438}00438\ \textcolor{comment}{/*\ SCB\ System\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00439}\mbox{\hyperlink{group__CMSIS__CORE_ga3bddcec40aeaf3d3a998446100fa0e44}{00439}}\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SEVONPEND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00440}\mbox{\hyperlink{group__CMSIS__CORE_gafb98656644a14342e467505f69a997c9}{00440}}\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SEVONPEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SCR\_SEVONPEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00442}\mbox{\hyperlink{group__CMSIS__CORE_gab304f6258ec03bd9a6e7a360515c3cfe}{00442}}\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPDEEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00443}\mbox{\hyperlink{group__CMSIS__CORE_ga77c06a69c63f4b3f6ec1032e911e18e7}{00443}}\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPDEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SCR\_SLEEPDEEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00445}\mbox{\hyperlink{group__CMSIS__CORE_ga3680a15114d7fdc1e25043b881308fe9}{00445}}\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPONEXIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00446}\mbox{\hyperlink{group__CMSIS__CORE_ga50a243e317b9a70781b02758d45b05ee}{00446}}\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPONEXIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SCR\_SLEEPONEXIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00448}00448\ \textcolor{comment}{/*\ SCB\ Configuration\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00449}\mbox{\hyperlink{group__CMSIS__CORE_gac2d20a250960a432cc74da59d20e2f86}{00449}}\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_STKALIGN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00450}\mbox{\hyperlink{group__CMSIS__CORE_ga33cf22d3d46af158a03aad25ddea1bcb}{00450}}\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_STKALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_STKALIGN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00452}\mbox{\hyperlink{group__CMSIS__CORE_gac4e4928b864ea10fc24dbbc57d976229}{00452}}\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_UNALIGN\_TRP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00453}\mbox{\hyperlink{group__CMSIS__CORE_ga68c96ad594af70c007923979085c99e0}{00453}}\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_UNALIGN\_TRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_UNALIGN\_TRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00455}00455\ \textcolor{comment}{/*\ SCB\ System\ Handler\ Control\ and\ State\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00456}\mbox{\hyperlink{group__CMSIS__CORE_ga2f93ec9b243f94cdd3e94b8f0bf43641}{00456}}\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SVCALLPENDED\_Pos\ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00457}\mbox{\hyperlink{group__CMSIS__CORE_ga6095a7acfbad66f52822b1392be88652}{00457}}\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SVCALLPENDED\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_SVCALLPENDED\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00472}00472\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00473}00473\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00474}00474\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00475}00475\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ LOAD;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00476}00476\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ VAL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00477}00477\ \ \ \mbox{\hyperlink{core__cm0plus_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}\ \ uint32\_t\ CALIB;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00478}00478\ \}\ \mbox{\hyperlink{structSysTick__Type}{SysTick\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00479}00479\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00480}00480\ \textcolor{comment}{/*\ SysTick\ Control\ /\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00481}\mbox{\hyperlink{group__CMSIS__CORE_gadbb65d4a815759649db41df216ed4d60}{00481}}\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_COUNTFLAG\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00482}\mbox{\hyperlink{group__CMSIS__CORE_ga1bf3033ecccf200f59baefe15dbb367c}{00482}}\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_COUNTFLAG\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CTRL\_COUNTFLAG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00484}\mbox{\hyperlink{group__CMSIS__CORE_ga24fbc69a5f0b78d67fda2300257baff1}{00484}}\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_CLKSOURCE\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00485}\mbox{\hyperlink{group__CMSIS__CORE_gaa41d06039797423a46596bd313d57373}{00485}}\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_CLKSOURCE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CTRL\_CLKSOURCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00487}\mbox{\hyperlink{group__CMSIS__CORE_ga88f45bbb89ce8df3cd2b2613c7b48214}{00487}}\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_TICKINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00488}\mbox{\hyperlink{group__CMSIS__CORE_ga95bb984266ca764024836a870238a027}{00488}}\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_TICKINT\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CTRL\_TICKINT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00490}\mbox{\hyperlink{group__CMSIS__CORE_ga0b48cc1e36d92a92e4bf632890314810}{00490}}\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00491}\mbox{\hyperlink{group__CMSIS__CORE_ga16c9fee0ed0235524bdeb38af328fd1f}{00491}}\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00493}00493\ \textcolor{comment}{/*\ SysTick\ Reload\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00494}\mbox{\hyperlink{group__CMSIS__CORE_gaf44d10df359dc5bf5752b0894ae3bad2}{00494}}\ \textcolor{preprocessor}{\#define\ SysTick\_LOAD\_RELOAD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00495}\mbox{\hyperlink{group__CMSIS__CORE_ga265912a7962f0e1abd170336e579b1b1}{00495}}\ \textcolor{preprocessor}{\#define\ SysTick\_LOAD\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ }\textcolor{comment}{/*<<\ SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00497}00497\ \textcolor{comment}{/*\ SysTick\ Current\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00498}\mbox{\hyperlink{group__CMSIS__CORE_ga3208104c3b019b5de35ae8c21d5c34dd}{00498}}\ \textcolor{preprocessor}{\#define\ SysTick\_VAL\_CURRENT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00499}\mbox{\hyperlink{group__CMSIS__CORE_gafc77b56d568930b49a2474debc75ab45}{00499}}\ \textcolor{preprocessor}{\#define\ SysTick\_VAL\_CURRENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ }\textcolor{comment}{/*<<\ SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00501}00501\ \textcolor{comment}{/*\ SysTick\ Calibration\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00502}\mbox{\hyperlink{group__CMSIS__CORE_ga534dbe414e7a46a6ce4c1eca1fbff409}{00502}}\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_NOREF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00503}\mbox{\hyperlink{group__CMSIS__CORE_ga3af0d891fdd99bcc8d8912d37830edb6}{00503}}\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_NOREF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CALIB\_NOREF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00505}\mbox{\hyperlink{group__CMSIS__CORE_gadd0c9cd6641b9f6a0c618e7982954860}{00505}}\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_SKEW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00506}\mbox{\hyperlink{group__CMSIS__CORE_ga8a6a85a87334776f33d77fd147587431}{00506}}\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_SKEW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CALIB\_SKEW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00508}\mbox{\hyperlink{group__CMSIS__CORE_gacae558f6e75a0bed5d826f606d8e695e}{00508}}\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_TENMS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00509}\mbox{\hyperlink{group__CMSIS__CORE_gaf1e68865c5aece2ad58971225bd3e95e}{00509}}\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_TENMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ }\textcolor{comment}{/*<<\ SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00513}00513\ \textcolor{preprocessor}{\#if\ defined\ (\_\_MPU\_PRESENT)\ \&\&\ (\_\_MPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00524}00524\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00525}00525\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00526}00526\ \ \ \mbox{\hyperlink{core__cm0plus_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}\ \ uint32\_t\ TYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00527}00527\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00528}00528\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ RNR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00529}00529\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ RBAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00530}00530\ \ \ \mbox{\hyperlink{core__cm0plus_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}}\ uint32\_t\ RASR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00531}00531\ \}\ MPU\_Type;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00532}00532\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00533}00533\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_RALIASES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00534}00534\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00535}00535\ \textcolor{comment}{/*\ MPU\ Type\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00536}00536\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_IREGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00537}00537\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_IREGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_TYPE\_IREGION\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00539}00539\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_DREGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00540}00540\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_DREGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_TYPE\_DREGION\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00542}00542\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_SEPARATE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00543}00543\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_SEPARATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00545}00545\ \textcolor{comment}{/*\ MPU\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00546}00546\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_PRIVDEFENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00547}00547\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_PRIVDEFENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_CTRL\_PRIVDEFENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00549}00549\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_HFNMIENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00550}00550\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_HFNMIENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_CTRL\_HFNMIENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00552}00552\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00553}00553\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00555}00555\ \textcolor{comment}{/*\ MPU\ Region\ Number\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ MPU\_RNR\_REGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ MPU\_RNR\_REGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00559}00559\ \textcolor{comment}{/*\ MPU\ Region\ Base\ Address\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00560}00560\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00561}00561\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ <<\ MPU\_RBAR\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00563}00563\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_VALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00564}00564\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_VALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_RBAR\_VALID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00566}00566\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_REGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00567}00567\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_REGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ MPU\_RBAR\_REGION\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00569}00569\ \textcolor{comment}{/*\ MPU\ Region\ Attribute\ and\ Size\ Register\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00570}00570\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_ATTRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00571}00571\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_ATTRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ MPU\_RASR\_ATTRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00573}00573\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_XN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_XN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_RASR\_XN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00576}00576\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_AP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00577}00577\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_AP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ MPU\_RASR\_AP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00579}00579\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_TEX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00580}00580\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_TEX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ MPU\_RASR\_TEX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00582}00582\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_S\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00583}00583\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_RASR\_S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_C\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_RASR\_C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_B\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00589}00589\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_B\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_RASR\_B\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00591}00591\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_SRD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00592}00592\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_SRD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_RASR\_SRD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00594}00594\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_SIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00595}00595\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_SIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ MPU\_RASR\_SIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00597}00597\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00598}00598\ \textcolor{preprocessor}{\#define\ MPU\_RASR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ MPU\_RASR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00601}00601\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00602}00602\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00603}00603\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00627}\mbox{\hyperlink{group__CMSIS__CORE_ga286e3b913dbd236c7f48ea70c8821f4e}{00627}}\ \textcolor{preprocessor}{\#define\ \_VAL2FLD(field,\ value)\ \ \ \ (((uint32\_t)(value)\ <<\ field\ \#\#\ \_Pos)\ \&\ field\ \#\#\ \_Msk)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00628}00628\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00635}\mbox{\hyperlink{group__CMSIS__CORE_ga139b6e261c981f014f386927ca4a8444}{00635}}\ \textcolor{preprocessor}{\#define\ \_FLD2VAL(field,\ value)\ \ \ \ (((uint32\_t)(value)\ \&\ field\ \#\#\ \_Msk)\ >>\ field\ \#\#\ \_Pos)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00636}00636\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00647}00647\ \textcolor{comment}{/*\ Memory\ mapping\ of\ Core\ Hardware\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00648}\mbox{\hyperlink{group__CMSIS__CORE_ga3c14ed93192c8d9143322bbf77ebf770}{00648}}\ \textcolor{preprocessor}{\#define\ SCS\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xE000E000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00649}\mbox{\hyperlink{group__CMSIS__CORE_ga58effaac0b93006b756d33209e814646}{00649}}\ \textcolor{preprocessor}{\#define\ SysTick\_BASE\ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0010UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00650}\mbox{\hyperlink{group__CMSIS__CORE_gaa0288691785a5f868238e0468b39523d}{00650}}\ \textcolor{preprocessor}{\#define\ NVIC\_BASE\ \ \ \ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0100UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00651}\mbox{\hyperlink{group__CMSIS__CORE_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{00651}}\ \textcolor{preprocessor}{\#define\ SCB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0D00UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00653}\mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{00653}}\ \textcolor{preprocessor}{\#define\ SCB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SCB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ SCB\_BASE\ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00654}\mbox{\hyperlink{group__CMSIS__CORE_gacd96c53beeaff8f603fcda425eb295de}{00654}}\ \textcolor{preprocessor}{\#define\ SysTick\ \ \ \ \ \ \ \ \ \ \ \ \ ((SysTick\_Type\ \ \ *)\ \ \ \ \ SysTick\_BASE\ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00655}\mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{00655}}\ \textcolor{preprocessor}{\#define\ NVIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NVIC\_Type\ \ \ \ \ \ *)\ \ \ \ \ NVIC\_BASE\ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00657}00657\ \textcolor{preprocessor}{\#if\ defined\ (\_\_MPU\_PRESENT)\ \&\&\ (\_\_MPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00658}00658\ \textcolor{preprocessor}{\ \ \#define\ MPU\_BASE\ \ \ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0D90UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00659}00659\ \textcolor{preprocessor}{\ \ \#define\ MPU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MPU\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ MPU\_BASE\ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00660}00660\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00661}00661\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00666}00666\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00667}00667\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Hardware\ Abstraction\ Layer}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00668}00668\ \textcolor{comment}{\ \ Core\ Function\ Interface\ contains:}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00669}00669\ \textcolor{comment}{\ \ -\/\ Core\ NVIC\ Functions}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00670}00670\ \textcolor{comment}{\ \ -\/\ Core\ SysTick\ Functions}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00671}00671\ \textcolor{comment}{\ \ -\/\ Core\ Register\ Access\ Functions}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00672}00672\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00679}00679\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ \ NVIC\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00687}00687\ \textcolor{preprocessor}{\#ifdef\ CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00688}00688\ \textcolor{preprocessor}{\ \ \#ifndef\ CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00689}00689\ \textcolor{preprocessor}{\ \ \ \ \#define\ CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE\ "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00690}00690\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00691}00691\ \textcolor{preprocessor}{\ \ \#include\ CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00692}00692\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00693}\mbox{\hyperlink{group__CMSIS__CORE_ga0e798d5aec68cdd8263db86a76df788f}{00693}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SetPriorityGrouping\ \ \ \ \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00694}\mbox{\hyperlink{group__CMSIS__CORE_ga4eeb9214f2264fc23c34ad5de2d3fa11}{00694}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetPriorityGrouping\ \ \ \ \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00695}\mbox{\hyperlink{group__CMSIS__CORE_ga57b3064413dbc7459d9646020fdd8bef}{00695}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_EnableIRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00696}\mbox{\hyperlink{group__CMSIS__CORE_ga857de13232ec65dd15087eaa15bc4a69}{00696}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetEnableIRQ\ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00697}\mbox{\hyperlink{group__CMSIS__CORE_ga73b4e251f59cab4e9a5e234aac02ae57}{00697}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_DisableIRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00698}\mbox{\hyperlink{group__CMSIS__CORE_gac608957a239466e9e0cbc30aa64feb3b}{00698}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetPendingIRQ\ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00699}\mbox{\hyperlink{group__CMSIS__CORE_ga2b47e2e52cf5c48a5c3348636434b3ac}{00699}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SetPendingIRQ\ \ \ \ \ \ \ \ \ \ \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00700}\mbox{\hyperlink{group__CMSIS__CORE_ga590cf113000a079b1f0ea3dcd5b5316c}{00700}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_ClearPendingIRQ\ \ \ \ \ \ \ \ \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00701}00701\ \textcolor{comment}{/*\#define\ NVIC\_GetActive\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetActive\ \ \ \ \ \ \ \ \ \ \ \ \ not\ available\ for\ Cortex-\/M0+\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00702}\mbox{\hyperlink{group__CMSIS__CORE_gae0e9d0e2f7b6133828c71b57d4941c35}{00702}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SetPriority\ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_SetPriority}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00703}\mbox{\hyperlink{group__CMSIS__CORE_gaf59b9d0a791d2157abb319753953eceb}{00703}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetPriority\ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetPriority}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00704}\mbox{\hyperlink{group__CMSIS__CORE_ga6aa0367d3642575610476bf0366f0c48}{00704}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SystemReset\ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_SystemReset}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00705}00705\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CMSIS\_NVIC\_VIRTUAL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00706}00706\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00707}00707\ \textcolor{preprocessor}{\#ifdef\ CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00708}00708\ \textcolor{preprocessor}{\ \ \#ifndef\ CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00709}00709\ \textcolor{preprocessor}{\ \ \ \ \#define\ CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE\ "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00710}00710\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00711}00711\ \textcolor{preprocessor}{\ \ \#include\ CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00712}00712\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00713}\mbox{\hyperlink{group__CMSIS__CORE_ga804af63bb4c4c317387897431814775d}{00713}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SetVector\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_SetVector}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00714}\mbox{\hyperlink{group__CMSIS__CORE_ga955eb1c33a3dcc62af11a8385e8c0fc8}{00714}}\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetVector\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetVector}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00715}00715\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ (CMSIS\_VECTAB\_VIRTUAL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00716}00716\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00717}\mbox{\hyperlink{group__CMSIS__CORE_ga8045d905a5ca57437d8e6f71ffcb6df5}{00717}}\ \textcolor{preprocessor}{\#define\ NVIC\_USER\_IRQ\_OFFSET\ \ \ \ \ \ \ \ \ \ 16}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00718}00718\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00719}00719\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00720}00720\ \textcolor{comment}{/*\ The\ following\ EXC\_RETURN\ values\ are\ saved\ the\ LR\ on\ exception\ entry\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00721}\mbox{\hyperlink{group__CMSIS__CORE_gaa6fa2b10f756385433e08522d9e4632f}{00721}}\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_HANDLER\ \ \ \ \ \ \ \ \ (0xFFFFFFF1UL)\ \ \ \ \ }\textcolor{comment}{/*\ return\ to\ Handler\ mode,\ uses\ MSP\ after\ return\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00722}\mbox{\hyperlink{group__CMSIS__CORE_gaea4703101b5e679f695e231f7ee72331}{00722}}\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_THREAD\_MSP\ \ \ \ \ \ (0xFFFFFFF9UL)\ \ \ \ \ }\textcolor{comment}{/*\ return\ to\ Thread\ mode,\ uses\ MSP\ after\ return\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00723}\mbox{\hyperlink{group__CMSIS__CORE_ga9998daf0fbdf31dbc8f81cd604b58175}{00723}}\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_THREAD\_PSP\ \ \ \ \ \ (0xFFFFFFFDUL)\ \ \ \ \ }\textcolor{comment}{/*\ return\ to\ Thread\ mode,\ uses\ PSP\ after\ return\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00724}00724\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00725}00725\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00726}00726\ \textcolor{comment}{/*\ Interrupt\ Priorities\ are\ WORD\ accessible\ only\ under\ Armv6-\/M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00727}00727\ \textcolor{comment}{/*\ The\ following\ MACROS\ handle\ generation\ of\ the\ register\ offset\ and\ byte\ masks\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00728}\mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga53c75b28823441c6153269f0ecbed878}{00728}}\ \textcolor{preprocessor}{\#define\ \_BIT\_SHIFT(IRQn)\ \ \ \ \ \ \ \ \ (\ \ ((((uint32\_t)(int32\_t)(IRQn))\ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \&\ \ 0x03UL)\ *\ 8UL)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00729}\mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gaee4f7eb5d7e770ad51489dbceabb1755}{00729}}\ \textcolor{preprocessor}{\#define\ \_SHP\_IDX(IRQn)\ \ \ \ \ \ \ \ \ \ \ (\ (((((uint32\_t)(int32\_t)(IRQn))\ \&\ 0x0FUL)-\/8UL)\ >>\ \ \ \ 2UL)\ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00730}\mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga370ec4b1751a6a889d849747df3763a9}{00730}}\ \textcolor{preprocessor}{\#define\ \_IP\_IDX(IRQn)\ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ (((uint32\_t)(int32\_t)(IRQn))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ \ \ \ 2UL)\ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00731}00731\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00732}\mbox{\hyperlink{group__CMSIS__CoreDebug_ga6834dd8c9c59394f1b544b57665293a4}{00732}}\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_SetPriorityGrouping(X)\ (void)(X)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00733}\mbox{\hyperlink{group__CMSIS__CoreDebug_gab2072fe50f6d7cd208f6768919f59fae}{00733}}\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_GetPriorityGrouping()\ \ (0U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00734}00734\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00741}00741\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00742}00742\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00743}00743\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00744}00744\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00745}00745\ \ \ \ \ \mbox{\hyperlink{cmsis__armcc_8h_a6516fb12ab0dd45c734f8cef7d921af6}{\_\_COMPILER\_BARRIER}}();}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00746}00746\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00747}00747\ \ \ \ \ \mbox{\hyperlink{cmsis__armcc_8h_a6516fb12ab0dd45c734f8cef7d921af6}{\_\_COMPILER\_BARRIER}}();}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00748}00748\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00749}00749\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00750}00750\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00751}00751\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00760}00760\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00761}00761\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00762}00762\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00763}00763\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00764}00764\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00765}00765\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00766}00766\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00767}00767\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00768}00768\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00769}00769\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00770}00770\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00771}00771\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00772}00772\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00779}00779\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00780}00780\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00781}00781\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00782}00782\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00783}00783\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[0U]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00784}00784\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__Core__InstructionInterface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00785}00785\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__Core__InstructionInterface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00786}00786\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00787}00787\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00788}00788\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00789}00789\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00798}00798\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00799}00799\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00800}00800\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00801}00801\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00802}00802\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00803}00803\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00804}00804\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00805}00805\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00806}00806\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00807}00807\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00808}00808\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00809}00809\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00810}00810\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00817}00817\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00818}00818\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00819}00819\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00820}00820\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00821}00821\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00822}00822\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00823}00823\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00824}00824\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00825}00825\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00832}00832\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00833}00833\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00834}00834\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00835}00835\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00836}00836\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[0U]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00837}00837\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00838}00838\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00839}00839\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00840}00840\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00850}00850\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ priority)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00851}00851\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00852}00852\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00853}00853\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00854}00854\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]\ \ =\ ((uint32\_t)(\mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]\ \ \&\ \string~(0xFFUL\ <<\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)))\ |}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00855}00855\ \ \ \ \ \ \ \ (((priority\ <<\ (8U\ -\/\ \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ \&\ (uint32\_t)0xFFUL)\ <<\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00856}00856\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00857}00857\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00858}00858\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00859}00859\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)]\ =\ ((uint32\_t)(\mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)]\ \&\ \string~(0xFFUL\ <<\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)))\ |}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00860}00860\ \ \ \ \ \ \ \ (((priority\ <<\ (8U\ -\/\ \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ \&\ (uint32\_t)0xFFUL)\ <<\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00861}00861\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00862}00862\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00863}00863\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00864}00864\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00874}00874\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00875}00875\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00876}00876\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00877}00877\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00878}00878\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00879}00879\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group__CMSIS__CORE_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]\ >>\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)\ )\ \&\ (uint32\_t)0xFFUL)\ >>\ (8U\ -\/\ \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00880}00880\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00881}00881\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00882}00882\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00883}00883\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)]\ >>\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)\ )\ \&\ (uint32\_t)0xFFUL)\ >>\ (8U\ -\/\ \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00884}00884\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00885}00885\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00886}00886\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00887}00887\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00899}00899\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}}\ (uint32\_t\ PriorityGroup,\ uint32\_t\ PreemptPriority,\ uint32\_t\ SubPriority)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00900}00900\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00901}00901\ \ \ uint32\_t\ PriorityGroupTmp\ =\ (PriorityGroup\ \&\ (uint32\_t)0x07UL);\ \ \ \textcolor{comment}{/*\ only\ values\ 0..7\ are\ used\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00902}00902\ \ \ uint32\_t\ PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00903}00903\ \ \ uint32\_t\ SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00904}00904\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00905}00905\ \ \ PreemptPriorityBits\ =\ ((7UL\ -\/\ PriorityGroupTmp)\ >\ (uint32\_t)(\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ ?\ (uint32\_t)(\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})\ :\ (uint32\_t)(7UL\ -\/\ PriorityGroupTmp);}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00906}00906\ \ \ SubPriorityBits\ \ \ \ \ =\ ((PriorityGroupTmp\ +\ (uint32\_t)(\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ <\ (uint32\_t)7UL)\ ?\ (uint32\_t)0UL\ :\ (uint32\_t)((PriorityGroupTmp\ -\/\ 7UL)\ +\ (uint32\_t)(\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00907}00907\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00908}00908\ \ \ \textcolor{keywordflow}{return}\ (}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00909}00909\ \ \ \ \ \ \ \ \ \ \ \ ((PreemptPriority\ \&\ (uint32\_t)((1UL\ <<\ (PreemptPriorityBits))\ -\/\ 1UL))\ <<\ SubPriorityBits)\ |}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00910}00910\ \ \ \ \ \ \ \ \ \ \ \ ((SubPriority\ \ \ \ \ \&\ (uint32\_t)((1UL\ <<\ (SubPriorityBits\ \ \ \ ))\ -\/\ 1UL)))}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00911}00911\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00912}00912\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00913}00913\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00914}00914\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00926}00926\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}}\ (uint32\_t\ Priority,\ uint32\_t\ PriorityGroup,\ uint32\_t*\ \textcolor{keyword}{const}\ pPreemptPriority,\ uint32\_t*\ \textcolor{keyword}{const}\ pSubPriority)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00927}00927\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00928}00928\ \ \ uint32\_t\ PriorityGroupTmp\ =\ (PriorityGroup\ \&\ (uint32\_t)0x07UL);\ \ \ \textcolor{comment}{/*\ only\ values\ 0..7\ are\ used\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00929}00929\ \ \ uint32\_t\ PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00930}00930\ \ \ uint32\_t\ SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00931}00931\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00932}00932\ \ \ PreemptPriorityBits\ =\ ((7UL\ -\/\ PriorityGroupTmp)\ >\ (uint32\_t)(\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ ?\ (uint32\_t)(\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})\ :\ (uint32\_t)(7UL\ -\/\ PriorityGroupTmp);}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00933}00933\ \ \ SubPriorityBits\ \ \ \ \ =\ ((PriorityGroupTmp\ +\ (uint32\_t)(\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ <\ (uint32\_t)7UL)\ ?\ (uint32\_t)0UL\ :\ (uint32\_t)((PriorityGroupTmp\ -\/\ 7UL)\ +\ (uint32\_t)(\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00934}00934\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00935}00935\ \ \ *pPreemptPriority\ =\ (Priority\ >>\ SubPriorityBits)\ \&\ (uint32\_t)((1UL\ <<\ (PreemptPriorityBits))\ -\/\ 1UL);}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00936}00936\ \ \ *pSubPriority\ \ \ \ \ =\ (Priority\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \&\ (uint32\_t)((1UL\ <<\ (SubPriorityBits\ \ \ \ ))\ -\/\ 1UL);}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00937}00937\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00938}00938\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00939}00939\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00950}00950\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ vector)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00951}00951\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00952}00952\ \textcolor{preprocessor}{\#if\ defined\ (\_\_VTOR\_PRESENT)\ \&\&\ (\_\_VTOR\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00953}00953\ \ \ uint32\_t\ vectors\ =\ \mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00954}00954\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00955}00955\ \ \ uint32\_t\ vectors\ =\ 0x0U;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00956}00956\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00957}00957\ \ \ (*\ (\textcolor{keywordtype}{int}\ *)\ (vectors\ +\ ((int32\_t)IRQn\ +\ \mbox{\hyperlink{group__CMSIS__CORE_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}})\ *\ 4))\ =\ vector;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00958}00958\ \ \ \textcolor{comment}{/*\ ARM\ Application\ Note\ 321\ states\ that\ the\ M0+\ does\ not\ require\ the\ architectural\ barrier\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00959}00959\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00960}00960\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00961}00961\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00970}00970\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00971}00971\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00972}00972\ \textcolor{preprocessor}{\#if\ defined\ (\_\_VTOR\_PRESENT)\ \&\&\ (\_\_VTOR\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00973}00973\ \ \ uint32\_t\ vectors\ =\ \mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00974}00974\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00975}00975\ \ \ uint32\_t\ vectors\ =\ 0x0U;}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00976}00976\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00977}00977\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(*\ (\textcolor{keywordtype}{int}\ *)\ (vectors\ +\ ((int32\_t)IRQn\ +\ \mbox{\hyperlink{group__CMSIS__CORE_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}})\ *\ 4));}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00978}00978\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00979}00979\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00980}00980\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00985}00985\ \mbox{\hyperlink{cmsis__armcc_8h_a153a4a31b276a9758959580538720a51}{\_\_NO\_RETURN}}\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00986}00986\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00987}00987\ \ \ \mbox{\hyperlink{group__CMSIS__Core__InstructionInterface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Ensure\ all\ outstanding\ memory\ accesses\ included}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00988}00988\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ buffered\ write\ are\ completed\ before\ reset\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00989}00989\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR\ \ =\ ((0x5FAUL\ <<\ \mbox{\hyperlink{group__CMSIS__CORE_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00990}00990\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00991}00991\ \ \ \mbox{\hyperlink{group__CMSIS__Core__InstructionInterface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Ensure\ completion\ of\ memory\ access\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00992}00992\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00993}00993\ \ \ \textcolor{keywordflow}{for}(;;)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ wait\ until\ reset\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00994}00994\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00995}00995\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__Core__InstructionInterface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00996}00996\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00997}00997\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l00998}00998\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01001}01001\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ MPU\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01002}01002\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01003}01003\ \textcolor{preprocessor}{\#if\ defined\ (\_\_MPU\_PRESENT)\ \&\&\ (\_\_MPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01004}01004\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01005}01005\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{mpu__armv7_8h}{mpu\_armv7.h}}"{}}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01006}01006\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01007}01007\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01008}01008\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01009}01009\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ FPU\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01025}01025\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ \mbox{\hyperlink{group__CMSIS__Core__NVICFunctions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01026}01026\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01027}01027\ \ \ \ \ \textcolor{keywordflow}{return}\ 0U;\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ No\ FPU\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01028}01028\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01029}01029\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01030}01030\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01035}01035\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ \ \ SysTick\ function\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01043}01043\ \textcolor{preprocessor}{\#if\ defined\ (\_\_Vendor\_SysTickConfig)\ \&\&\ (\_\_Vendor\_SysTickConfig\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01044}01044\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01056}01056\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ SysTick\_Config(uint32\_t\ ticks)}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01057}01057\ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01058}01058\ \ \ \textcolor{keywordflow}{if}\ ((ticks\ -\/\ 1UL)\ >\ \mbox{\hyperlink{group__CMSIS__CORE_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01059}01059\ \ \ \{}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01060}01060\ \ \ \ \ \textcolor{keywordflow}{return}\ (1UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reload\ value\ impossible\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01061}01061\ \ \ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01062}01062\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01063}01063\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD\ \ =\ (uint32\_t)(ticks\ -\/\ 1UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ reload\ register\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01064}01064\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}}\ (\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}},\ (1UL\ <<\ \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})\ -\/\ 1UL);\ \textcolor{comment}{/*\ set\ Priority\ for\ Systick\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01065}01065\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL\ \ \ =\ 0UL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Load\ the\ SysTick\ Counter\ Value\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01066}01066\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL\ \ =\ \mbox{\hyperlink{group__CMSIS__CORE_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}}\ |}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01067}01067\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}\ \ \ |}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01068}01068\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SysTick\ IRQ\ and\ SysTick\ Timer\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01069}01069\ \ \ \textcolor{keywordflow}{return}\ (0UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Function\ successful\ */}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01070}01070\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01071}01071\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01072}01072\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01073}01073\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01079}01079\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01080}01080\ \}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01081}01081\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01082}01082\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01083}01083\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_CORE\_CM0PLUS\_H\_DEPENDANT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01084}01084\ }
\DoxyCodeLine{\Hypertarget{core__cm0plus_8h_source_l01085}01085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_CMSIS\_GENERIC\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
