Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr3_sdram_wrapper_xst.prj"
Verilog Include Directory          : {"E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\pcores\" "E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6vlx240tff1156-1
Output File Name                   : "../implementation/ddr3_sdram_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr3_sdram_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_upsizer.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_upsizer>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/a_upsizer.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <a_upsizer>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/w_upsizer.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <w_upsizer>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/r_upsizer.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <r_upsizer>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_register_slice.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_register_slice>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axic_register_slice>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_mask_static.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <comparator_mask_static>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_mask.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <comparator_mask>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_sel_mask_static.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <comparator_sel_mask_static>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_sel_mask.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <comparator_sel_mask>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_sel_static.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <comparator_sel_static>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_sel.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <comparator_sel>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_static.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <comparator_static>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/comparator.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <comparator>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/carry_and.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <carry_and>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/carry_latch_and.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <carry_latch_and>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/carry_or.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <carry_or>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/carry_latch_or.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <carry_latch_or>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/carry.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <carry>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mux.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <mux>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mux_enc.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <mux_enc>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/command_fifo.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <command_fifo>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_mux.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <arb_mux>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_row_col.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <arb_row_col>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_select.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <arb_select>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_addr_decode.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_ctrl_addr_decode>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_read.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_ctrl_read>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_reg_bank.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_ctrl_reg_bank>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_reg.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_ctrl_reg>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_top.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_ctrl_top>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_write.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_ctrl_write>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_ar_channel.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_ar_channel>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_aw_channel.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_aw_channel>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_b_channel.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_b_channel>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_arbiter.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_cmd_arbiter>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_fsm.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_cmd_fsm>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_translator.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_cmd_translator>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_incr_cmd.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_incr_cmd>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_r_channel>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_simple_fifo.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_simple_fifo>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_w_channel.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_w_channel>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_wrap_cmd.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_mc_wrap_cmd>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx_iodelay_ctrl.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_v6_ddrx_iodelay_ctrl>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx_synch.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_v6_ddrx_synch>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <axi_v6_ddrx>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_cntrl.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <bank_cntrl>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_common.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <bank_common>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_compare.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <bank_compare>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_mach.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <bank_mach>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <bank_queue>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <bank_state>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/circ_buffer.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <circ_buffer>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/col_mach.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <col_mach>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ecc_buf.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <ecc_buf>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ecc_dec_fix.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <ecc_dec_fix>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ecc_gen.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <ecc_gen>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ecc_merge_enc.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <ecc_merge_enc>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/fi_xor.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <fi_xor>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mc.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <mc>.
WARNING:HDLCompiler:693 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mc.v" Line 202: Parameter declaration becomes local in mc with formal parameter declaration list
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <memc_ui_top>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mem_intfc.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <mem_intfc>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_ck_iob.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_ck_iob>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_clock_io.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_clock_io>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_control_io.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_control_io>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_data_io>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dly_ctrl.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_dly_ctrl>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dm_iob.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_dm_iob>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dq_iob.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_dq_iob>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dqs_iob.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_dqs_iob>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_init>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd_top.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_pd_top>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_pd>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_rdclk_gen>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdctrl_sync.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_rdctrl_sync>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rddata_sync.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_rddata_sync>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_rdlvl>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_read.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_read>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_top>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_write>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_wrlvl.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <phy_wrlvl>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_cntrl.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <rank_cntrl>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_common.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <rank_common>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_mach.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <rank_mach>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rd_bitslip.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <rd_bitslip>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/round_robin_arb.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <round_robin_arb>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_cmd.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <ui_cmd>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_rd_data.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <ui_rd_data>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_top.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <ui_top>.
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_wr_data.v\" into library axi_v6_ddrx_v1_03_a
Parsing module <ui_wr_data>.
Analyzing Verilog file \"E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\hdl\ddr3_sdram_wrapper.v\" into library work
Parsing module <ddr3_sdram_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ddr3_sdram_wrapper>.

Elaborating module
<axi_v6_ddrx(C_REFCLK_FREQ=200,C_BYPASS_INIT_CAL="OFF",C_IODELAY_GRP="DDR3_SDRAM",C_USE_EXTERNAL_IODELAY_CTRL=0,C_DRAM_TYPE="DDR3",C_NCS_PER_RANK=1,C_BANK_WIDTH=3,C_CK_WIDTH=1,C_CKE_WIDTH=1,C_COL_WIDTH=10,C_CS_WIDTH=1,C_DM_WIDTH=1,C_USE_DM_PORT=1,C_DRAM_WIDTH=8,C_DQS_WIDTH=1,C_ROW_WIDTH=13,C_DQ_WIDTH=8,C_BURST_MODE="8",C_BURST_TYPE="SEQ",C_IODELAY_HP_MODE="ON",C_CL=6,C_CWL=5,C_ADDR_CMD_MODE="1T",C_NBANK_MACHS=4,C_ORDERING="NORM",C_RANKS=1,C_CAL_WIDTH="HALF",C_RTT_NOM="40",C_RTT_WR="OFF",C_OUTPUT_DRV="HIGH",C_REG_CTRL="OFF",C_NDQS_COL0=1,C_NDQS_COL1=0,C_NDQS_COL2=0,C_NDQS_COL3=0,C_DQS_LOC_COL0=8'b0,C_DQS_LOC_COL1=0,C_DQS_LOC_COL2=0,C_DQS_LOC_COL3=0,C_TCK=2500,C_TFAW=45000,C_TPRDI=1000000,C_TRRD=7500,C_TRAS=36000,C_TRCD=13500,C_TREFI=7800000,C_TRFC=110000,C_TRP=13500,C_TRTP=7500,C_TWTR=7500,C_TZQI=128000000,C_TZQCS=64,C_SLOT_0_CONFIG=8'b01,C_SLOT_1_CONFIG=8'b0,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_ECC="OFF",C_ECC_TEST="OFF",C_S_AXI_ID_WIDTH=1,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32,C_S_AXI_SUPPORTS_NARROW_BU
RST=0,C_S_AXI_REG_EN0=20'b0,C_S_AXI_REG_EN1=20'b01000000000000,C_S_AXI_BASEADDR=32'b10111100000000000000000000000000,C_S_AXI_HIGHADDR=32'b10111111111111111111111111111111,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32)>.

Elaborating module <axi_v6_ddrx_synch(C_SYNCH_WIDTH=1)>.

Elaborating module <axi_v6_ddrx_iodelay_ctrl(TCQ=0,IODELAY_GRP="DDR3_SDRAM",RST_ACT_LOW=1)>.

Elaborating module <IDELAYCTRL>.

Elaborating module
<memc_ui_top(REFCLK_FREQ=200,SIM_BYPASS_INIT_CAL="OFF",IODELAY_GRP="DDR3_SDRAM",nCK_PER_CLK=2,DRAM_TYPE="DDR3",nCS_PER_RANK=1,DQ_CNT_WIDTH=32'sb0100,DQS_CNT_WIDTH=32'sb01,RANK_WIDTH=32'sb01,BANK_WIDTH=3,CK_WIDTH=1,CKE_WIDTH=1,COL_WIDTH=10,CS_WIDTH=1,DM_WIDTH=1,USE_DM_PORT=1,DQ_WIDTH=8,DRAM_WIDTH=8,DQS_WIDTH=1,ROW_WIDTH=13,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",nAL=0,CL=6,CWL=5,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,BM_CNT_WIDTH=32'sb011,ADDR_CMD_MODE="1T",nBANK_MACHS=4,ORDERING="NORM",RANKS=1,WRLVL="ON",PHASE_DETECT="ON",CAL_WIDTH="HALF",CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,RTT_NOM="40",RTT_WR="OFF",OUTPUT_DRV="HIGH",REG_CTRL="OFF",nDQS_COL0=1,nDQS_COL1=0,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=8'b0,DQS_LOC_COL1=0,DQS_LOC_COL2=0,DQS_LOC_COL3=0,tCK=2500,tFAW=45000,tPRDI=1000000,tRRD=7500,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=110000,tRP=13500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,SLOT_0_CONFIG=8'b01,SLOT_1_CO
NFIG=8'b0,DEBUG_PORT="OFF",ADDR_WIDTH=32'sb011011,MEM_ADDR_ORDER="BANK_ROW_COLUMN",STARVE_LIMIT=2,TCQ=0,ECC="OFF",DATA_WIDTH=8,ECC_TEST="OFF",PAYLOAD_WIDTH=8,APP_DATA_WIDTH=32,APP_MASK_WIDTH=32'sb0100,C_S_AXI_ID_WIDTH=1,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_S_AXI_REG_EN0=20'b0,C_S_AXI_REG_EN1=20'b01000000000000,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_S_AXI_BASEADDR=32'b10111100000000000000000000000000,C_ECC_ONOFF_RESET_VALUE=1,C_ECC_CE_COUNTER_WIDTH=8)>.

Elaborating module
<mem_intfc(TCQ=0,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb011,BURST_MODE="8",BURST_TYPE="SEQ",CK_WIDTH=1,CKE_WIDTH=1,CL=6,COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_WIDTH=8,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DM_WIDTH=1,USE_DM_PORT=1,DQ_CNT_WIDTH=32'sb0100,DQ_WIDTH=8,DQS_CNT_WIDTH=32'sb01,DQS_WIDTH=1,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_TEST_FI_XOR="OFF",PAYLOAD_WIDTH=8,ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=27,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,ORDERING="NORM",PHASE_DETECT="ON",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM",OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=2500,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=110000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,RANK_WIDTH=32'sb01,RANKS=1,ROW_WIDTH=13,SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,SIM_BYPASS_IN
IT_CAL="OFF",REFCLK_FREQ=200,nDQS_COL0=1,nDQS_COL1=0,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=8'b0,DQS_LOC_COL1=0,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mem_intfc.v" Line 390: Assignment to dfi_odt_nom0_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mem_intfc.v" Line 436: Signal <slot_1_present> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <mc(TCQ=0,PAYLOAD_WIDTH=8,MC_ERR_ADDR_WIDTH=27,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb011,BURST_MODE="8",COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,DATA_WIDTH=8,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DRAM_TYPE="DDR3",DQS_WIDTH=1,DQ_WIDTH=8,ECC="OFF",ECC_TEST_FI_XOR="OFF",ECC_WIDTH=0,nBANK_MACHS=4,nCK_PER_CLK=2,nSLOTS=1,CL=6,nCS_PER_RANK=1,CWL=5,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,PHASE_DETECT="ON",ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tCK=2500,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=110000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64)>.

Elaborating module <rank_mach(BURST_MODE="8",CS_WIDTH=1,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb0101000,nBANK_MACHS=4,nCK_PER_CLK=2,CL=6,nFAW=32'sb010010,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=32'sb01,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=32'sb0100111,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <rank_cntrl(BURST_MODE="8",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,CL=6,nFAW=32'sb010010,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=32'sb01,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=32'sb0100111)>.

Elaborating module <SRLC32E(INIT=32'b0)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_cntrl.v" Line 146: Net <add_rrd_inhbt> does not have a driver.

Elaborating module <rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb0101000,nBANK_MACHS=4,RANK_WIDTH=32'sb01,RANKS=1,REFRESH_TIMER_DIV=32'sb0100111,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <round_robin_arb(WIDTH=2)>.

Elaborating module <round_robin_arb(WIDTH=1)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/round_robin_arb.v" Line 153: Net <channel[0].inh_group[0]> does not have a driver.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mc.v" Line 447: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mc.v" Line 448: Result of 8-bit expression is truncated to fit in 1-bit target.

Elaborating module <bank_mach(TCQ=0,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb011,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=32'sb01111,nRCD=32'sb0110,nRFC=32'sb0101100,nRTP=4,nRP=32'sb0110,nSLOTS=1,nWR=32'sb0110,ORDERING="NORM",RANK_BM_BV_WIDTH=4,RANK_WIDTH=32'sb01,RANKS=1,ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tZQCS=64)>.

Elaborating module <bank_cntrl(TCQ=0,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb011,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=13,STARVE_LIMIT=2)>.

Elaborating module <bank_compare(BANK_WIDTH=3,TCQ=0,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=8,ECC="OFF",RANK_WIDTH=32'sb01,RANKS=1,ROW_WIDTH=13)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_compare.v" Line 168: Net <req_rank_r_lcl[0]> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_compare.v" Line 169: Net <req_rank_ns[0]> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_compare.v" Line 201: Net <req_col_r[10]> does not have a driver.

Elaborating module <bank_state(TCQ=0,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=32'sb011,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=0,BM_CNT_WIDTH=32'sb011,nBANK_MACHS=4,ORDERING="NORM",ID=0)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=0,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb011,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=13,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=0,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=32'sb011,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=0,BM_CNT_WIDTH=32'sb011,nBANK_MACHS=4,ORDERING="NORM",ID=1)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=0,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb011,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=13,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=0,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=32'sb011,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=0,BM_CNT_WIDTH=32'sb011,nBANK_MACHS=4,ORDERING="NORM",ID=2)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=0,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb011,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=13,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=0,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=32'sb011,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=0,BM_CNT_WIDTH=32'sb011,nBANK_MACHS=4,ORDERING="NORM",ID=3)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_common(TCQ=0,BM_CNT_WIDTH=32'sb011,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=2,nOP_WAIT=0,nRFC=32'sb0101100,RANK_WIDTH=32'sb01,RANKS=1,CWL=5,tZQCS=64)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_common.v" Line 426: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <arb_mux(TCQ=0,ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,DATA_BUF_ADDR_VECT_INDX=31,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,nCNFG2WR=2,nSLOTS=1,RANK_VECT_INDX=32'sb011,RANK_WIDTH=32'sb01,ROW_VECT_INDX=51,ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.

Elaborating module <arb_row_col(TCQ=0,ADDR_CMD_MODE="1T",EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2WR=2)>.

Elaborating module <round_robin_arb(WIDTH=4)>.

Elaborating module <arb_select(TCQ=0,ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,DATA_BUF_ADDR_VECT_INDX=31,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,nSLOTS=1,RANK_VECT_INDX=32'sb011,RANK_WIDTH=32'sb01,ROW_VECT_INDX=51,ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_select.v" Line 140: Net <row_mux.row_cmd_r[19]> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_select.v" Line 198: Net <col_mux.col_cmd_r[19]> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_select.v" Line 204: Net <col_mux.col_row_r[12]> does not have a driver.

Elaborating module <col_mach(TCQ=0,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=0,DQS_WIDTH=1,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=27,nCK_PER_CLK=2,nPHY_WRLAT=0,nRD_EN2CNFG_WR=7,nWR_EN2CNFG_RD=4,nWR_EN2CNFG_WR=4,RANK_WIDTH=32'sb01,ROW_WIDTH=13)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/col_mach.v" Line 151: Net <offset_r[1]> does not have a driver.

Elaborating module <phy_top(TCQ=0,REFCLK_FREQ=200,nCS_PER_RANK=1,CAL_WIDTH="HALF",CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,CS_WIDTH=1,nCK_PER_CLK=2,CKE_WIDTH=1,DRAM_TYPE="DDR3",SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,CLK_PERIOD=5000,BANK_WIDTH=3,CK_WIDTH=1,COL_WIDTH=10,DM_WIDTH=1,DQ_CNT_WIDTH=32'sb0100,DQ_WIDTH=8,DQS_CNT_WIDTH=32'sb01,DQS_WIDTH=1,DRAM_WIDTH=8,ROW_WIDTH=13,RANK_WIDTH=32'sb01,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM",nDQS_COL0=1,nDQS_COL1=0,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=8'b0,DQS_LOC_COL1=0,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=1,DEBUG_PORT="OFF")>.

Elaborating module <phy_init(TCQ=0,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",BANK_WIDTH=3,COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=8,ROW_WIDTH=13,CS_WIDTH=1,CKE_WIDTH=1,CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE")>.

Elaborating module <FDRSE>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 764: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 854: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 879: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 888: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 935: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 950: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 966: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 987: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1038: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1051: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1179: Signal <mem_init_done_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1208: Signal <auto_cnt_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1308 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1083: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1561: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1573: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1657: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1735: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v" Line 1745: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <phy_control_io(TCQ=0,BANK_WIDTH=3,RANK_WIDTH=32'sb01,nCS_PER_RANK=1,CS_WIDTH=1,CKE_WIDTH=1,ROW_WIDTH=13,WRLVL="ON",nCWL=5,DRAM_TYPE="DDR3",REG_CTRL="OFF",REFCLK_FREQ=200,IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM",DDR2_EARLY_CS=1'b0)>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <phy_clock_io(TCQ=0,CK_WIDTH=1,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200,IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <phy_ck_iob(TCQ=0,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200,IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="BUF",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=1)>.

Elaborating module <phy_data_io(TCQ=0,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",DRAM_WIDTH=8,DM_WIDTH=1,DQ_WIDTH=8,DQS_WIDTH=1,nCWL=5,WRLVL="ON",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM",nDQS_COL0=1,nDQS_COL1=0,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=8'b0,DQS_LOC_COL1=0,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=1)>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v" Line 232: Assignment to rst_r ignored, since the identifier is never used

Elaborating module <phy_dqs_iob(DRAM_TYPE="DDR3",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <IOBUFDS_DIFF_OUT(IBUF_LOW_PWR="FALSE")>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dqs_iob.v" Line 152: Assignment to dqs_ibuf_n ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",ODELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_VALUE=0,REFCLK_FREQUENCY=200)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dqs_iob.v" Line 288: Assignment to dqs_n_tfb ignored, since the identifier is never used

Elaborating module <ISERDESE1(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="TRUE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="MEMORY_DDR3",NUM_CE=2,IOBDELAY="IFD",OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <rd_bitslip(TCQ=100)>.

Elaborating module <phy_dm_iob(TCQ=0,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200,IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM")>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dm_iob.v" Line 147: Assignment to mask_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="DATA")>.

Elaborating module <OBUF>.

Elaborating module <phy_dq_iob(TCQ=0,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <IOBUF(IBUF_LOW_PWR="FALSE")>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dq_iob.v" Line 239: Assignment to wr_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <rd_bitslip(TCQ=0)>.

Elaborating module <phy_dly_ctrl(TCQ=0,DQ_WIDTH=8,DQS_CNT_WIDTH=32'sb01,DQS_WIDTH=1,RANK_WIDTH=32'sb01,nCWL=5,REG_CTRL="OFF",WRLVL="ON",PHASE_DETECT="ON",DRAM_TYPE="DDR3",nDQS_COL0=1,nDQS_COL1=0,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=8'b0,DQS_LOC_COL1=0,DQS_LOC_COL2=0,DQS_LOC_COL3=0,DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dly_ctrl.v" Line 199: Assignment to dqs_oe_r ignored, since the identifier is never used

Elaborating module <phy_write(TCQ=0,WRLVL="ON",DQ_WIDTH=8,DQS_WIDTH=1,DRAM_TYPE="DDR3",RANK_WIDTH=32'sb01,nCWL=5,REG_CTRL="OFF")>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v" Line 269: Assignment to wrdata_en_r7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v" Line 1549: Assignment to wrlvl_done_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v" Line 1634: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v" Line 1758: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v" Line 1761: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v" Line 1764: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v" Line 1767: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <phy_wrlvl(TCQ=0,DQS_CNT_WIDTH=32'sb01,DQ_WIDTH=8,DQS_WIDTH=1,DRAM_WIDTH=8,CS_WIDTH=1,CAL_WIDTH="HALF",DQS_TAP_CNT_INDEX=4,SHIFT_TBY4_TAP=32'sb01000,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_wrlvl.v" Line 284: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_wrlvl.v" Line 298: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_wrlvl.v" Line 523: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_wrlvl.v" Line 540: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_wrlvl.v" Line 453: Assignment to wl_state_r1 ignored, since the identifier is never used

Elaborating module <phy_read(TCQ=0,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200,DQS_WIDTH=1,DQ_WIDTH=8,DRAM_WIDTH=8,IODELAY_GRP="DDR3_SDRAM",nDQS_COL0=1,nDQS_COL1=0,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=8'b0,DQS_LOC_COL1=0,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <phy_rdclk_gen(TCQ=0,nCK_PER_CLK=2,CLK_PERIOD=5000,DQS_WIDTH=1,REFCLK_FREQ=200,IODELAY_GRP="DDR3_SDRAM",nDQS_COL0=1,nDQS_COL1=0,nDQS_COL2=0,nDQS_COL3=0)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v" Line 310: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v" Line 324: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v" Line 331: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v" Line 339: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v" Line 301: Found full_case directive in module phy_rdclk_gen. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="MEMORY_DDR3",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFIO>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=16,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFR(BUFR_DIVIDE="2",SIM_DEVICE="VIRTEX6")>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v" Line 173: Net <ocbextend_rsync[3]> does not have a driver.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v" Line 180: Net <rsync_bufr[3]> does not have a driver.

Elaborating module <phy_rdctrl_sync(TCQ=0)>.

Elaborating module <SRLC32E>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdctrl_sync.v" Line 163: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <phy_rddata_sync(TCQ=0,DQ_WIDTH=8,DQS_WIDTH=1,DRAM_WIDTH=8,nDQS_COL0=1,nDQS_COL1=0,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=8'b0,DQS_LOC_COL1=0,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <circ_buffer(TCQ=0,DATA_WIDTH=36,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <RAM64X1D(INIT=64'b0)>.

Elaborating module <phy_rdlvl(TCQ=0,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200,DQ_WIDTH=8,DQS_CNT_WIDTH=32'sb01,DQS_WIDTH=1,DRAM_WIDTH=8,DRAM_TYPE="DDR3",nCL=6,PD_TAP_REQ=0,SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 647: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 707: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 878: Assignment to prev_found_edge_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 918: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 946: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1025: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1046: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1048: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1167: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1179: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1283: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1292: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1296: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1317: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1356: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1357: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1372: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1395: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1405: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1413: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1479: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1481: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1483: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1497: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1525: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1073: Assignment to found_two_edge_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1541: Result of 31-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1650: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1784: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1809: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1974: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1984: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 1995: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v" Line 2091: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <phy_pd_top(TCQ=0,DQS_CNT_WIDTH=32'sb01,DQS_WIDTH=1,PD_LHC_WIDTH=16,PD_CALIB_MODE="PARALLEL",PD_MSB_SEL=8,PD_DQS0_ONLY="ON",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF")>.

Elaborating module <phy_pd(TCQ=0,SIM_CAL_OPTION="NONE",PD_LHC_WIDTH=16)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd.v" Line 199: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd.v" Line 229: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd.v" Line 416: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd.v" Line 417: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd.v" Line 593: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v" Line 977: Net <out_oserdes_wc> does not have a driver.

Elaborating module <ui_top(TCQ=0,APP_DATA_WIDTH=32,APP_MASK_WIDTH=32'sb0100,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,ECC="OFF",ECC_TEST="OFF",ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,ROW_WIDTH=13,MEM_ADDR_ORDER="BANK_ROW_COLUMN")>.

Elaborating module <ui_cmd(TCQ=0,ADDR_WIDTH=32'sb011011,BANK_WIDTH=3,COL_WIDTH=10,RANK_WIDTH=32'sb01,ROW_WIDTH=13,RANKS=1,MEM_ADDR_ORDER="BANK_ROW_COLUMN")>.

Elaborating module <ui_wr_data(TCQ=0,APP_DATA_WIDTH=32,APP_MASK_WIDTH=32'sb0100,ECC="OFF",ECC_TEST="OFF",CWL=5)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_wr_data.v" Line 232: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ui_rd_data(TCQ=0,APP_DATA_WIDTH=32,ECC="OFF",ORDERING="NORM")>.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_rd_data.v" Line 199: Net <app_ecc_multiple_err_r[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" Line 758: Assignment to hi_priority ignored, since the identifier is never used

Elaborating module <axi_mc(C_FAMILY="virtex6",C_S_AXI_ID_WIDTH=1,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011011,C_MC_DATA_WIDTH=32,C_MC_BURST_MODE="8",C_MC_nCK_PER_CLK=2,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_S_AXI_REG_EN0=20'b0,C_S_AXI_REG_EN1=20'b01000000000000,C_ECC="OFF")>.

Elaborating module <axi_register_slice(C_FAMILY="virtex6",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=63,C_REG_CONFIG=0)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=0)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=3,C_REG_CONFIG=0)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=36,C_REG_CONFIG=0)>.

Elaborating module <axi_register_slice(C_FAMILY="virtex6",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'sb01,C_REG_CONFIG_W=32'sb0,C_REG_CONFIG_B=32'sb0,C_REG_CONFIG_AR=1,C_REG_CONFIG_R=32'sb0)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=63,C_REG_CONFIG=32'sb01)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=32'sb0)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=3,C_REG_CONFIG=32'sb0)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=63,C_REG_CONFIG=1)>.

Elaborating module <axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=36,C_REG_CONFIG=32'sb0)>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" Line 792: Assignment to wlast_d3 ignored, since the identifier is never used

Elaborating module <axi_mc_aw_channel(C_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011011,C_DATA_WIDTH=32,C_AXSIZE=32'sb010,C_MC_nCK_PER_CLK=2,C_MC_BURST_LEN=2,C_ECC="OFF")>.

Elaborating module <axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011011,C_DATA_WIDTH=32,C_MC_BURST_LEN=2,C_MC_nCK_PER_CLK=2,C_AXSIZE=32'sb010)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_translator.v" Line 149: Result of 32-bit expression is truncated to fit in 27-bit target.

Elaborating module <axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011011,C_DATA_WIDTH=32,C_MC_BURST_LEN=2,C_AXSIZE=32'sb010)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_incr_cmd.v" Line 175: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011011,C_MC_BURST_LEN=2,C_DATA_WIDTH=32,C_AXSIZE=32'sb010)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_wrap_cmd.v" Line 206: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_wrap_cmd.v" Line 234: Result of 33-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_wrap_cmd.v" Line 235: Result of 34-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_wrap_cmd.v" Line 239: Result of 33-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_wrap_cmd.v" Line 273: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <axi_mc_cmd_fsm(C_MC_BURST_LEN=2,C_MC_RD_INST=0)>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" Line 877: Assignment to b_awlen ignored, since the identifier is never used

Elaborating module <axi_mc_w_channel(C_DATA_WIDTH=32,C_AXI_ADDR_WIDTH=32,C_MC_BURST_LEN=2)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_w_channel.v" Line 279: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <axi_mc_simple_fifo(C_WIDTH=32'sb0100100,C_AWIDTH=4,C_DEPTH=16)>.

Elaborating module <axi_mc_b_channel(C_ID_WIDTH=1)>.

Elaborating module <axi_mc_simple_fifo(C_WIDTH=1,C_AWIDTH=2,C_DEPTH=4)>.

Elaborating module <axi_mc_ar_channel(C_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011011,C_DATA_WIDTH=32,C_AXSIZE=32'sb010,C_MC_nCK_PER_CLK=2,C_MC_BURST_LEN=2)>.

Elaborating module <axi_mc_cmd_fsm(C_MC_BURST_LEN=2,C_MC_RD_INST=1)>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_ar_channel.v" Line 193: Assignment to b_push ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_ar_channel.v" Line 196: Assignment to w_push ignored, since the identifier is never used

Elaborating module <axi_mc_r_channel(C_ID_WIDTH=1,C_DATA_WIDTH=32,C_AXI_ADDR_WIDTH=32,C_MC_BURST_MODE="8",C_MC_BURST_LEN=2)>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v" Line 236: Assignment to mc_app_rd_data_r ignored, since the identifier is never used

Elaborating module <axi_mc_simple_fifo(C_WIDTH=33,C_AWIDTH=6,C_DEPTH=64)>.
WARNING:HDLCompiler:1127 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v" Line 270: Assignment to rd_full ignored, since the identifier is never used

Elaborating module <axi_mc_simple_fifo(C_WIDTH=4,C_AWIDTH=5,C_DEPTH=32)>.

Elaborating module <axi_mc_cmd_arbiter(C_MC_ADDR_WIDTH=32'sb011011,C_MC_BURST_LEN=2)>.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_arbiter.v" Line 196: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_arbiter.v" Line 201: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_arbiter.v" Line 213: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_arbiter.v" Line 218: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:634 - "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" Line 512: Net <data_buf_addr[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ddr3_sdram_wrapper>.
    Related source file is "e:/postgrad/seecs/thesis/shortestpath/virtex6/tasks/serial_bf16x16/design/hdl/ddr3_sdram_wrapper.v".
    Summary:
	no macro.
Unit <ddr3_sdram_wrapper> synthesized.

Synthesizing Unit <axi_v6_ddrx>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v".
        C_REFCLK_FREQ = 200
        C_BYPASS_INIT_CAL = "OFF"
        C_IODELAY_GRP = "DDR3_SDRAM"
        C_USE_EXTERNAL_IODELAY_CTRL = 0
        C_DRAM_TYPE = "DDR3"
        C_NCS_PER_RANK = 1
        C_BANK_WIDTH = 3
        C_CK_WIDTH = 1
        C_CKE_WIDTH = 1
        C_COL_WIDTH = 10
        C_CS_WIDTH = 1
        C_DM_WIDTH = 1
        C_USE_DM_PORT = 1
        C_DRAM_WIDTH = 8
        C_DQS_WIDTH = 1
        C_ROW_WIDTH = 13
        C_DQ_WIDTH = 8
        C_BURST_MODE = "8"
        C_BURST_TYPE = "SEQ"
        C_IODELAY_HP_MODE = "ON"
        C_CL = 6
        C_CWL = 5
        C_ADDR_CMD_MODE = "1T"
        C_NBANK_MACHS = 4
        C_ORDERING = "NORM"
        C_RANKS = 1
        C_CAL_WIDTH = "HALF"
        C_RTT_NOM = "40"
        C_RTT_WR = "OFF"
        C_OUTPUT_DRV = "HIGH"
        C_REG_CTRL = "OFF"
        C_NDQS_COL0 = 1
        C_NDQS_COL1 = 0
        C_NDQS_COL2 = 0
        C_NDQS_COL3 = 0
        C_DQS_LOC_COL0 = 8'b00000000
        C_DQS_LOC_COL1 = 0
        C_DQS_LOC_COL2 = 0
        C_DQS_LOC_COL3 = 0
        C_TCK = 2500
        C_TFAW = 45000
        C_TPRDI = 1000000
        C_TRRD = 7500
        C_TRAS = 36000
        C_TRCD = 13500
        C_TREFI = 7800000
        C_TRFC = 110000
        C_TRP = 13500
        C_TRTP = 7500
        C_TWTR = 7500
        C_TZQI = 128000000
        C_TZQCS = 64
        C_SLOT_0_CONFIG = 8'b00000001
        C_SLOT_1_CONFIG = 8'b00000000
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_ECC = "OFF"
        C_ECC_TEST = "OFF"
        C_S_AXI_ID_WIDTH = 1
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_SUPPORTS_NARROW_BURST = 0
        C_S_AXI_REG_EN0 = 20'b00000000000000000000
        C_S_AXI_REG_EN1 = 20'b00000001000000000000
        C_S_AXI_BASEADDR = 32'b10111100000000000000000000000000
        C_S_AXI_HIGHADDR = 32'b10111111111111111111111111111111
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_ECC_ONOFF_RESET_VALUE = 1
WARNING:Xst:647 - Input <iodelay_ctrl_rdy_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <bank_mach_next> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <app_ecc_multiple_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_wl_dqs_inverted> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_wr_calib_clk_delay> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_wl_odelay_dqs_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_wl_odelay_dq_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_rdlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_rdlvl_done> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_rdlvl_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_cpt_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_cpt_first_edge_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_cpt_second_edge_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_rd_bitslip_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_rd_clkdly_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_rd_active_dly> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_dqs_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_dq_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_rddata> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_wrlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_wrlvl_done> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v" line 597: Output port <dbg_wrlvl_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <areset_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_v6_ddrx> synthesized.

Synthesizing Unit <axi_v6_ddrx_synch>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx_synch.v".
        C_SYNCH_WIDTH = 1
    Set property "shreg_extract = no" for signal <synch_d1>.
    Set property "shreg_extract = no" for signal <synch_d2>.
    Found 1-bit register for signal <synch_d2>.
    Found 1-bit register for signal <synch_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_v6_ddrx_synch> synthesized.

Synthesizing Unit <axi_v6_ddrx_iodelay_ctrl>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx_iodelay_ctrl.v".
        TCQ = 0
        IODELAY_GRP = "DDR3_SDRAM"
        RST_ACT_LOW = 1
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <u_idelayctrl>.
    Set property "syn_maxfan = 10" for signal <rst_ref_sync_r>.
    Found 15-bit register for signal <rst_ref_sync_r>.
    Found 1-bit register for signal <iodelay_ctrl_rdy_d1>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <axi_v6_ddrx_iodelay_ctrl> synthesized.

Synthesizing Unit <memc_ui_top>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v".
        REFCLK_FREQ = 200
        SIM_BYPASS_INIT_CAL = "OFF"
        IODELAY_GRP = "DDR3_SDRAM"
        nCK_PER_CLK = 2
        DRAM_TYPE = "DDR3"
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 4
        DQS_CNT_WIDTH = 1
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 1
        USE_DM_PORT = 1
        DQ_WIDTH = 8
        DRAM_WIDTH = 8
        DQS_WIDTH = 1
        ROW_WIDTH = 13
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        nAL = 0
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DATA_BUF_OFFSET_WIDTH = 1
        BM_CNT_WIDTH = 3
        ADDR_CMD_MODE = "1T"
        nBANK_MACHS = 4
        ORDERING = "NORM"
        RANKS = 1
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        RTT_NOM = "40"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 1
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 8'b00000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRRD = 7500
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 110000
        tRP = 13500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        DEBUG_PORT = "OFF"
        ADDR_WIDTH = 27
        MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        STARVE_LIMIT = 2
        TCQ = 0
        ECC = "OFF"
        DATA_WIDTH = 8
        ECC_TEST = "OFF"
        PAYLOAD_WIDTH = 8
        APP_DATA_WIDTH = 32
        APP_MASK_WIDTH = 4
        C_S_AXI_ID_WIDTH = 1
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_SUPPORTS_NARROW_BURST = 0
        C_S_AXI_REG_EN0 = 20'b00000000000000000000
        C_S_AXI_REG_EN1 = 20'b00000001000000000000
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_S_AXI_BASEADDR = 32'b10111100000000000000000000000000
        C_ECC_ONOFF_RESET_VALUE = 1
        C_ECC_CE_COUNTER_WIDTH = 8
WARNING:Xst:647 - Input <s_axi_ctrl_awaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_wdata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_araddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <ecc_single> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <ecc_err_addr> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <dbg_tap_cnt_during_wrlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <dbg_rd_data_edge_detect> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <dbg_rsync_tap_cnt> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <dbg_phy_pd> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <dbg_phy_read> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <dbg_phy_rdlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <dbg_phy_top> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 616: Output port <dbg_wl_edge_detect_valid> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v" line 750: Output port <hi_priority> of the instance <u_ui_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <data_buf_addr<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_ui_top> synthesized.

Synthesizing Unit <mem_intfc>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mem_intfc.v".
        TCQ = 0
        PAYLOAD_WIDTH = 8
        ADDR_CMD_MODE = "1T"
        AL = "0"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CK_WIDTH = 1
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 8
        DATA_BUF_ADDR_WIDTH = 8
        DATA_BUF_OFFSET_WIDTH = 1
        DM_WIDTH = 1
        DQ_CNT_WIDTH = 4
        DQ_WIDTH = 8
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        ECC = "OFF"
        ECC_TEST_FI_XOR = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 27
        nAL = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        ORDERING = "NORM"
        PHASE_DETECT = "ON"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "40"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 110000
        tRP = 13500
        tRRD = 7500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 13
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        SIM_BYPASS_INIT_CAL = "OFF"
        REFCLK_FREQ = 200
        nDQS_COL0 = 1
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 8'b00000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
    Summary:
	no macro.
Unit <mem_intfc> synthesized.

Synthesizing Unit <mc>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mc.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 8
        DATA_BUF_ADDR_WIDTH = 8
        DATA_BUF_OFFSET_WIDTH = 1
        nREFRESH_BANK = 8
        DRAM_TYPE = "DDR3"
        DQS_WIDTH = 1
        DQ_WIDTH = 8
        ECC = "OFF"
        ECC_TEST_FI_XOR = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 27
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nSLOTS = 1
        ORDERING = "NORM"
        PAYLOAD_WIDTH = 8
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        ROW_WIDTH = 13
        RTT_NOM = "40"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 110000
        tRP = 13500
        tRRD = 7500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <raw_not_ecc<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fi_xor_we<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fi_xor_wrdata<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <correct_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mc.v" line 632: Output port <ecc_status_valid> of the instance <col_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/mc.v" line 632: Output port <wr_ecc_buf> of the instance <col_mach0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'dfi_dram_clk_disable', unconnected in block 'mc', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dfi_reset_n', unconnected in block 'mc', is tied to its initial value (1).
    Found 1-bit register for signal <rst_final>.
    Found 1-bit register for signal <dfi_we_n1>.
    Found 1-bit register for signal <dfi_we_n0>.
    Found 1-bit register for signal <dfi_ras_n1>.
    Found 1-bit register for signal <dfi_ras_n0>.
    Found 1-bit register for signal <dfi_odt_wr1>.
    Found 1-bit register for signal <dfi_odt_wr0>.
    Found 1-bit register for signal <dfi_odt_nom1>.
    Found 1-bit register for signal <dfi_odt_nom0>.
    Found 1-bit register for signal <dfi_cs_n1>.
    Found 1-bit register for signal <dfi_cs_n0>.
    Found 1-bit register for signal <dfi_cas_n1>.
    Found 1-bit register for signal <dfi_cas_n0>.
    Found 3-bit register for signal <dfi_bank1>.
    Found 3-bit register for signal <dfi_bank0>.
    Found 13-bit register for signal <dfi_address1>.
    Found 13-bit register for signal <dfi_address0>.
    Found 2-bit register for signal <io_config>.
    Found 1-bit register for signal <io_config_strobe>.
    Found 1-bit register for signal <dfi_wrdata_en>.
    Found 1-bit register for signal <dfi_rddata_en>.
    Found 1-bit register for signal <wr_data_en>.
    Found 8-bit register for signal <wr_data_addr>.
    Found 1-bit register for signal <wr_data_offset>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  70 D-type flip-flop(s).
Unit <mc> synthesized.

Synthesizing Unit <rank_mach>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_mach.v".
        BURST_MODE = "8"
        CS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 18
        nREFRESH_BANK = 8
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 39
        PHASE_DETECT = "ON"
        ZQ_TIMER_DIV = 640000
    Summary:
	no macro.
Unit <rank_mach> synthesized.

Synthesizing Unit <rank_cntrl>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_cntrl.v".
        TCQ = 100
        BURST_MODE = "8"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 18
        nREFRESH_BANK = 8
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        REFRESH_TIMER_DIV = 39
WARNING:Xst:2935 - Signal 'add_rrd_inhbt', unconnected in block 'rank_cntrl', is tied to its initial value (0).
    Found 1-bit register for signal <inhbt_act_faw_r>.
    Found 3-bit register for signal <wtr_timer.wtr_cnt_r>.
    Found 1-bit register for signal <inhbt_rd_r>.
    Found 1-bit register for signal <wtr_inhbt_config_r>.
    Found 4-bit register for signal <refresh_generation.refresh_bank_r>.
    Found 3-bit register for signal <periodic_rd_generation.periodic_rd_timer_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_request_r>.
    Found 3-bit register for signal <inhbt_act_faw.faw_cnt_r>.
    Found 3-bit subtractor for signal <inhbt_act_faw.faw_cnt_r[2]_GND_11_o_sub_5_OUT> created at line 206.
    Found 3-bit subtractor for signal <wtr_timer.wtr_cnt_r[2]_GND_11_o_sub_14_OUT> created at line 267.
    Found 4-bit subtractor for signal <refresh_generation.refresh_bank_r[3]_GND_11_o_sub_27_OUT> created at line 326.
    Found 3-bit subtractor for signal <periodic_rd_generation.periodic_rd_timer_r[2]_GND_11_o_sub_38_OUT> created at line 385.
    Found 3-bit adder for signal <inhbt_act_faw.faw_cnt_r[2]_GND_11_o_add_2_OUT> created at line 205.
    Found 4-bit adder for signal <refresh_generation.refresh_bank_r[3]_GND_11_o_add_28_OUT> created at line 329.
    Found 3-bit comparator lessequal for signal <n0030> created at line 271
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <rank_cntrl> synthesized.

Synthesizing Unit <rank_common>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_common.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 39
        ZQ_TIMER_DIV = 640000
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_common.v" line 236: Output port <grant_ns> of the instance <maintenance_request.maint_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rank_common.v" line 321: Output port <grant_r> of the instance <periodic_read_request.periodic_rd_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <refresh_timer.refresh_timer_r>.
    Found 20-bit register for signal <zq_cntrl.zq_timer.zq_timer_r>.
    Found 1-bit register for signal <zq_cntrl.zq_request_logic.zq_request_r>.
    Found 1-bit register for signal <maintenance_request.upd_last_master_r>.
    Found 1-bit register for signal <maintenance_request.new_maint_rank_r>.
    Found 1-bit register for signal <maint_req_r_lcl>.
    Found 1-bit register for signal <maint_rank_r_lcl>.
    Found 1-bit register for signal <maint_zq_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.upd_last_master_r>.
    Found 1-bit register for signal <periodic_rd_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_grant_r>.
    Found 1-bit register for signal <periodic_rd_rank_r_lcl>.
    Found 6-bit register for signal <maint_prescaler.maint_prescaler_r>.
    Found 6-bit subtractor for signal <maint_prescaler.maint_prescaler_r[5]_GND_13_o_sub_3_OUT> created at line 122.
    Found 6-bit subtractor for signal <refresh_timer.refresh_timer_r[5]_GND_13_o_sub_10_OUT> created at line 147.
    Found 20-bit subtractor for signal <zq_cntrl.zq_timer.zq_timer_r[19]_GND_13_o_sub_17_OUT> created at line 175.
    Found 1-bit adder for signal <n0137> created at line 267.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_14_o_add_30_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_14_o_add_31_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_14_o_add_32_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_14_o_add_33_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_14_o_add_34_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_14_o_add_35_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_14_o_add_36_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_14_o_add_37_OUT<0>> created at line 270.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <rank_common> synthesized.

Synthesizing Unit <round_robin_arb_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/round_robin_arb.v".
        TCQ = 100
        WIDTH = 2
    Found 2-bit register for signal <last_master_r>.
    Found 2-bit register for signal <grant_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_1> synthesized.

Synthesizing Unit <round_robin_arb_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/round_robin_arb.v".
        TCQ = 100
        WIDTH = 1
WARNING:Xst:647 - Input <current_master<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upd_last_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <channel[0].inh_group> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <grant_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <round_robin_arb_2> synthesized.

Synthesizing Unit <bank_mach>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_mach.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nCS_PER_RANK = 1
        nOP_WAIT = 0
        nRAS = 15
        nRCD = 6
        nRFC = 44
        nRTP = 4
        nRP = 6
        nSLOTS = 1
        nWR = 6
        ORDERING = "NORM"
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 13
        RTT_NOM = "40"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        tZQCS = 64
    Summary:
	no macro.
Unit <bank_mach> synthesized.

Synthesizing Unit <bank_cntrl_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_cntrl.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 13
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_1> synthesized.

Synthesizing Unit <bank_compare>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_compare.v".
        BANK_WIDTH = 3
        TCQ = 0
        BURST_MODE = "8"
        COL_WIDTH = 10
        DATA_BUF_ADDR_WIDTH = 8
        ECC = "OFF"
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 13
WARNING:Xst:647 - Input <size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'req_rank_r_lcl', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_rank_ns', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<10>', unconnected in block 'bank_compare', is tied to its initial value (0).
    Found 1-bit register for signal <req_periodic_rd_r_lcl>.
    Found 3-bit register for signal <req_cmd_r>.
    Found 1-bit register for signal <rd_wr_r_lcl>.
    Found 3-bit register for signal <req_bank_r_lcl>.
    Found 13-bit register for signal <req_row_r_lcl>.
    Found 1-bit register for signal <req_col_r<9>>.
    Found 1-bit register for signal <req_col_r<8>>.
    Found 1-bit register for signal <req_col_r<7>>.
    Found 1-bit register for signal <req_col_r<6>>.
    Found 1-bit register for signal <req_col_r<5>>.
    Found 1-bit register for signal <req_col_r<4>>.
    Found 1-bit register for signal <req_col_r<3>>.
    Found 1-bit register for signal <req_col_r<2>>.
    Found 1-bit register for signal <req_col_r<1>>.
    Found 1-bit register for signal <req_col_r<0>>.
    Found 1-bit register for signal <req_wr_r_lcl>.
    Found 1-bit register for signal <req_priority_r>.
    Found 1-bit register for signal <rb_hit_busy_r>.
    Found 1-bit register for signal <row_hit_r>.
    Found 1-bit register for signal <rank_busy_r>.
    Found 8-bit register for signal <req_data_buf_addr_r>.
    Found 1-bit shifter logical left for signal <PWR_21_o_req_rank_ns[0]_shift_left_30_OUT<0>> created at line 280
    Found 3-bit comparator equal for signal <bank_hit> created at line 221
    Found 13-bit comparator equal for signal <row_hit_ns> created at line 230
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <bank_compare> synthesized.

Synthesizing Unit <bank_state_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_1', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 3-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_20_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_20_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_20_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_20_o_add_36_OUT<0>> created at line 488.
    Found 3-bit adder for signal <act_starve_limit_cntr_r[2]_GND_20_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_20_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_1> synthesized.

Synthesizing Unit <bank_queue_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v".
        TCQ = 0
        BM_CNT_WIDTH = 3
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 0
WARNING:Xst:647 - Input <bm_end_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:4>', unconnected in block 'bank_queue_1', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<0>', unconnected in block 'bank_queue_1', is tied to its initial value (0).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 3-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<1>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 3-bit register for signal <q_entry_r>.
    Found 3-bit subtractor for signal <idle_cnt[2]_GND_21_o_sub_10_OUT> created at line 268.
    Found 3-bit subtractor for signal <rb_hit_busy_cnt[2]_GND_21_o_sub_17_OUT> created at line 283.
    Found 3-bit subtractor for signal <q_entry_r[2]_GND_21_o_sub_19_OUT> created at line 286.
    Found 3-bit subtractor for signal <idle_cnt[2]_GND_21_o_sub_22_OUT> created at line 288.
    Found 3-bit subtractor for signal <order_cnt[2]_GND_21_o_sub_35_OUT> created at line 461.
    Found 3-bit subtractor for signal <order_q_r[2]_GND_21_o_sub_39_OUT> created at line 463.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <bank_queue_1> synthesized.

Synthesizing Unit <bank_cntrl_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_cntrl.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 13
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_2> synthesized.

Synthesizing Unit <bank_state_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_2', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 3-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_23_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_23_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_23_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_23_o_add_36_OUT<0>> created at line 488.
    Found 3-bit adder for signal <act_starve_limit_cntr_r[2]_GND_23_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_23_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_2> synthesized.

Synthesizing Unit <bank_queue_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v".
        TCQ = 0
        BM_CNT_WIDTH = 3
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 1
WARNING:Xst:647 - Input <bm_end_in<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:5>', unconnected in block 'bank_queue_2', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<1:0>', unconnected in block 'bank_queue_2', is tied to its initial value (00).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 3-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 3-bit register for signal <q_entry_r>.
    Found 3-bit subtractor for signal <idle_cnt[2]_GND_24_o_sub_10_OUT> created at line 268.
    Found 3-bit subtractor for signal <rb_hit_busy_cnt[2]_GND_24_o_sub_17_OUT> created at line 283.
    Found 3-bit subtractor for signal <q_entry_r[2]_GND_24_o_sub_19_OUT> created at line 286.
    Found 3-bit subtractor for signal <idle_cnt[2]_GND_24_o_sub_22_OUT> created at line 288.
    Found 3-bit subtractor for signal <order_cnt[2]_GND_24_o_sub_35_OUT> created at line 461.
    Found 3-bit subtractor for signal <order_q_r[2]_GND_24_o_sub_39_OUT> created at line 463.
    Found 3-bit adder for signal <idle_cnt[2]_idlers_below[2]_add_8_OUT> created at line 267.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_2> synthesized.

Synthesizing Unit <bank_cntrl_3>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_cntrl.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 13
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_3> synthesized.

Synthesizing Unit <bank_state_3>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_3', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 3-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_26_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_26_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_26_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_26_o_add_36_OUT<0>> created at line 488.
    Found 3-bit adder for signal <act_starve_limit_cntr_r[2]_GND_26_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_26_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_3> synthesized.

Synthesizing Unit <bank_queue_3>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v".
        TCQ = 0
        BM_CNT_WIDTH = 3
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 2
WARNING:Xst:647 - Input <bm_end_in<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:6>', unconnected in block 'bank_queue_3', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<2:0>', unconnected in block 'bank_queue_3', is tied to its initial value (000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 3-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 3-bit register for signal <q_entry_r>.
    Found 3-bit subtractor for signal <idle_cnt[2]_GND_27_o_sub_10_OUT> created at line 268.
    Found 3-bit subtractor for signal <rb_hit_busy_cnt[2]_GND_27_o_sub_17_OUT> created at line 283.
    Found 3-bit subtractor for signal <q_entry_r[2]_GND_27_o_sub_19_OUT> created at line 286.
    Found 3-bit subtractor for signal <idle_cnt[2]_GND_27_o_sub_22_OUT> created at line 288.
    Found 3-bit subtractor for signal <order_cnt[2]_GND_27_o_sub_35_OUT> created at line 461.
    Found 3-bit subtractor for signal <order_q_r[2]_GND_27_o_sub_39_OUT> created at line 463.
    Found 2-bit adder for signal <n0202[1:0]> created at line 229.
    Found 3-bit adder for signal <idle_cnt[2]_idlers_below[2]_add_8_OUT> created at line 267.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_3> synthesized.

Synthesizing Unit <bank_cntrl_4>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_cntrl.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 13
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_4> synthesized.

Synthesizing Unit <bank_state_4>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 3
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_4', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 3-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_29_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_29_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_29_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_29_o_add_36_OUT<0>> created at line 488.
    Found 3-bit adder for signal <act_starve_limit_cntr_r[2]_GND_29_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_29_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_4> synthesized.

Synthesizing Unit <bank_queue_4>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v".
        TCQ = 0
        BM_CNT_WIDTH = 3
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 3
WARNING:Xst:647 - Input <bm_end_in<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7>', unconnected in block 'bank_queue_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<3:0>', unconnected in block 'bank_queue_4', is tied to its initial value (0000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 3-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<6>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 3-bit register for signal <q_entry_r>.
    Found 3-bit subtractor for signal <idle_cnt[2]_GND_30_o_sub_11_OUT> created at line 268.
    Found 3-bit subtractor for signal <rb_hit_busy_cnt[2]_GND_30_o_sub_18_OUT> created at line 283.
    Found 3-bit subtractor for signal <q_entry_r[2]_GND_30_o_sub_20_OUT> created at line 286.
    Found 3-bit subtractor for signal <idle_cnt[2]_GND_30_o_sub_23_OUT> created at line 288.
    Found 3-bit subtractor for signal <order_cnt[2]_GND_30_o_sub_36_OUT> created at line 461.
    Found 3-bit subtractor for signal <order_q_r[2]_GND_30_o_sub_40_OUT> created at line 463.
    Found 2-bit adder for signal <n0205[1:0]> created at line 229.
    Found 3-bit adder for signal <n0210> created at line 229.
    Found 3-bit adder for signal <idle_cnt[2]_idlers_below[2]_add_9_OUT> created at line 267.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_4> synthesized.

Synthesizing Unit <bank_common>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/bank_common.v".
        TCQ = 0
        BM_CNT_WIDTH = 3
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nOP_WAIT = 0
        nRFC = 44
        RANK_WIDTH = 1
        RANKS = 1
        CWL = 5
        tZQCS = 64
WARNING:Xst:647 - Input <end_rtp<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_req<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_pre_wait<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'low_idle_cnt_r', unconnected in block 'bank_common', is tied to its initial value (0).
    Found 1-bit register for signal <accept_r>.
    Found 1-bit register for signal <periodic_rd_ack_r_lcl>.
    Found 1-bit register for signal <was_wr>.
    Found 1-bit register for signal <maint_wip_r_lcl>.
    Found 4-bit register for signal <maint_controller.maint_hit_busies_r>.
    Found 1-bit register for signal <maint_controller.io_config_rd_r>.
    Found 1-bit register for signal <maint_controller.force_io_config_rd_r_lcl>.
    Found 1-bit register for signal <maint_controller.maint_rdy_r1>.
    Found 2-bit register for signal <generate_maint_cmds.send_cnt_r>.
    Found 1-bit register for signal <insert_maint_r_lcl>.
    Found 6-bit register for signal <rfc_zq_timer.rfc_zq_timer_r>.
    Found 1-bit register for signal <accept_internal_r>.
    Found 2-bit subtractor for signal <generate_maint_cmds.send_cnt_r[1]_GND_31_o_sub_64_OUT> created at line 393.
    Found 6-bit subtractor for signal <rfc_zq_timer.rfc_zq_timer_r[5]_GND_31_o_sub_73_OUT> created at line 430.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_5_OUT> created at line 170.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_7_OUT> created at line 170.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_9_OUT> created at line 170.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_13_OUT> created at line 179.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_15_OUT> created at line 179.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_17_OUT> created at line 179.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_21_OUT> created at line 188.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_23_OUT> created at line 188.
    Found 3-bit adder for signal <GND_31_o_GND_31_o_add_25_OUT> created at line 188.
    Found 2-bit adder for signal <n0214> created at line 378.
    Found 2-bit adder for signal <n0217> created at line 378.
    Found 2-bit adder for signal <n0220> created at line 378.
    Found 2-bit adder for signal <n0223> created at line 378.
    Found 2-bit adder for signal <n0226> created at line 378.
    Found 2-bit adder for signal <n0229> created at line 378.
    Found 2-bit adder for signal <generate_maint_cmds.present_count> created at line 378.
    WARNING:Xst:2404 -  FFs/Latches <was_priority<0:0>> (without init value) have a constant value of 0 in block <bank_common>.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <bank_common> synthesized.

Synthesizing Unit <arb_mux>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_mux.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        DATA_BUF_ADDR_VECT_INDX = 31
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nCNFG2WR = 2
        nSLOTS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 51
        ROW_WIDTH = 13
        RTT_NOM = "40"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
    Summary:
	no macro.
Unit <arb_mux> synthesized.

Synthesizing Unit <arb_row_col>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_row_col.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        EARLY_WR_DATA_ADDR = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2WR = 2
WARNING:Xst:647 - Input <col_rdy_wr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_row_col.v" line 159: Output port <grant_ns> of the instance <row_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_row_col.v" line 185: Output port <grant_ns> of the instance <config_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_row_col.v" line 235: Output port <grant_ns> of the instance <col_arb0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'send_cmd0_col', unconnected in block 'arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd1_row', unconnected in block 'arb_row_col', is tied to its initial value (0).
    Found 1-bit register for signal <io_config_strobe_r>.
    Found 1-bit register for signal <force_io_config_rd_r1_lcl>.
    Found 1-bit register for signal <io_config_valid_r_lcl>.
    Found 1-bit register for signal <sent_col_lcl>.
    Found 1-bit register for signal <insert_maint_r1_lcl>.
    Found 1-bit register for signal <sent_row_lcl>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_row_col> synthesized.

Synthesizing Unit <round_robin_arb_3>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/round_robin_arb.v".
        TCQ = 100
        WIDTH = 4
    Found 4-bit register for signal <last_master_r>.
    Found 4-bit register for signal <grant_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_3> synthesized.

Synthesizing Unit <arb_select>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/arb_select.v".
        TCQ = 0
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        DATA_BUF_ADDR_VECT_INDX = 31
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nSLOTS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 51
        ROW_WIDTH = 13
        RTT_NOM = "40"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
WARNING:Xst:647 - Input <grant_col_wr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'row_mux.row_cmd_r', unconnected in block 'arb_select', is tied to its initial value (00000000000000000000).
WARNING:Xst:2935 - Signal 'col_mux.col_cmd_r', unconnected in block 'arb_select', is tied to its initial value (00000000000000000000).
WARNING:Xst:653 - Signal <col_mux.col_row_r> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <col_mux.col_rmw_r>.
    Found 1-bit register for signal <col_mux.col_size_r>.
    Found 8-bit register for signal <col_mux.col_data_buf_addr_r>.
    Found 2-bit register for signal <io_config_r>.
    Found 1-bit register for signal <col_mux.col_periodic_rd_r>.
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra0[0]_shift_left_36_OUT<0>> created at line 349
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra1[0]_shift_left_37_OUT<0>> created at line 351
    Found 1-bit shifter logical left for signal <io_config_one_hot> created at line 390
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <arb_select> synthesized.

Synthesizing Unit <col_mach>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/col_mach.v".
        TCQ = 0
        BANK_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        DATA_BUF_ADDR_WIDTH = 8
        DATA_BUF_OFFSET_WIDTH = 1
        DELAY_WR_DATA_CNTRL = 0
        DQS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        MC_ERR_ADDR_WIDTH = 27
        nCK_PER_CLK = 2
        nPHY_WRLAT = 0
        nRD_EN2CNFG_WR = 7
        nWR_EN2CNFG_RD = 4
        nWR_EN2CNFG_WR = 4
        RANK_WIDTH = 1
        ROW_WIDTH = 13
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ra<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ba<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_row<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_a<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'offset_r<1>', unconnected in block 'col_mach', is tied to its initial value (0).
    Found 3-bit register for signal <cnfg_wr_wait_r>.
    Found 2-bit register for signal <cnfg_rd_wait_r>.
    Found 1-bit register for signal <inhbt_wr_config_r>.
    Found 1-bit register for signal <inhbt_rd_config_r>.
    Found 5-bit register for signal <read_fifo.head_r>.
    Found 5-bit register for signal <read_fifo.head_r1>.
    Found 5-bit register for signal <read_fifo.tail_r>.
    Found 11-bit register for signal <read_fifo.fifo_out_data_r<10:0>>.
    Found 1-bit register for signal <offset_r<0>>.
    Found 11-bit register for signal <read_fifo.fifo_in_data_r>.
    Found 3-bit subtractor for signal <cnfg_wr_wait_r[2]_GND_36_o_sub_8_OUT> created at line 260.
    Found 2-bit subtractor for signal <cnfg_rd_wait_r[1]_GND_36_o_sub_16_OUT> created at line 280.
    Found 5-bit adder for signal <read_fifo.head_r[4]_GND_36_o_add_32_OUT> created at line 388.
    Found 5-bit adder for signal <read_fifo.tail_r[4]_GND_36_o_add_39_OUT> created at line 397.
    WARNING:Xst:2404 -  FFs/Latches <read_fifo.fifo_in_data_r<11:11>> (without init value) have a constant value of 0 in block <col_mach>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <col_mach> synthesized.

Synthesizing Unit <phy_top>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v".
        TCQ = 0
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DRAM_TYPE = "DDR3"
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        BANK_WIDTH = 3
        CK_WIDTH = 1
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 4
        DQ_WIDTH = 8
        DM_WIDTH = 1
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 1
        DRAM_WIDTH = 8
        ROW_WIDTH = 13
        RANK_WIDTH = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "40"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        PD_TAP_REQ = 0
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        nDQS_COL0 = 1
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 8'b00000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
        SIM_BYPASS_INIT_CAL = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <slot_0_present<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_dqs_tap_set<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_dq_tap_set<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_dram_clk_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_tap_set_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v" line 955: Output port <dq_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v" line 955: Output port <dqs_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v" line 1020: Output port <dbg_rd_data_inv_edge_detect> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v" line 1020: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v" line 1020: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v" line 1020: Output port <wrcal_err> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v" line 1131: Output port <dbg_rd_clkdiv_inv> of the instance <u_phy_rdlvl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <out_oserdes_wc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <chip_cnt_r1>.
    Found 3-bit register for signal <calib_width>.
    Found 1-bit register for signal <dqs_oe>.
    Found 2-bit register for signal <chip_cnt_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <phy_top> synthesized.

Synthesizing Unit <phy_init>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v".
        TCQ = 0
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        BANK_WIDTH = 3
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 8
        ROW_WIDTH = 13
        CS_WIDTH = 1
        CKE_WIDTH = 1
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "40"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DDR2_DQSN_ENABLE = "YES"
        nSLOTS = 1
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_replicate" is not applicable.
WARNING:Xst:647 - Input <slot_0_present<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <mr1_r<0><0>> equivalent to <mr1_r<0><1>> has been removed
    Register <phy_ras_n0> equivalent to <phy_ras_n1> has been removed
    Register <phy_bank1> equivalent to <phy_bank0> has been removed
    Register <phy_cke1<0>> equivalent to <phy_cke0<0>> has been removed
    Register <phy_address1> equivalent to <phy_address0> has been removed
    Register <phy_cas_n0> equivalent to <phy_cas_n1> has been removed
    Register <phy_we_n0> equivalent to <phy_we_n1> has been removed
    Register <phy_odt1<0>> equivalent to <phy_odt0<0>> has been removed
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <dfi_init_complete>.
    Found 16-bit register for signal <rdlvl_start_dly0_r>.
    Found 16-bit register for signal <rdlvl_start_dly1_r>.
    Found 16-bit register for signal <rdlvl_start_dly_clkdiv_r>.
    Found 16-bit register for signal <pd_cal_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 1-bit register for signal <rdlvl_start<1>>.
    Found 1-bit register for signal <rdlvl_start<0>>.
    Found 1-bit register for signal <rdlvl_clkdiv_start>.
    Found 1-bit register for signal <pd_cal_start>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_active>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <phy_cke0>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <mem_init_done_r1>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit register for signal <auto_cnt_r>.
    Found 1-bit register for signal <phy_cs_n0>.
    Found 1-bit register for signal <phy_cs_n1>.
    Found 2-bit register for signal <burst_addr_r>.
    Found 1-bit register for signal <new_burst_r>.
    Found 1-bit register for signal <phy_wrdata_en>.
    Found 1-bit register for signal <phy_ioconfig_en>.
    Found 1-bit register for signal <phy_ioconfig>.
    Found 1-bit register for signal <phy_rddata_en>.
    Found 4-bit register for signal <cnt_init_data_r>.
    Found 32-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n1>.
    Found 1-bit register for signal <phy_cas_n1>.
    Found 1-bit register for signal <phy_we_n1>.
    Found 1-bit register for signal <mr1_r<0><1>>.
    Found 1-bit register for signal <phy_tmp_cs1_r>.
    Found 1-bit register for signal <phy_odt0>.
    Found 3-bit register for signal <phy_bank0>.
    Found 13-bit register for signal <phy_address0>.
    Found 1-bit register for signal <init_complete_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100101 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100111 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011101 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_0> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 86                                             |
    | Inputs             | 31                                             |
    | Outputs            | 43                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_39_o_GND_39_o_sub_226_OUT> created at line 1560.
    Found 7-bit adder for signal <cnt_cmd_r[6]_GND_39_o_add_52_OUT> created at line 854.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_39_o_add_74_OUT> created at line 879.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_39_o_add_79_OUT> created at line 888.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_39_o_add_88_OUT> created at line 935.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_GND_39_o_add_99_OUT> created at line 966.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_39_o_add_107_OUT> created at line 987.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_39_o_add_123_OUT> created at line 1038.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_39_o_add_131_OUT> created at line 1051.
    Found 2-bit adder for signal <chip_cnt_r[1]_GND_39_o_add_227_OUT> created at line 1561.
    Found 2-bit adder for signal <auto_cnt_r[1]_GND_39_o_add_237_OUT> created at line 1573.
    Found 2-bit adder for signal <burst_addr_r[1]_GND_39_o_add_271_OUT> created at line 1657.
    Found 4-bit adder for signal <cnt_init_data_r[3]_GND_39_o_add_283_OUT> created at line 1735.
    Found 5-bit subtractor for signal <GND_39_o_GND_39_o_sub_36_OUT<4:0>> created at line 764.
    Found 16x32-bit Read Only RAM for signal <cnt_init_data_r[3]_X_37_o_wide_mux_294_OUT>
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_39_o_wide_mux_371_OUT>
    Found 2-bit comparator greater for signal <auto_cnt_r[1]_GND_39_o_LessThan_155_o> created at line 1208
    Found 32-bit comparator not equal for signal <n0275> created at line 1560
    Found 2-bit comparator greater for signal <n0292> created at line 1597
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<3><7:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><1:2>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:10>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt0_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt1_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<0><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><0><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><1><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    Summary:
	inferred   2 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 244 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_init> synthesized.

Synthesizing Unit <phy_control_io>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_control_io.v".
        TCQ = 0
        BANK_WIDTH = 3
        RANK_WIDTH = 1
        nCS_PER_RANK = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        ROW_WIDTH = 13
        WRLVL = "ON"
        nCWL = 5
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        REFCLK_FREQ = 200
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        DDR2_EARLY_CS = 1'b0
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_keep = 1" for signal <oce_hack_r5>.
    Found 4-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <rst_r>.
    WARNING:Xst:2404 -  FFs/Latches <parity0<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    WARNING:Xst:2404 -  FFs/Latches <parity1<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <phy_control_io> synthesized.

Synthesizing Unit <phy_clock_io>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_clock_io.v".
        TCQ = 0
        CK_WIDTH = 1
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IODELAY_GRP = "DDR3_SDRAM"
    Summary:
	no macro.
Unit <phy_clock_io> synthesized.

Synthesizing Unit <phy_ck_iob>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_ck_iob.v".
        TCQ = 0
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IODELAY_GRP = "DDR3_SDRAM"
    Summary:
	no macro.
Unit <phy_ck_iob> synthesized.

Synthesizing Unit <phy_data_io>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v".
        TCQ = 0
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        DRAM_WIDTH = 8
        DM_WIDTH = 1
        DQ_WIDTH = 8
        DQS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        nCWL = 5
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        nDQS_COL0 = 1
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 8'b00000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
    Set property "syn_maxfan = 1" for signal <rst_r>.
    Set property "MAX_FANOUT = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[0].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[0].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[0].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[1].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[1].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[2].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[2].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[3].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[3].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[4].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[4].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[5].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[5].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[6].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[6].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[7].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[7].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[7].rst_dq_r>.
WARNING:Xst:647 - Input <clk_rsync<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[1].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[2].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[3].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[4].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[5].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[6].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[7].u_iob_dq> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gen_dqs[0].rst_dqs_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Found 1-bit register for signal <gen_dq[0].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[1].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[2].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[3].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[4].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[5].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[6].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[7].rst_dq_r>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <phy_data_io> synthesized.

Synthesizing Unit <phy_dqs_iob>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dqs_iob.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <u_iodelay_dqs_p>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_dqs_iob> synthesized.

Synthesizing Unit <rd_bitslip_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rd_bitslip.v".
        TCQ = 100
    Found 4-bit register for signal <slip_out_r>.
    Found 4-bit register for signal <slip_out_r2>.
    Found 4-bit register for signal <slip_out_r3>.
    Found 4-bit register for signal <qout>.
    Found 1-bit register for signal <din2_r>.
    Found 4-bit 4-to-1 multiplexer for signal <slip_out> created at line 109.
    Found 4-bit 4-to-1 multiplexer for signal <clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT> created at line 133.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bitslip_1> synthesized.

Synthesizing Unit <phy_dm_iob>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dm_iob.v".
        TCQ = 0
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <u_odelay_dm>.
    Found 1-bit register for signal <mask_data_fall0_r1>.
    Found 1-bit register for signal <mask_data_rise1_r1>.
    Found 1-bit register for signal <mask_data_fall1_r1>.
    Found 1-bit register for signal <mask_data_rise0_r2>.
    Found 1-bit register for signal <mask_data_fall0_r2>.
    Found 1-bit register for signal <mask_data_rise1_r2>.
    Found 1-bit register for signal <mask_data_fall1_r2>.
    Found 1-bit register for signal <mask_data_rise1_r3>.
    Found 1-bit register for signal <mask_data_fall1_r3>.
    Found 1-bit register for signal <out_d1>.
    Found 1-bit register for signal <out_d2>.
    Found 1-bit register for signal <out_d3>.
    Found 1-bit register for signal <out_d4>.
    Found 1-bit register for signal <mask_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise1_r3_Mux_2_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall1_r3_Mux_3_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise0_r2_Mux_4_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o> created at line 189.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <phy_dm_iob> synthesized.

Synthesizing Unit <phy_dq_iob>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dq_iob.v".
        TCQ = 0
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <u_iodelay_dq>.
    Found 1-bit register for signal <wr_data_fall0_r1>.
    Found 1-bit register for signal <wr_data_rise1_r1>.
    Found 1-bit register for signal <wr_data_fall1_r1>.
    Found 1-bit register for signal <wr_data_rise0_r2>.
    Found 1-bit register for signal <wr_data_fall0_r2>.
    Found 1-bit register for signal <wr_data_rise1_r2>.
    Found 1-bit register for signal <wr_data_fall1_r2>.
    Found 1-bit register for signal <wr_data_rise1_r3>.
    Found 1-bit register for signal <wr_data_fall1_r3>.
    Found 1-bit register for signal <ocb_d1>.
    Found 1-bit register for signal <ocb_d2>.
    Found 1-bit register for signal <ocb_d3>.
    Found 1-bit register for signal <ocb_d4>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 1-bit register for signal <wr_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall1_r3_Mux_3_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise0_r2_Mux_4_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o> created at line 274.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <phy_dq_iob> synthesized.

Synthesizing Unit <rd_bitslip_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/rd_bitslip.v".
        TCQ = 0
    Found 4-bit register for signal <slip_out_r>.
    Found 4-bit register for signal <slip_out_r2>.
    Found 4-bit register for signal <slip_out_r3>.
    Found 4-bit register for signal <qout>.
    Found 1-bit register for signal <din2_r>.
    Found 4-bit 4-to-1 multiplexer for signal <slip_out> created at line 109.
    Found 4-bit 4-to-1 multiplexer for signal <clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT> created at line 133.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bitslip_2> synthesized.

Synthesizing Unit <phy_dly_ctrl>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dly_ctrl.v".
        TCQ = 0
        DQ_WIDTH = 8
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 1
        RANK_WIDTH = 1
        nCWL = 5
        REG_CTRL = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DRAM_TYPE = "DDR3"
        nDQS_COL0 = 1
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 8'b00000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <clk_rsync<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdlvl_done<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_cal_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mux_rd_wr_last_r>.
    Found 1-bit register for signal <rd_wr_r>.
    Found 1-bit register for signal <rd_wr_rsync_r<0>>.
    Found 1-bit register for signal <dlyce_cpt_mux>.
    Found 1-bit register for signal <dlyinc_cpt_mux>.
    Found 4-bit register for signal <dlyce_rsync_mux>.
    Found 4-bit register for signal <dlyinc_rsync_mux>.
    Found 5-bit register for signal <dlyval_dqs>.
    Found 5-bit register for signal <dlyval_dq>.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <phy_dly_ctrl> synthesized.

Synthesizing Unit <phy_write>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v".
        TCQ = 0
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        DQ_WIDTH = 8
        DQS_WIDTH = 1
        nCWL = 5
        REG_CTRL = "OFF"
        RANK_WIDTH = 1
        CLKPERF_DLY_USED = "OFF"
WARNING:Xst:647 - Input <mc_ioconfig<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrdata_en_r1>.
    Found 1-bit register for signal <wrdata_en_r2>.
    Found 1-bit register for signal <wrdata_en_r3>.
    Found 1-bit register for signal <wrdata_en_r4>.
    Found 1-bit register for signal <wrdata_en_r5>.
    Found 1-bit register for signal <wrdata_en_r6>.
    Found 1-bit register for signal <ocb_d1>.
    Found 1-bit register for signal <ocb_d2>.
    Found 1-bit register for signal <ocb_d3>.
    Found 1-bit register for signal <ocb_d4>.
    Found 1-bit register for signal <ocb_dq1>.
    Found 1-bit register for signal <ocb_dq2>.
    Found 1-bit register for signal <ocb_dq3>.
    Found 1-bit register for signal <ocb_dq4>.
    Found 1-bit register for signal <dm_ce_0>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 20-bit register for signal <wr_level_dqs_stg_r>.
    Found 4-bit register for signal <dqs_rst>.
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_65_o_add_18_OUT> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <phy_write> synthesized.

Synthesizing Unit <phy_wrlvl>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_wrlvl.v".
        TCQ = 0
        DQS_CNT_WIDTH = 1
        DQ_WIDTH = 8
        SHIFT_TBY4_TAP = 8
        DQS_WIDTH = 1
        DRAM_WIDTH = 8
        CS_WIDTH = 1
        CAL_WIDTH = "HALF"
        DQS_TAP_CNT_INDEX = 4
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:647 - Input <rdlvl_done<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <dlyval_wr_dqs_r<0>>.
    Found 2-bit register for signal <wr_calib_dly_r1<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r>.
    Found 1-bit register for signal <rd_data_previous_r>.
    Found 1-bit register for signal <rd_data_inv_dqs_previous_r>.
    Found 2-bit register for signal <stable_cnt>.
    Found 2-bit register for signal <inv_stable_cnt>.
    Found 1-bit register for signal <rd_data_inv_edge_detect_r>.
    Found 1-bit register for signal <rd_data_edge_detect_r>.
    Found 5-bit register for signal <dq_tap<0><0>>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 1-bit register for signal <inv_dqs_r<0>>.
    Found 5-bit register for signal <wl_dqs_tap_count_r<0>>.
    Found 5-bit register for signal <dlyval_wr_dq_r<0>>.
    Found 5-bit register for signal <dq_tap_wl<0>>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 1-bit register for signal <inv_dqs_wl>.
    Found 2-bit register for signal <dqs_count_r>.
    Found 2-bit register for signal <dqs_count_rep2>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 4-bit register for signal <wl_state_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 5-bit register for signal <wl_tap_count_r>.
    Found 1-bit register for signal <rdlvl_err_byte_r>.
    Found 1-bit register for signal <rdlvl_error_r>.
    Found 1-bit register for signal <rdlvl_error_r1>.
    Found 1-bit register for signal <rdlvl_resume>.
    Found 1-bit register for signal <rdlvl_resume_r>.
    Found 1-bit register for signal <rdlvl_resume_r1>.
    Found 1-bit register for signal <rdlvl_resume_r2>.
    Found 1-bit register for signal <wrcal_err>.
    Found 2-bit register for signal <wr_calib_dly_r>.
    Found 1-bit register for signal <set_one_flag>.
    Found 1-bit register for signal <set_two_flag>.
    Found 1-bit register for signal <inv_dqs_wl_r<0>>.
    Found finite state machine <FSM_1> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_67_o_GND_67_o_sub_122_OUT> created at line 541.
    Found 4-bit subtractor for signal <GND_67_o_GND_67_o_sub_147_OUT> created at line 581.
    Found 2-bit adder for signal <stable_cnt[1]_GND_67_o_add_28_OUT> created at line 284.
    Found 2-bit adder for signal <inv_stable_cnt[1]_GND_67_o_add_41_OUT> created at line 298.
    Found 5-bit adder for signal <wl_tap_count_r[4]_GND_67_o_add_96_OUT> created at line 492.
    Found 2-bit adder for signal <dqs_count_r[1]_GND_67_o_add_139_OUT> created at line 566.
    Found 2-bit adder for signal <dqs_count_rep2[1]_GND_67_o_add_141_OUT> created at line 568.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_67_o_add_148_OUT> created at line 586.
    Found 3-bit adder for signal <n0407> created at line 641.
    Found 3x2-bit multiplier for signal <n0337> created at line 408.
    Found 2-bit comparator lessequal for signal <n0014> created at line 230
    Found 5-bit comparator greater for signal <GND_67_o_wl_tap_count_r[4]_LessThan_25_o> created at line 280
    Found 1-bit comparator equal for signal <rd_data_previous_r[0]_rd_data_rise_wl_r[0]_equal_27_o> created at line 282
    Found 2-bit comparator greater for signal <stable_cnt[1]_PWR_70_o_LessThan_28_o> created at line 283
    Found 1-bit comparator equal for signal <rd_data_inv_dqs_previous_r[0]_rd_data_rise_wl_r[0]_equal_40_o> created at line 295
    Found 2-bit comparator greater for signal <inv_stable_cnt[1]_PWR_70_o_LessThan_41_o> created at line 297
    Found 2-bit comparator lessequal for signal <n0083> created at line 341
    Found 2-bit comparator lessequal for signal <n0087> created at line 341
    Found 5-bit comparator greater for signal <n0137> created at line 530
    Found 5-bit comparator greater for signal <PWR_70_o_wl_tap_count_r[4]_LessThan_127_o> created at line 543
    Found 2-bit comparator lessequal for signal <n0163> created at line 549
    Found 32-bit comparator equal for signal <GND_67_o_GND_67_o_equal_148_o> created at line 581
    Found 2-bit comparator lessequal for signal <n0259> created at line 672
    Found 3-bit comparator lessequal for signal <n0266> created at line 673
    Summary:
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_wrlvl> synthesized.

Synthesizing Unit <phy_read>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_read.v".
        TCQ = 0
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQS_WIDTH = 1
        DQ_WIDTH = 8
        DRAM_WIDTH = 8
        IODELAY_GRP = "DDR3_SDRAM"
        nDQS_COL0 = 1
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 8'b00000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
    Summary:
	no macro.
Unit <phy_read> synthesized.

Synthesizing Unit <phy_rdclk_gen>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v".
        TCQ = 0
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQS_WIDTH = 1
        nDQS_COL0 = 1
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_ck_cpt[0].u_odelay_cpt>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_loop_col0.u_odelay_rsync>.
    Set property "shreg_extract = no" for signal <dlyrst_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_cpt_r>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<3:1>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<3:1>>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<0>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<0>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_cpt_r>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<3:1>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<3:1>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<0>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<0>>.
WARNING:Xst:647 - Input <dlyce_rsync<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dlyinc_rsync<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_rsync_tap_cnt<19:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocbextend_rsync<3:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rsync_bufr<3:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <en_clk_off_cnt_r>.
    Found 4-bit register for signal <en_clk_on_cnt_r>.
    Found 1-bit register for signal <en_clk_cpt_even_r>.
    Found 1-bit register for signal <en_clk_cpt_odd_r>.
    Found 1-bit register for signal <en_clk_rsync_even_r<0>>.
    Found 1-bit register for signal <en_clk_rsync_odd_r<0>>.
    Found 4-bit register for signal <rst_off_cnt_r>.
    Found 1-bit register for signal <rst_rsync_pre_r>.
    Found 3-bit register for signal <reset_state_r>.
    Found 4-bit register for signal <wc_oserdes_cnt_r>.
    Found 1-bit register for signal <wc_oserdes_r>.
    Found 1-bit register for signal <dlyrst_cpt_r>.
    Found 1-bit register for signal <dlyrst_rsync_r<0>>.
    Found 1-bit register for signal <rst_oserdes_cpt_r>.
    Found 1-bit register for signal <rst_oserdes_rsync_r<0>>.
    Found 4-bit register for signal <rst_rsync>.
    Found 1-bit register for signal <ocbextend_cpt_r>.
    Found 9-bit register for signal <rst_oserdes_sync_r>.
    Found 1-bit register for signal <ocbextend_rsync_r_dummy[0]>.
    Found finite state machine <FSM_2> for signal <reset_state_r>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_oserdes (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <wc_oserdes_cnt_r[3]_GND_70_o_add_4_OUT> created at line 310.
    Found 4-bit adder for signal <en_clk_on_cnt_r[3]_GND_70_o_add_7_OUT> created at line 324.
    Found 4-bit adder for signal <en_clk_off_cnt_r[3]_GND_70_o_add_10_OUT> created at line 331.
    Found 4-bit adder for signal <rst_off_cnt_r[3]_GND_70_o_add_13_OUT> created at line 339.
    WARNING:Xst:2404 -  FFs/Latches <ocbextend_rsync_r<3:1>> (without init value) have a constant value of 0 in block <phy_rdclk_gen>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_rdclk_gen> synthesized.

Synthesizing Unit <phy_rdctrl_sync>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdctrl_sync.v".
        TCQ = 0
    Found 1-bit register for signal <rdpath_rdy_dly_r<9>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<7>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<5>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<3>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<1>>.
    Found 1-bit register for signal <dfi_rddata_valid_phy>.
    Found 1-bit register for signal <rdpath_rdy>.
    Found 1-bit register for signal <dfi_rddata_valid>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_rdctrl_sync> synthesized.

Synthesizing Unit <phy_rddata_sync>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rddata_sync.v".
        TCQ = 0
        DQ_WIDTH = 8
        DQS_WIDTH = 1
        DRAM_WIDTH = 8
        nDQS_COL0 = 1
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 8'b00000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
WARNING:Xst:647 - Input <clk_rsync<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <dfi_rd_dqs>.
    Found 32-bit register for signal <dfi_rddata>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <phy_rddata_sync> synthesized.

Synthesizing Unit <circ_buffer>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/circ_buffer.v".
        TCQ = 0
        BUF_DEPTH = 6
        DATA_WIDTH = 36
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_80_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_80_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer> synthesized.

Synthesizing Unit <phy_rdlvl>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v".
        TCQ = 0
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQ_WIDTH = 8
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 1
        DRAM_WIDTH = 8
        DRAM_TYPE = "DDR3"
        PD_TAP_REQ = 0
        nCL = 6
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dbg_sel_idel_cpt<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_rsync<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <dlyval_dqs> equivalent to <dlyval_dq> has been removed
    Register <rd_clkdly_cnt> equivalent to <dbg_rd_clkdly_cnt> has been removed
    Register <rd_active_dly> equivalent to <dbg_rd_active_dly> has been removed
    Register <dbg_rd_bitslip_cnt> equivalent to <rd_bitslip_cnt> has been removed
    Found 5-bit register for signal <dbg_cpt_second_edge_taps<0>>.
    Found 5-bit register for signal <dbg_rd_active_dly>.
    Found 2-bit register for signal <dbg_rd_clkdly_cnt>.
    Found 1-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 1-bit register for signal <dlyce_cpt>.
    Found 1-bit register for signal <dlyinc_cpt>.
    Found 4-bit register for signal <dlyce_rsync>.
    Found 1-bit register for signal <dlyinc_rsync>.
    Found 1-bit register for signal <dlyval_dq_reg_r<4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0>>.
    Found 5-bit register for signal <dlyval_dq>.
    Found 4-bit register for signal <cnt_pipe_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0><1>>.
    Found 1-bit register for signal <sr_rise0_r<0><0>>.
    Found 1-bit register for signal <sr_fall0_r<0><1>>.
    Found 1-bit register for signal <sr_fall0_r<0><0>>.
    Found 1-bit register for signal <sr_rise1_r<0><1>>.
    Found 1-bit register for signal <sr_rise1_r<0><0>>.
    Found 1-bit register for signal <sr_fall1_r<0><1>>.
    Found 1-bit register for signal <sr_fall1_r<0><0>>.
    Found 1-bit register for signal <sr_rise0_r<1><1>>.
    Found 1-bit register for signal <sr_rise0_r<1><0>>.
    Found 1-bit register for signal <sr_fall0_r<1><1>>.
    Found 1-bit register for signal <sr_fall0_r<1><0>>.
    Found 1-bit register for signal <sr_rise1_r<1><1>>.
    Found 1-bit register for signal <sr_rise1_r<1><0>>.
    Found 1-bit register for signal <sr_fall1_r<1><1>>.
    Found 1-bit register for signal <sr_fall1_r<1><0>>.
    Found 1-bit register for signal <sr_rise0_r<2><1>>.
    Found 1-bit register for signal <sr_rise0_r<2><0>>.
    Found 1-bit register for signal <sr_fall0_r<2><1>>.
    Found 1-bit register for signal <sr_fall0_r<2><0>>.
    Found 1-bit register for signal <sr_rise1_r<2><1>>.
    Found 1-bit register for signal <sr_rise1_r<2><0>>.
    Found 1-bit register for signal <sr_fall1_r<2><1>>.
    Found 1-bit register for signal <sr_fall1_r<2><0>>.
    Found 1-bit register for signal <sr_rise0_r<3><1>>.
    Found 1-bit register for signal <sr_rise0_r<3><0>>.
    Found 1-bit register for signal <sr_fall0_r<3><1>>.
    Found 1-bit register for signal <sr_fall0_r<3><0>>.
    Found 1-bit register for signal <sr_rise1_r<3><1>>.
    Found 1-bit register for signal <sr_rise1_r<3><0>>.
    Found 1-bit register for signal <sr_fall1_r<3><1>>.
    Found 1-bit register for signal <sr_fall1_r<3><0>>.
    Found 1-bit register for signal <sr_rise0_r<4><1>>.
    Found 1-bit register for signal <sr_rise0_r<4><0>>.
    Found 1-bit register for signal <sr_fall0_r<4><1>>.
    Found 1-bit register for signal <sr_fall0_r<4><0>>.
    Found 1-bit register for signal <sr_rise1_r<4><1>>.
    Found 1-bit register for signal <sr_rise1_r<4><0>>.
    Found 1-bit register for signal <sr_fall1_r<4><1>>.
    Found 1-bit register for signal <sr_fall1_r<4><0>>.
    Found 1-bit register for signal <sr_rise0_r<5><1>>.
    Found 1-bit register for signal <sr_rise0_r<5><0>>.
    Found 1-bit register for signal <sr_fall0_r<5><1>>.
    Found 1-bit register for signal <sr_fall0_r<5><0>>.
    Found 1-bit register for signal <sr_rise1_r<5><1>>.
    Found 1-bit register for signal <sr_rise1_r<5><0>>.
    Found 1-bit register for signal <sr_fall1_r<5><1>>.
    Found 1-bit register for signal <sr_fall1_r<5><0>>.
    Found 1-bit register for signal <sr_rise0_r<6><1>>.
    Found 1-bit register for signal <sr_rise0_r<6><0>>.
    Found 1-bit register for signal <sr_fall0_r<6><1>>.
    Found 1-bit register for signal <sr_fall0_r<6><0>>.
    Found 1-bit register for signal <sr_rise1_r<6><1>>.
    Found 1-bit register for signal <sr_rise1_r<6><0>>.
    Found 1-bit register for signal <sr_fall1_r<6><1>>.
    Found 1-bit register for signal <sr_fall1_r<6><0>>.
    Found 1-bit register for signal <sr_rise0_r<7><1>>.
    Found 1-bit register for signal <sr_rise0_r<7><0>>.
    Found 1-bit register for signal <sr_fall0_r<7><1>>.
    Found 1-bit register for signal <sr_fall0_r<7><0>>.
    Found 1-bit register for signal <sr_rise1_r<7><1>>.
    Found 1-bit register for signal <sr_rise1_r<7><0>>.
    Found 1-bit register for signal <sr_fall1_r<7><1>>.
    Found 1-bit register for signal <sr_fall1_r<7><0>>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <store_sr_done_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <sr_match_valid_r>.
    Found 1-bit register for signal <sr_match_valid_r1>.
    Found 1-bit register for signal <old_sr_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r1>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <sr_match_rise0_r<0>>.
    Found 1-bit register for signal <sr_match_fall0_r<0>>.
    Found 1-bit register for signal <sr_match_rise1_r<0>>.
    Found 1-bit register for signal <sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_match_fall1_r<0>>.
    Found 1-bit register for signal <sr_match_rise0_r<1>>.
    Found 1-bit register for signal <sr_match_fall0_r<1>>.
    Found 1-bit register for signal <sr_match_rise1_r<1>>.
    Found 1-bit register for signal <sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_match_fall1_r<1>>.
    Found 1-bit register for signal <sr_match_rise0_r<2>>.
    Found 1-bit register for signal <sr_match_fall0_r<2>>.
    Found 1-bit register for signal <sr_match_rise1_r<2>>.
    Found 1-bit register for signal <sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_match_fall1_r<2>>.
    Found 1-bit register for signal <sr_match_rise0_r<3>>.
    Found 1-bit register for signal <sr_match_fall0_r<3>>.
    Found 1-bit register for signal <sr_match_rise1_r<3>>.
    Found 1-bit register for signal <sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_match_fall1_r<3>>.
    Found 1-bit register for signal <sr_match_rise0_r<4>>.
    Found 1-bit register for signal <sr_match_fall0_r<4>>.
    Found 1-bit register for signal <sr_match_rise1_r<4>>.
    Found 1-bit register for signal <sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_match_fall1_r<4>>.
    Found 1-bit register for signal <sr_match_rise0_r<5>>.
    Found 1-bit register for signal <sr_match_fall0_r<5>>.
    Found 1-bit register for signal <sr_match_rise1_r<5>>.
    Found 1-bit register for signal <sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_match_fall1_r<5>>.
    Found 1-bit register for signal <sr_match_rise0_r<6>>.
    Found 1-bit register for signal <sr_match_fall0_r<6>>.
    Found 1-bit register for signal <sr_match_rise1_r<6>>.
    Found 1-bit register for signal <sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_match_fall1_r<6>>.
    Found 1-bit register for signal <sr_match_rise0_r<7>>.
    Found 1-bit register for signal <sr_match_fall0_r<7>>.
    Found 1-bit register for signal <sr_match_rise1_r<7>>.
    Found 1-bit register for signal <sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_match_fall1_r<7>>.
    Found 1-bit register for signal <sr_match_rise0_and_r>.
    Found 1-bit register for signal <sr_match_fall0_and_r>.
    Found 1-bit register for signal <sr_match_rise1_and_r>.
    Found 1-bit register for signal <sr_match_fall1_and_r>.
    Found 1-bit register for signal <prev_match_rise0_and_r>.
    Found 1-bit register for signal <prev_match_fall0_and_r>.
    Found 1-bit register for signal <prev_match_rise1_and_r>.
    Found 1-bit register for signal <prev_match_fall1_and_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_valid_r>.
    Found 1-bit register for signal <prev_found_edge_r>.
    Found 12-bit register for signal <detect_edge_cnt0_r>.
    Found 1-bit register for signal <detect_edge_cnt1_en_r>.
    Found 12-bit register for signal <detect_edge_cnt1_r>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 3-bit register for signal <cnt_eye_size_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <last_tap_jitter_r>.
    Found 1-bit register for signal <found_edge_latched_r>.
    Found 1-bit register for signal <found_jitter_latched_r>.
    Found 5-bit register for signal <idel_tap_cnt_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_r>.
    Found 1-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 5-bit register for signal <cal1_dq_tap_cnt_r>.
    Found 1-bit register for signal <cal1_dq_taps_inc_r>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 1-bit register for signal <cal1_store_sr_req_r>.
    Found 5-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 5-bit register for signal <cnt_idel_inc_cpt_r>.
    Found 5-bit register for signal <cnt_idel_skip_idel_r>.
    Found 1-bit register for signal <detect_edge_start_r>.
    Found 1-bit register for signal <found_dq_edge_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 5-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_done<0>>.
    Found 1-bit register for signal <rdlvl_err<0>>.
    Found 5-bit register for signal <right_edge_taps_r>.
    Found 5-bit register for signal <second_edge_taps_r>.
    Found 5-bit register for signal <second_edge_dq_taps_r>.
    Found 6-bit register for signal <tby4_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_posedge_r>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <rden_wait_r>.
    Found 3-bit register for signal <cnt_rden_wait_r>.
    Found 2-bit register for signal <rd_bitslip_cnt>.
    Found 1-bit register for signal <cal_clkdiv_clkdiv_inv_r>.
    Found 1-bit register for signal <cal_clkdiv_cnt_clkdiv_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyce_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyinc_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_idel_rsync_inc_r>.
    Found 1-bit register for signal <cal_clkdiv_prech_req_r>.
    Found 4-bit register for signal <cal_clkdiv_state_r>.
    Found 1-bit register for signal <cal_clkdiv_store_sr_req_r>.
    Found 1-bit register for signal <clkdiv_inv_r>.
    Found 5-bit register for signal <idel_tap_delta_rsync_r>.
    Found 5-bit register for signal <min_rsync_marg_r>.
    Found 1-bit register for signal <new_cnt_clkdiv_r>.
    Found 1-bit register for signal <pol_min_rsync_marg_r>.
    Found 1-bit register for signal <rdlvl_clkdiv_done>.
    Found 2-bit register for signal <cal2_cnt_bitslip_r>.
    Found 5-bit register for signal <cal2_cnt_rd_dly_r>.
    Found 1-bit register for signal <cal2_cnt_rden_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_en_dqs_skew_r>.
    Found 5-bit register for signal <cal2_max_cnt_rd_dly_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 2-bit register for signal <cal2_rd_bitslip_cnt_r>.
    Found 3-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <rdlvl_pat_err>.
    Found 1-bit register for signal <cal2_dly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<0>>.
    Found 5-bit register for signal <cal2_rd_active_dly_r>.
    Found 5-bit register for signal <cal2_dly_cnt_delta_r<0>>.
    Found 2-bit register for signal <cal2_clkdly_cnt_r>.
    Found 1-bit register for signal <cal2_deskew_err_r>.
    Found 1-bit register for signal <rdlvl_err<1>>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <cal2_done_r2>.
    Found 1-bit register for signal <cal2_done_r3>.
    Found 1-bit register for signal <rdlvl_done<1>>.
    Found 5-bit register for signal <dbg_cpt_first_edge_taps<0>>.
    Found finite state machine <FSM_3> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 41                                             |
    | Inputs             | 17                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal_clkdiv_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <n1431> created at line 1284.
    Found 6-bit subtractor for signal <GND_83_o_GND_83_o_sub_324_OUT> created at line 1297.
    Found 6-bit subtractor for signal <n1448[5:0]> created at line 1395.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[4]_sub_593_OUT> created at line 2100.
    Found 4-bit adder for signal <n1363> created at line 505.
    Found 4-bit adder for signal <n1364> created at line 505.
    Found 4-bit adder for signal <n1365> created at line 505.
    Found 4-bit adder for signal <n1366> created at line 505.
    Found 4-bit adder for signal <n1367> created at line 505.
    Found 4-bit adder for signal <n1368> created at line 505.
    Found 4-bit adder for signal <n1369> created at line 505.
    Found 4-bit adder for signal <cnt_pipe_wait_r[3]_GND_83_o_add_129_OUT> created at line 647.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_83_o_add_145_OUT> created at line 707.
    Found 12-bit adder for signal <detect_edge_cnt0_r[11]_GND_83_o_add_243_OUT> created at line 918.
    Found 12-bit adder for signal <detect_edge_cnt1_r[11]_GND_83_o_add_252_OUT> created at line 946.
    Found 3-bit adder for signal <cnt_eye_size_r[2]_GND_83_o_add_266_OUT> created at line 1025.
    Found 5-bit adder for signal <idel_tap_cnt_cpt_r[4]_GND_83_o_add_275_OUT> created at line 1046.
    Found 31-bit adder for signal <n1432> created at line 1284.
    Found 6-bit adder for signal <n1733> created at line 1290.
    Found 32-bit adder for signal <n1436> created at line 1297.
    Found 5-bit adder for signal <cal1_dq_tap_cnt_r[4]_GND_83_o_add_349_OUT> created at line 1413.
    Found 7-bit adder for signal <n1742> created at line 1480.
    Found 32-bit adder for signal <n1488> created at line 1541.
    Found 6-bit adder for signal <n1853> created at line 1543.
    Found 3-bit adder for signal <cnt_rden_wait_r[2]_GND_83_o_add_478_OUT> created at line 1650.
    Found 5-bit adder for signal <idel_tap_delta_rsync_r[4]_GND_83_o_add_498_OUT> created at line 1784.
    Found 5-bit adder for signal <cal2_cnt_rd_dly_r[4]_GND_83_o_add_534_OUT> created at line 1974.
    Found 2-bit adder for signal <cal2_cnt_bitslip_r[1]_GND_83_o_add_537_OUT> created at line 1984.
    Found 3-bit adder for signal <n1790> created at line 1996.
    Found 5-bit subtractor for signal <GND_83_o_GND_83_o_sub_277_OUT<4:0>> created at line 1048.
    Found 6-bit subtractor for signal <GND_83_o_GND_83_o_sub_323_OUT<5:0>> created at line 1293.
    Found 6-bit subtractor for signal <GND_83_o_GND_83_o_sub_336_OUT<5:0>> created at line 1372.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_83_o_sub_353_OUT<4:0>> created at line 1479.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_83_o_sub_357_OUT<4:0>> created at line 1483.
    Found 5-bit subtractor for signal <GND_83_o_GND_83_o_sub_363_OUT<4:0>> created at line 1497.
    Found 5-bit subtractor for signal <GND_83_o_GND_83_o_sub_366_OUT<4:0>> created at line 1525.
    Found 5-bit subtractor for signal <GND_83_o_GND_83_o_sub_502_OUT<4:0>> created at line 1809.
    Found 5-bit subtractor for signal <GND_83_o_GND_83_o_sub_589_OUT<4:0>> created at line 2091.
    Found 3x1-bit multiplier for signal <PWR_84_o_cal1_cnt_cpt_r[0]_MuLt_116_OUT> created at line 599.
    Found 2-bit shifter logical right for signal <cal2_rd_bitslip_cnt_r[1]_GND_83_o_shift_right_538_OUT> created at line 1996
    Found 3x1-bit multiplier for signal <PWR_84_o_cal2_cnt_rden_r[0]_MuLt_553_OUT> created at line 2021.
    Found 4x2-bit Read Only RAM for signal <_n2013>
    Found 1-bit 3-to-1 multiplexer for signal <rdlvl_clkdiv_done_cal2_cnt_rden_r[0]_Mux_45_o> created at line 490.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[7]_Mux_49_o> created at line 505.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[7]_Mux_51_o> created at line 507.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[7]_Mux_53_o> created at line 509.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[7]_Mux_55_o> created at line 511.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[7]_Mux_58_o> created at line 505.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[7]_Mux_60_o> created at line 507.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[7]_Mux_62_o> created at line 509.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[7]_Mux_64_o> created at line 511.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[7]_Mux_67_o> created at line 505.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[7]_Mux_69_o> created at line 507.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[7]_Mux_71_o> created at line 509.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[7]_Mux_73_o> created at line 511.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[7]_Mux_76_o> created at line 505.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[7]_Mux_78_o> created at line 507.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[7]_Mux_80_o> created at line 509.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[7]_Mux_82_o> created at line 511.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[7]_Mux_85_o> created at line 505.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[7]_Mux_87_o> created at line 507.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[7]_Mux_89_o> created at line 509.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[7]_Mux_91_o> created at line 511.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[7]_Mux_94_o> created at line 505.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[7]_Mux_96_o> created at line 507.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[7]_Mux_98_o> created at line 509.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[7]_Mux_100_o> created at line 511.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise0[7]_Mux_103_o> created at line 505.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall0[7]_Mux_105_o> created at line 507.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_rise1[7]_Mux_107_o> created at line 509.
    Found 1-bit 8-to-1 multiplexer for signal <rd_mux_sel_r[0]_rd_data_fall1[7]_Mux_109_o> created at line 511.
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_old_sr_rise0_r[0][1]_equal_162_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_old_sr_fall0_r[0][1]_equal_163_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_old_sr_rise1_r[0][1]_equal_164_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_old_sr_fall1_r[0][1]_equal_165_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_prev_sr_rise0_r[0][1]_equal_166_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_prev_sr_fall0_r[0][1]_equal_167_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_prev_sr_rise1_r[0][1]_equal_168_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_prev_sr_fall1_r[0][1]_equal_169_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_old_sr_rise0_r[1][1]_equal_171_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_old_sr_fall0_r[1][1]_equal_172_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_old_sr_rise1_r[1][1]_equal_173_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_old_sr_fall1_r[1][1]_equal_174_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_prev_sr_rise0_r[1][1]_equal_175_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_prev_sr_fall0_r[1][1]_equal_176_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_prev_sr_rise1_r[1][1]_equal_177_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_prev_sr_fall1_r[1][1]_equal_178_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_old_sr_rise0_r[2][1]_equal_180_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_old_sr_fall0_r[2][1]_equal_181_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_old_sr_rise1_r[2][1]_equal_182_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_old_sr_fall1_r[2][1]_equal_183_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_prev_sr_rise0_r[2][1]_equal_184_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_prev_sr_fall0_r[2][1]_equal_185_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_prev_sr_rise1_r[2][1]_equal_186_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_prev_sr_fall1_r[2][1]_equal_187_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_old_sr_rise0_r[3][1]_equal_189_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_old_sr_fall0_r[3][1]_equal_190_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_old_sr_rise1_r[3][1]_equal_191_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_old_sr_fall1_r[3][1]_equal_192_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_prev_sr_rise0_r[3][1]_equal_193_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_prev_sr_fall0_r[3][1]_equal_194_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_prev_sr_rise1_r[3][1]_equal_195_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_prev_sr_fall1_r[3][1]_equal_196_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_old_sr_rise0_r[4][1]_equal_198_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_old_sr_fall0_r[4][1]_equal_199_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_old_sr_rise1_r[4][1]_equal_200_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_old_sr_fall1_r[4][1]_equal_201_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_prev_sr_rise0_r[4][1]_equal_202_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_prev_sr_fall0_r[4][1]_equal_203_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_prev_sr_rise1_r[4][1]_equal_204_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_prev_sr_fall1_r[4][1]_equal_205_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_old_sr_rise0_r[5][1]_equal_207_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_old_sr_fall0_r[5][1]_equal_208_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_old_sr_rise1_r[5][1]_equal_209_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_210_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_prev_sr_rise0_r[5][1]_equal_211_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_prev_sr_fall0_r[5][1]_equal_212_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_prev_sr_rise1_r[5][1]_equal_213_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_prev_sr_fall1_r[5][1]_equal_214_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_old_sr_rise0_r[6][1]_equal_216_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_old_sr_fall0_r[6][1]_equal_217_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_old_sr_rise1_r[6][1]_equal_218_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_old_sr_fall1_r[6][1]_equal_219_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_prev_sr_rise0_r[6][1]_equal_220_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_prev_sr_fall0_r[6][1]_equal_221_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_prev_sr_rise1_r[6][1]_equal_222_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_prev_sr_fall1_r[6][1]_equal_223_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_old_sr_rise0_r[7][1]_equal_225_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_old_sr_fall0_r[7][1]_equal_226_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_old_sr_rise1_r[7][1]_equal_227_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_old_sr_fall1_r[7][1]_equal_228_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_prev_sr_rise0_r[7][1]_equal_229_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_prev_sr_fall0_r[7][1]_equal_230_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_prev_sr_rise1_r[7][1]_equal_231_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_prev_sr_fall1_r[7][1]_equal_232_o> created at line 852
    Found 5-bit comparator lessequal for signal <n0859> created at line 1289
    Found 6-bit comparator greater for signal <BUS_0036_GND_83_o_LessThan_321_o> created at line 1290
    Found 6-bit comparator greater for signal <GND_83_o_tby4_r[5]_LessThan_340_o> created at line 1383
    Found 6-bit comparator lessequal for signal <n0900> created at line 1478
    Found 7-bit comparator lessequal for signal <n0904> created at line 1480
    Found 5-bit comparator lessequal for signal <idel_tap_delta_rsync_r[4]_min_rsync_marg_r[4]_LessThan_492_o> created at line 1756
    Found 5-bit comparator lessequal for signal <cal2_max_cnt_rd_dly_r[4]_cal2_cnt_rd_dly_r[4]_LessThan_552_o> created at line 2013
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<2:2>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Multiplier(s).
	inferred  34 Adder/Subtractor(s).
	inferred 559 D-type flip-flop(s).
	inferred  71 Comparator(s).
	inferred  95 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   3 Finite State Machine(s).
Unit <phy_rdlvl> synthesized.

Synthesizing Unit <phy_pd_top>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd_top.v".
        TCQ = 0
        DQS_CNT_WIDTH = 1
        DQS_WIDTH = 1
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dbg_pd_msb_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_byte_sel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prech_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_0_only> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_inc_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_dec_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pd_PSEN>.
    Found 1-bit register for signal <pd_PSINCDEC>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <phy_pd_top> synthesized.

Synthesizing Unit <phy_pd>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd.v".
        TCQ = 0
        SIM_CAL_OPTION = "NONE"
        PD_LHC_WIDTH = 16
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <high_done>.
    Found 1-bit register for signal <low_nearly_done_r>.
    Found 1-bit register for signal <high_nearly_done_r>.
    Found 1-bit register for signal <pd_incdec_tp>.
    Found 1-bit register for signal <gen_rvpls.read_valid_shftr>.
    Found 1-bit register for signal <pd_en>.
    Found 1-bit register for signal <first_calib_sample>.
    Found 1-bit register for signal <rev_direction>.
    Found 1-bit register for signal <pd_en_maintain>.
    Found 1-bit register for signal <pd_incdec_maintain>.
    Found 5-bit register for signal <dqs_dly_val_r>.
    Found 3-bit register for signal <pd_state_r>.
    Found 6-bit register for signal <calib_done_cntr>.
    Found 2-bit register for signal <l_addend>.
    Found 2-bit register for signal <h_addend>.
    Found 16-bit register for signal <low>.
    Found 16-bit register for signal <high>.
    Found 3-bit register for signal <samples_done_pl>.
    Found 4-bit register for signal <pd_done_state_r>.
    Found 1-bit register for signal <pd_incdec_done>.
    Found 1-bit register for signal <low_done>.
    Found finite state machine <FSM_6> for signal <pd_state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <dqs_dly_val_r[4]_GND_86_o_add_26_OUT> created at line 416.
    Found 6-bit adder for signal <calib_done_cntr[5]_GND_86_o_add_47_OUT> created at line 502.
    Found 16-bit adder for signal <low_d> created at line 536.
    Found 16-bit adder for signal <high_d> created at line 546.
    Found 4-bit adder for signal <pd_done_state_r[3]_GND_86_o_add_72_OUT> created at line 593.
    Found 5-bit subtractor for signal <GND_86_o_GND_86_o_sub_28_OUT<4:0>> created at line 417.
    Found 1-bit 16-to-1 multiplexer for signal <low_mux> created at line 203.
    Found 1-bit 16-to-1 multiplexer for signal <high_mux> created at line 205.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_pd> synthesized.

Synthesizing Unit <ui_top>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_top.v".
        TCQ = 0
        APP_DATA_WIDTH = 32
        APP_MASK_WIDTH = 4
        BANK_WIDTH = 3
        COL_WIDTH = 10
        CWL = 5
        ECC = "OFF"
        ECC_TEST = "OFF"
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        ROW_WIDTH = 13
        MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <app_addr<26:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rst_final>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <ui_top> synthesized.

Synthesizing Unit <ui_cmd>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_cmd.v".
        TCQ = 0
        ADDR_WIDTH = 27
        BANK_WIDTH = 3
        COL_WIDTH = 10
        RANK_WIDTH = 1
        ROW_WIDTH = 13
        RANKS = 1
        MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
    Found 1-bit register for signal <app_rdy_inv_r>.
    Found 27-bit register for signal <app_addr_r1>.
    Found 27-bit register for signal <app_addr_r2>.
    Found 3-bit register for signal <app_cmd_r1>.
    Found 3-bit register for signal <app_cmd_r2>.
    Found 1-bit register for signal <app_sz_r1>.
    Found 1-bit register for signal <app_sz_r2>.
    Found 1-bit register for signal <app_hi_pri_r1>.
    Found 1-bit register for signal <app_hi_pri_r2>.
    Found 1-bit register for signal <app_en_r1>.
    Found 1-bit register for signal <app_en_r2>.
    Found 1-bit register for signal <app_rdy_r>.
    Summary:
	inferred  68 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ui_cmd> synthesized.

Synthesizing Unit <ui_wr_data>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_wr_data.v".
        TCQ = 0
        APP_DATA_WIDTH = 32
        APP_MASK_WIDTH = 4
        ECC = "OFF"
        ECC_TEST = "OFF"
        CWL = 5
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy1>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy2>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy3>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy4>.
WARNING:Xst:647 - Input <app_raw_not_ecc<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <app_wdf_mask_r1>.
    Found 1-bit register for signal <app_wdf_wren_r1>.
    Found 1-bit register for signal <app_wdf_end_r1>.
    Found 4-bit register for signal <rd_data_indx_r>.
    Found 1-bit register for signal <rd_data_upd_indx_r>.
    Found 4-bit register for signal <data_buf_addr_cnt_r>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy1>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy2>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy3>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy4>.
    Found 4-bit register for signal <wr_data_indx_r>.
    Found 4-bit register for signal <write_data_control.wb_wr_data_addr_r>.
    Found 1-bit register for signal <write_data_control.wb_wr_data_addr0_r>.
    Found 16-bit register for signal <occupied_counter.occ_cnt>.
    Found 1-bit register for signal <app_wdf_rdy_r>.
    Found 5-bit register for signal <wr_req_counter.wr_req_cnt_r>.
    Found 5-bit register for signal <write_buffer.rd_addr_r>.
    Found 32-bit register for signal <app_wdf_data_r1>.
    Found 5-bit subtractor for signal <wr_req_counter.wr_req_cnt_r[4]_GND_91_o_sub_38_OUT> created at line 376.
    Found 4-bit adder for signal <rd_data_indx_r[3]_GND_91_o_add_6_OUT> created at line 232.
    Found 4-bit adder for signal <data_buf_addr_cnt_r[3]_GND_91_o_add_12_OUT> created at line 252.
    Found 4-bit adder for signal <wr_data_indx_r[3]_GND_91_o_add_18_OUT> created at line 283.
    Found 5-bit adder for signal <wr_req_counter.wr_req_cnt_r[4]_GND_91_o_add_38_OUT> created at line 377.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <ui_wr_data> synthesized.

Synthesizing Unit <ui_rd_data>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/ui_rd_data.v".
        TCQ = 0
        APP_DATA_WIDTH = 32
        ECC = "OFF"
        ORDERING = "NORM"
    Set property "equivalent_register_removal = no" for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Set property "equivalent_register_removal = no" for signal <not_strict_mode.app_rd_data_valid_copy>.
WARNING:Xst:647 - Input <ecc_multiple<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'app_ecc_multiple_err_r', unconnected in block 'ui_rd_data', is tied to its initial value (0000).
    Found 6-bit register for signal <rd_buf_indx_r>.
    Found 5-bit register for signal <not_strict_mode.status_ram.status_ram_wr_addr_r>.
    Found 1-bit register for signal <not_strict_mode.status_ram.wr_status_r1>.
    Found 2-bit register for signal <not_strict_mode.status_ram.status_ram_wr_data_r>.
    Found 1-bit register for signal <not_strict_mode.status_ram.rd_buf_we_r1>.
    Found 5-bit register for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Found 1-bit register for signal <app_rd_data_valid>.
    Found 1-bit register for signal <app_rd_data_end>.
    Found 32-bit register for signal <app_rd_data>.
    Found 1-bit register for signal <not_strict_mode.app_rd_data_valid_copy>.
    Found 5-bit register for signal <not_strict_mode.occ_cnt_r>.
    Found 4-bit register for signal <not_strict_mode.rd_data_buf_addr_r_lcl>.
    Found 1-bit register for signal <ram_init_done_r_lcl>.
    Found 5-bit subtractor for signal <not_strict_mode.occ_minus_one> created at line 376.
    Found 6-bit adder for signal <n0114> created at line 183.
    Found 6-bit adder for signal <rd_buf_indx_r[5]_GND_92_o_add_3_OUT> created at line 183.
    Found 5-bit adder for signal <not_strict_mode.occ_plus_one> created at line 377.
    Found 4-bit adder for signal <not_strict_mode.rd_data_buf_addr_r_lcl[3]_GND_92_o_add_40_OUT> created at line 413.
    Found 1-bit comparator equal for signal <not_strict_mode.rd_data_rdy> created at line 341
    Found 5-bit comparator equal for signal <not_strict_mode.rd_buf_wr_addr[4]_rd_buf_indx_r[4]_equal_24_o> created at line 342
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <ui_rd_data> synthesized.

Synthesizing Unit <axi_mc>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v".
        C_FAMILY = "virtex6"
        C_S_AXI_ID_WIDTH = 1
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_MC_ADDR_WIDTH = 27
        C_MC_DATA_WIDTH = 32
        C_MC_BURST_MODE = "8"
        C_MC_nCK_PER_CLK = 2
        C_S_AXI_SUPPORTS_NARROW_BURST = 0
        C_S_AXI_REG_EN0 = 20'b00000000000000000000
        C_S_AXI_REG_EN1 = 20'b00000001000000000000
        C_ECC = "OFF"
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <S_AXI_BUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <S_AXI_RUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <M_AXI_AWSIZE> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <M_AXI_AWREGION> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <M_AXI_AWUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <M_AXI_WID> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <M_AXI_WUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <M_AXI_ARSIZE> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <M_AXI_ARREGION> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 452: Output port <M_AXI_ARUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <S_AXI_BUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <S_AXI_RUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_AWSIZE> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_AWREGION> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_AWUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_WID> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_WUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_ARSIZE> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_ARREGION> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_ARUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 725: Output port <M_AXI_WLAST> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v" line 849: Output port <b_awlen> of the instance <axi_mc_aw_channel_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_mc> synthesized.

Synthesizing Unit <axi_register_slice_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_register_slice.v".
        C_FAMILY = "virtex6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 0
        C_REG_CONFIG_W = 0
        C_REG_CONFIG_B = 0
        C_REG_CONFIG_AR = 0
        C_REG_CONFIG_R = 0
    Set property "shift_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_3>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_3> synthesized.

Synthesizing Unit <axic_register_slice_4>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_4> synthesized.

Synthesizing Unit <axi_register_slice_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_register_slice.v".
        C_FAMILY = "virtex6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 1
        C_REG_CONFIG_W = 0
        C_REG_CONFIG_B = 0
        C_REG_CONFIG_AR = 1
        C_REG_CONFIG_R = 0
    Set property "shift_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_5>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 1
    Found 63-bit register for signal <storage_data1>.
    Found 63-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axic_register_slice_5> synthesized.

Synthesizing Unit <axic_register_slice_6>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_6> synthesized.

Synthesizing Unit <axic_register_slice_7>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_7> synthesized.

Synthesizing Unit <axic_register_slice_8>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 1
    Found 63-bit register for signal <storage_data1>.
    Found 63-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axic_register_slice_8> synthesized.

Synthesizing Unit <axic_register_slice_9>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "virtex6"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_9> synthesized.

Synthesizing Unit <axi_mc_aw_channel>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_aw_channel.v".
        C_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 27
        C_DATA_WIDTH = 32
        C_MC_BURST_LEN = 2
        C_MC_nCK_PER_CLK = 2
        C_AXSIZE = 2
        C_ECC = "OFF"
WARNING:Xst:647 - Input <awlock<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awcache<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awprot<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awqos<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_aw_channel.v" line 196: Output port <r_push> of the instance <aw_cmd_fsm_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_mc_aw_channel> synthesized.

Synthesizing Unit <axi_mc_cmd_translator>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_translator.v".
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 27
        C_DATA_WIDTH = 32
        C_MC_BURST_LEN = 2
        C_MC_nCK_PER_CLK = 2
        C_AXSIZE = 2
    Found 2-bit register for signal <ax_burst_r>.
    Found 1-bit register for signal <axburst_eq1>.
    Found 1-bit register for signal <axburst_eq0>.
    Found 1-bit register for signal <sel_first>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <axi_mc_cmd_translator> synthesized.

Synthesizing Unit <axi_mc_incr_cmd>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_incr_cmd.v".
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 27
        C_DATA_WIDTH = 32
        C_MC_BURST_LEN = 2
        C_AXSIZE = 2
WARNING:Xst:647 - Input <axsize<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <axlen_cnt>.
    Found 1-bit register for signal <next_pending_r>.
    Found 1-bit register for signal <sel_first>.
    Found 32-bit register for signal <axaddr_incr>.
    Found 10-bit subtractor for signal <GND_107_o_GND_107_o_sub_28_OUT> created at line 194.
    Found 32-bit adder for signal <axaddr[31]_GND_107_o_add_3_OUT> created at line 147.
    Found 32-bit adder for signal <axaddr_incr[31]_GND_107_o_add_5_OUT> created at line 149.
    Found 9-bit adder for signal <n0068> created at line 188.
    Found 9-bit adder for signal <GND_107_o_GND_107_o_add_30_OUT> created at line 216.
    Found 9-bit comparator lessequal for signal <n0018> created at line 188
    Found 8-bit comparator lessequal for signal <n0020> created at line 190
    Found 32-bit comparator lessequal for signal <n0024> created at line 194
    Found 9-bit comparator equal for signal <axlen_cnt[8]_GND_107_o_equal_32_o> created at line 216
    Found 9-bit comparator greater for signal <incr_burst> created at line 225
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <axi_mc_incr_cmd> synthesized.

Synthesizing Unit <axi_mc_wrap_cmd>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_wrap_cmd.v".
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 27
        C_MC_BURST_LEN = 2
        C_DATA_WIDTH = 32
        C_AXSIZE = 2
WARNING:Xst:647 - Input <axlen<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <axaddr_offset_r>.
    Found 4-bit register for signal <wrap_first_len_r>.
    Found 4-bit register for signal <wrap_second_len_r>.
    Found 5-bit register for signal <wrap_cnt_r>.
    Found 32-bit register for signal <axaddr_wrap>.
    Found 5-bit register for signal <axlen_cnt>.
    Found 1-bit register for signal <next_pending_r>.
    Found 1-bit register for signal <sel_first>.
    Found 32-bit register for signal <wrap_boundary_axaddr_r>.
    Found 4-bit subtractor for signal <n0176> created at line 205.
    Found 5-bit subtractor for signal <GND_108_o_GND_108_o_sub_14_OUT> created at line 208.
    Found 5-bit subtractor for signal <GND_108_o_GND_108_o_sub_24_OUT> created at line 224.
    Found 6-bit subtractor for signal <GND_108_o_GND_108_o_sub_68_OUT> created at line 288.
    Found 4-bit adder for signal <axlen_i[3]_GND_108_o_add_11_OUT> created at line 205.
    Found 32-bit adder for signal <GND_108_o_GND_108_o_add_14_OUT> created at line 208.
    Found 32-bit adder for signal <n0139> created at line 224.
    Found 3-bit adder for signal <n0186[2:0]> created at line 236.
    Found 6-bit adder for signal <_n0232> created at line 250.
    Found 32-bit adder for signal <axaddr_wrap[31]_GND_108_o_add_40_OUT> created at line 253.
    Found 7-bit adder for signal <n0162> created at line 284.
    Found 5-bit adder for signal <n0197[4:0]> created at line 317.
    Found 6-bit adder for signal <n0200[5:0]> created at line 317.
    Found 5-bit adder for signal <BUS_0019_GND_108_o_add_71_OUT> created at line 317.
    Found 6-bit adder for signal <n0205[5:0]> created at line 321.
    Found 7-bit adder for signal <_n0226> created at line 321.
    Found 5-bit adder for signal <n0169> created at line 326.
    Found 32-bit shifter logical left for signal <GND_108_o_axsize[2]_shift_left_3_OUT> created at line 185
    Found 60-bit shifter logical right for signal <n0115> created at line 193
    Found 5-bit comparator equal for signal <axlen_cnt[4]_wrap_cnt_r[4]_equal_38_o> created at line 249
    Found 7-bit comparator lessequal for signal <n0051> created at line 284
    Found 5-bit comparator greater for signal <GND_108_o_axlen_cnt[4]_LessThan_67_o> created at line 287
    Found 32-bit comparator lessequal for signal <n0055> created at line 288
    Found 5-bit comparator equal for signal <axlen_cnt[4]_BUS_0019_equal_73_o> created at line 317
    Found 5-bit comparator equal for signal <axlen_cnt[4]_BUS_0025_equal_79_o> created at line 326
    Found 5-bit comparator greater for signal <axlen_cnt[4]_GND_108_o_LessThan_80_o> created at line 329
    Found 7-bit comparator equal for signal <GND_108_o_GND_108_o_equal_77_o> created at line 321
    Found 6-bit comparator equal for signal <GND_108_o_GND_108_o_equal_40_o> created at line 250
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <axi_mc_wrap_cmd> synthesized.

Synthesizing Unit <axi_mc_cmd_fsm_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_fsm.v".
        C_MC_BURST_LEN = 2
        C_MC_RD_INST = 0
    Set property "MAX_FANOUT = 20" for signal <state>.
WARNING:Xst:647 - Input <incr_burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <next_r>.
    Found 1-bit register for signal <w_push>.
    Found 1-bit register for signal <init_complete_r>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_init_complete_r_OR_914_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit 7-to-1 multiplexer for signal <next_state> created at line 226.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal state may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_mc_cmd_fsm_1> synthesized.

Synthesizing Unit <axi_mc_w_channel>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_w_channel.v".
        C_DATA_WIDTH = 32
        C_MC_BURST_LEN = 2
        C_AXI_ADDR_WIDTH = 32
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_w_channel.v" line 447: Output port <full> of the instance <wr_data_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_w_channel.v" line 447: Output port <a_empty> of the instance <wr_data_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gen_bc2.w_cmd_rdy_r>.
    Found 1-bit register for signal <gen_bc2.w_ignore_begin_r>.
    Found 1-bit register for signal <gen_bc2.w_ignore_end_r>.
    Found 1-bit register for signal <gen_bc2.w_cmd_rdy_edge_r>.
    Found 1-bit register for signal <gen_bc2.w_rdy_flag_r>.
    Found 1-bit register for signal <gen_bc2.w_incr_burst_r>.
    Found 8-bit register for signal <gen_bc2.w_len_cnt_r>.
    Found 2-bit register for signal <gen_bc2.state>.
    Found 2-bit register for signal <gen_bc2.w_state>.
    Found 1-bit register for signal <gen_bc2.load_data>.
    Found 1-bit register for signal <gen_bc2.load_registered_data>.
    Found 36-bit register for signal <gen_bc2.fifo_out_bl2_r>.
    Found 36-bit register for signal <gen_bc2.fifo_out_r>.
    Found 36-bit register for signal <gen_bc2.fifo_out_r1>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 36-bit register for signal <fifo_in>.
    Found 1-bit register for signal <mc_init_complete_r>.
    Found finite state machine <FSM_11> for signal <gen_bc2.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_110_o_GND_110_o_sub_16_OUT<7:0>> created at line 279.
    Found 2-bit 4-to-1 multiplexer for signal <gen_bc2.w_state[1]_gen_bc2.w_state[1]_wide_mux_51_OUT> created at line 378.
    Found 8-bit comparator greater for signal <GND_110_o_gen_bc2.w_len_cnt_r[7]_LessThan_15_o> created at line 278
    Found 8-bit comparator greater for signal <n0046> created at line 332
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <gen_bc2.w_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 164 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_mc_w_channel> synthesized.

Synthesizing Unit <axi_mc_simple_fifo_1>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_simple_fifo.v".
        C_WIDTH = 36
        C_AWIDTH = 4
        C_DEPTH = 16
    Found 4-bit register for signal <cnt_read>.
    Found 576-bit register for signal <n0023[575:0]>.
    Found 4-bit subtractor for signal <cnt_read[3]_GND_111_o_sub_6_OUT> created at line 125.
    Found 4-bit adder for signal <cnt_read[3]_GND_111_o_add_4_OUT> created at line 124.
    Found 36-bit 16-to-1 multiplexer for signal <dout> created at line 139.
    Found 4-bit comparator lessequal for signal <n0013> created at line 136
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 580 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_mc_simple_fifo_1> synthesized.

Synthesizing Unit <axi_mc_b_channel>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_b_channel.v".
        C_ID_WIDTH = 1
WARNING:Xst:647 - Input <b_resp_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_b_channel.v" line 163: Output port <a_full> of the instance <bid_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_b_channel.v" line 163: Output port <a_empty> of the instance <bid_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bhandshake_r>.
    Found 1-bit register for signal <bvalid_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_mc_b_channel> synthesized.

Synthesizing Unit <axi_mc_simple_fifo_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_simple_fifo.v".
        C_WIDTH = 1
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 2-bit register for signal <cnt_read>.
    Found 4-bit register for signal <n0022[3:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_113_o_sub_6_OUT> created at line 125.
    Found 2-bit adder for signal <cnt_read[1]_GND_113_o_add_4_OUT> created at line 124.
    Found 1-bit 4-to-1 multiplexer for signal <dout> created at line 139.
    Found 2-bit comparator lessequal for signal <n0013> created at line 136
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_mc_simple_fifo_2> synthesized.

Synthesizing Unit <axi_mc_ar_channel>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_ar_channel.v".
        C_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 27
        C_DATA_WIDTH = 32
        C_MC_BURST_LEN = 2
        C_MC_nCK_PER_CLK = 2
        C_AXSIZE = 2
WARNING:Xst:647 - Input <arlock<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arcache<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arprot<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arqos<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_ar_channel.v" line 180: Output port <b_push> of the instance <ar_cmd_fsm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_ar_channel.v" line 180: Output port <w_push> of the instance <ar_cmd_fsm_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_mc_ar_channel> synthesized.

Synthesizing Unit <axi_mc_cmd_fsm_2>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_fsm.v".
        C_MC_BURST_LEN = 2
        C_MC_RD_INST = 1
    Set property "MAX_FANOUT = 20" for signal <state>.
WARNING:Xst:647 - Input <incr_burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <next_r>.
    Found 1-bit register for signal <w_push>.
    Found 1-bit register for signal <init_complete_r>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_init_complete_r_OR_940_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal state may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_mc_cmd_fsm_2> synthesized.

Synthesizing Unit <axi_mc_r_channel>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v".
        C_ID_WIDTH = 1
        C_DATA_WIDTH = 32
        C_MC_BURST_LEN = 2
        C_AXI_ADDR_WIDTH = 32
        C_MC_nCK_PER_CLK = 2
        C_MC_BURST_MODE = "8"
WARNING:Xst:647 - Input <mc_app_rd_last> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v" line 261: Output port <full> of the instance <rd_data_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v" line 261: Output port <a_empty> of the instance <rd_data_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v" line 283: Output port <full> of the instance <transaction_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v" line 283: Output port <a_empty> of the instance <transaction_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <r_rlast_r>.
    Found 1-bit register for signal <r_ignore_begin_r>.
    Found 1-bit register for signal <r_ignore_end_r>.
    Found 1-bit register for signal <r_push_r>.
    Found 1-bit register for signal <rd_last_r>.
    Found 4-bit register for signal <trans_buf_out_r>.
    Found 4-bit register for signal <trans_buf_out_r1>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <r_arid_r>.
    Found 2-bit 4-to-1 multiplexer for signal <state[1]_state[1]_wide_mux_25_OUT> created at line 345.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <axi_mc_r_channel> synthesized.

Synthesizing Unit <axi_mc_simple_fifo_3>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_simple_fifo.v".
        C_WIDTH = 33
        C_AWIDTH = 6
        C_DEPTH = 64
    Found 6-bit register for signal <cnt_read>.
    Found 2112-bit register for signal <n0023[2111:0]>.
    Found 6-bit subtractor for signal <cnt_read[5]_GND_117_o_sub_6_OUT> created at line 125.
    Found 6-bit adder for signal <cnt_read[5]_GND_117_o_add_4_OUT> created at line 124.
    Found 33-bit 64-to-1 multiplexer for signal <dout> created at line 139.
    Found 6-bit comparator lessequal for signal <n0013> created at line 136
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 2118 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_mc_simple_fifo_3> synthesized.

Synthesizing Unit <axi_mc_simple_fifo_4>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_simple_fifo.v".
        C_WIDTH = 4
        C_AWIDTH = 5
        C_DEPTH = 32
    Found 5-bit register for signal <cnt_read>.
    Found 128-bit register for signal <n0023[127:0]>.
    Found 5-bit subtractor for signal <cnt_read[4]_GND_118_o_sub_6_OUT> created at line 125.
    Found 5-bit adder for signal <cnt_read[4]_GND_118_o_add_4_OUT> created at line 124.
    Found 4-bit 32-to-1 multiplexer for signal <dout> created at line 139.
    Found 5-bit comparator lessequal for signal <n0013> created at line 136
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_mc_simple_fifo_4> synthesized.

Synthesizing Unit <axi_mc_cmd_arbiter>.
    Related source file is "e:/xilinx/13.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_arbiter.v".
        C_MC_ADDR_WIDTH = 27
        C_MC_BURST_LEN = 2
        C_AXI_WR_STARVE_LIMIT = 256
        C_AXI_STARVE_CNT_WIDTH = 8
WARNING:Xst:647 - Input <wr_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RD_PRI_REG.wr_next_trans_pend>.
    Found 5-bit register for signal <RD_PRI_REG.rd_wait_limit>.
    Found 10-bit register for signal <RD_PRI_REG.rd_starve_cnt>.
    Found 5-bit register for signal <RD_PRI_REG.wr_wait_limit>.
    Found 10-bit register for signal <RD_PRI_REG.wr_starve_cnt>.
    Found 1-bit register for signal <RD_PRI_REG.rd_cmd_hold>.
    Found 1-bit register for signal <RD_PRI_REG.wr_cmd_hold>.
    Found 1-bit register for signal <RD_PRI_REG.rnw_i>.
    Found 1-bit register for signal <RD_PRI_REG.rd_next_trans_pend>.
    Found 5-bit adder for signal <RD_PRI_REG.rd_wait_limit[4]_GND_119_o_add_7_OUT> created at line 196.
    Found 10-bit adder for signal <RD_PRI_REG.rd_starve_cnt[9]_GND_119_o_add_9_OUT> created at line 201.
    Found 5-bit adder for signal <RD_PRI_REG.wr_wait_limit[4]_GND_119_o_add_19_OUT> created at line 213.
    Found 10-bit adder for signal <RD_PRI_REG.wr_starve_cnt[9]_GND_119_o_add_21_OUT> created at line 218.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <axi_mc_cmd_arbiter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x32-bit single-port Read Only RAM                   : 1
 4x2-bit single-port Read Only RAM                     : 1
 4x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 3x1-bit multiplier                                    : 2
 3x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 219
 1-bit adder                                           : 17
 10-bit adder                                          : 3
 10-bit subtractor                                     : 2
 12-bit adder                                          : 2
 16-bit adder                                          : 2
 2-bit adder                                           : 21
 2-bit addsub                                          : 1
 2-bit subtractor                                      : 6
 20-bit subtractor                                     : 1
 3-bit adder                                           : 31
 3-bit subtractor                                      : 28
 31-bit adder                                          : 1
 32-bit adder                                          : 10
 4-bit adder                                           : 21
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 4
 5-bit adder                                           : 14
 5-bit addsub                                          : 5
 5-bit subtractor                                      : 12
 6-bit adder                                           : 11
 6-bit addsub                                          : 1
 6-bit subtractor                                      : 10
 7-bit adder                                           : 6
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 5
# Registers                                            : 1116
 1-bit register                                        : 706
 10-bit register                                       : 5
 11-bit register                                       : 2
 12-bit register                                       : 2
 128-bit register                                      : 1
 13-bit register                                       : 7
 15-bit register                                       : 1
 16-bit register                                       : 8
 2-bit register                                        : 137
 20-bit register                                       : 2
 2112-bit register                                     : 1
 27-bit register                                       : 2
 3-bit register                                        : 51
 32-bit register                                       : 10
 36-bit register                                       : 4
 4-bit register                                        : 75
 5-bit register                                        : 43
 576-bit register                                      : 1
 6-bit register                                        : 27
 63-bit register                                       : 4
 7-bit register                                        : 1
 8-bit register                                        : 22
 9-bit register                                        : 4
# Comparators                                          : 141
 1-bit comparator equal                                : 3
 13-bit comparator equal                               : 4
 2-bit comparator equal                                : 68
 2-bit comparator greater                              : 4
 2-bit comparator lessequal                            : 6
 3-bit comparator equal                                : 4
 3-bit comparator lessequal                            : 6
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 4
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 7
 5-bit comparator greater                              : 7
 5-bit comparator lessequal                            : 4
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 2
 7-bit comparator equal                                : 2
 7-bit comparator lessequal                            : 3
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator equal                                : 2
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 629
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 218
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 64
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 43
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 13
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 114
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 26
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 64-to-1 multiplexer                            : 1
 34-bit 2-to-1 multiplexer                             : 2
 36-bit 16-to-1 multiplexer                            : 1
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 24
 4-bit 32-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 36
 6-bit 2-to-1 multiplexer                              : 23
 63-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 12
 1-bit shifter logical left                            : 7
 2-bit shifter logical right                           : 1
 32-bit shifter logical left                           : 2
 60-bit shifter logical right                          : 2
# FSMs                                                 : 12
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <dlyce_rsync<3:1>> (without init value) have a constant value of 0 in block <phy_rdlvl>.

Synthesizing (advanced) Unit <axi_mc_simple_fifo_1>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <axi_mc_simple_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mc_simple_fifo_2>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <axi_mc_simple_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mc_simple_fifo_3>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <axi_mc_simple_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mc_simple_fifo_4>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <axi_mc_simple_fifo_4> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mc_w_channel>.
The following registers are absorbed into counter <gen_bc2.w_len_cnt_r>: 1 register on signal <gen_bc2.w_len_cnt_r>.
Unit <axi_mc_w_channel> synthesized (advanced).

Synthesizing (advanced) Unit <bank_common>.
The following registers are absorbed into counter <rfc_zq_timer.rfc_zq_timer_r>: 1 register on signal <rfc_zq_timer.rfc_zq_timer_r>.
	The following adders/subtractors are grouped into adder tree <Madd_generate_maint_cmds.present_count_Madd1> :
 	<Madd_n0214> in block <bank_common>, 	<Madd_n0220_Madd> in block <bank_common>, 	<Madd_n0226_Madd> in block <bank_common>, 	<Madd_generate_maint_cmds.present_count_Madd> in block <bank_common>.
Unit <bank_common> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_1>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_1> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_2>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_2> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_3>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_3> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_4>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_4> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <col_mach>.
The following registers are absorbed into counter <read_fifo.head_r>: 1 register on signal <read_fifo.head_r>.
Unit <col_mach> synthesized (advanced).

Synthesizing (advanced) Unit <phy_init>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <burst_addr_r>: 1 register on signal <burst_addr_r>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <auto_cnt_r>: 1 register on signal <auto_cnt_r>.
The following registers are absorbed into counter <cnt_init_data_r>: 1 register on signal <cnt_init_data_r>.
INFO:Xst:3231 - The small RAM <Mram_cnt_init_data_r[3]_X_37_o_wide_mux_294_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_data_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_39_o_wide_mux_371_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <phy_init> synthesized (advanced).

Synthesizing (advanced) Unit <phy_pd>.
The following registers are absorbed into counter <dqs_dly_val_r>: 1 register on signal <dqs_dly_val_r>.
The following registers are absorbed into accumulator <low>: 1 register on signal <low>.
The following registers are absorbed into accumulator <high>: 1 register on signal <high>.
The following registers are absorbed into accumulator <calib_done_cntr>: 1 register on signal <calib_done_cntr>.
Unit <phy_pd> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdclk_gen>.
The following registers are absorbed into counter <en_clk_off_cnt_r>: 1 register on signal <en_clk_off_cnt_r>.
The following registers are absorbed into counter <en_clk_on_cnt_r>: 1 register on signal <en_clk_on_cnt_r>.
The following registers are absorbed into counter <rst_off_cnt_r>: 1 register on signal <rst_off_cnt_r>.
The following registers are absorbed into counter <wc_oserdes_cnt_r>: 1 register on signal <wc_oserdes_cnt_r>.
Unit <phy_rdclk_gen> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdlvl>.
The following registers are absorbed into counter <idel_tap_delta_rsync_r>: 1 register on signal <idel_tap_delta_rsync_r>.
The following registers are absorbed into counter <idel_tap_cnt_cpt_r>: 1 register on signal <idel_tap_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <cnt_rden_wait_r>: 1 register on signal <cnt_rden_wait_r>.
The following registers are absorbed into counter <cnt_idel_skip_idel_r>: 1 register on signal <cnt_idel_skip_idel_r>.
The following registers are absorbed into counter <cnt_pipe_wait_r>: 1 register on signal <cnt_pipe_wait_r>.
The following registers are absorbed into counter <cal2_cnt_bitslip_r>: 1 register on signal <cal2_cnt_bitslip_r>.
The following registers are absorbed into counter <cal2_cnt_rd_dly_r>: 1 register on signal <cal2_cnt_rd_dly_r>.
The following registers are absorbed into counter <detect_edge_cnt0_r>: 1 register on signal <detect_edge_cnt0_r>.
The following registers are absorbed into counter <detect_edge_cnt1_r>: 1 register on signal <detect_edge_cnt1_r>.
The following registers are absorbed into counter <cnt_eye_size_r>: 1 register on signal <cnt_eye_size_r>.
INFO:Xst:3213 - HDL ADVISOR - Characteristics of the register <cal2_clkdly_cnt_r> prevent it from being combined with the RAM <Mram__n2013> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cal2_dly_cnt_delta_r<0><1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n2013> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <phy_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <phy_write>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
Unit <phy_write> synthesized (advanced).

Synthesizing (advanced) Unit <phy_wrlvl>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <inv_stable_cnt>: 1 register on signal <inv_stable_cnt>.
The following registers are absorbed into counter <dqs_count_r>: 1 register on signal <dqs_count_r>.
The following registers are absorbed into counter <dqs_count_rep2>: 1 register on signal <dqs_count_rep2>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wl_tap_count_r>: 1 register on signal <wl_tap_count_r>.
Unit <phy_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_cntrl>.
The following registers are absorbed into counter <refresh_generation.refresh_bank_r>: 1 register on signal <refresh_generation.refresh_bank_r>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_timer_r>: 1 register on signal <periodic_rd_generation.periodic_rd_timer_r>.
Unit <rank_cntrl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_common>.
The following registers are absorbed into counter <refresh_timer.refresh_timer_r>: 1 register on signal <refresh_timer.refresh_timer_r>.
The following registers are absorbed into counter <maint_prescaler.maint_prescaler_r>: 1 register on signal <maint_prescaler.maint_prescaler_r>.
The following registers are absorbed into counter <zq_cntrl.zq_timer.zq_timer_r>: 1 register on signal <zq_cntrl.zq_timer.zq_timer_r>.
Unit <rank_common> synthesized (advanced).

Synthesizing (advanced) Unit <ui_rd_data>.
The following registers are absorbed into counter <not_strict_mode.rd_data_buf_addr_r_lcl>: 1 register on signal <not_strict_mode.rd_data_buf_addr_r_lcl>.
Unit <ui_rd_data> synthesized (advanced).

Synthesizing (advanced) Unit <ui_wr_data>.
The following registers are absorbed into counter <rd_data_indx_r>: 1 register on signal <rd_data_indx_r>.
The following registers are absorbed into counter <data_buf_addr_cnt_r>: 1 register on signal <data_buf_addr_cnt_r>.
The following registers are absorbed into counter <wr_data_indx_r>: 1 register on signal <wr_data_indx_r>.
Unit <ui_wr_data> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mc_simple_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
	Found 16-bit dynamic shift register for signal <dout<32>>.
	Found 16-bit dynamic shift register for signal <dout<33>>.
	Found 16-bit dynamic shift register for signal <dout<34>>.
	Found 16-bit dynamic shift register for signal <dout<35>>.
Unit <axi_mc_simple_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mc_simple_fifo_2>.
	Found 4-bit dynamic shift register for signal <dout>.
Unit <axi_mc_simple_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mc_simple_fifo_3>.
	Found 64-bit dynamic shift register for signal <dout<0>>.
	Found 64-bit dynamic shift register for signal <dout<1>>.
	Found 64-bit dynamic shift register for signal <dout<2>>.
	Found 64-bit dynamic shift register for signal <dout<3>>.
	Found 64-bit dynamic shift register for signal <dout<4>>.
	Found 64-bit dynamic shift register for signal <dout<5>>.
	Found 64-bit dynamic shift register for signal <dout<6>>.
	Found 64-bit dynamic shift register for signal <dout<7>>.
	Found 64-bit dynamic shift register for signal <dout<8>>.
	Found 64-bit dynamic shift register for signal <dout<9>>.
	Found 64-bit dynamic shift register for signal <dout<10>>.
	Found 64-bit dynamic shift register for signal <dout<11>>.
	Found 64-bit dynamic shift register for signal <dout<12>>.
	Found 64-bit dynamic shift register for signal <dout<13>>.
	Found 64-bit dynamic shift register for signal <dout<14>>.
	Found 64-bit dynamic shift register for signal <dout<15>>.
	Found 64-bit dynamic shift register for signal <dout<16>>.
	Found 64-bit dynamic shift register for signal <dout<17>>.
	Found 64-bit dynamic shift register for signal <dout<18>>.
	Found 64-bit dynamic shift register for signal <dout<19>>.
	Found 64-bit dynamic shift register for signal <dout<20>>.
	Found 64-bit dynamic shift register for signal <dout<21>>.
	Found 64-bit dynamic shift register for signal <dout<22>>.
	Found 64-bit dynamic shift register for signal <dout<23>>.
	Found 64-bit dynamic shift register for signal <dout<24>>.
	Found 64-bit dynamic shift register for signal <dout<25>>.
	Found 64-bit dynamic shift register for signal <dout<26>>.
	Found 64-bit dynamic shift register for signal <dout<27>>.
	Found 64-bit dynamic shift register for signal <dout<28>>.
	Found 64-bit dynamic shift register for signal <dout<29>>.
	Found 64-bit dynamic shift register for signal <dout<30>>.
	Found 64-bit dynamic shift register for signal <dout<31>>.
	Found 64-bit dynamic shift register for signal <dout<32>>.
Unit <axi_mc_simple_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mc_simple_fifo_4>.
	Found 32-bit dynamic shift register for signal <dout<0>>.
	Found 32-bit dynamic shift register for signal <dout<1>>.
	Found 32-bit dynamic shift register for signal <dout<2>>.
	Found 32-bit dynamic shift register for signal <dout<3>>.
Unit <axi_mc_simple_fifo_4> synthesized (advanced).
WARNING:Xst:2677 - Node <app_addr_r1_26> of sequential type is unconnected in block <ui_cmd>.
WARNING:Xst:2677 - Node <app_addr_r2_26> of sequential type is unconnected in block <ui_cmd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x32-bit single-port distributed Read Only RAM       : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 3
 3x1-bit multiplier                                    : 2
 3x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 138
 1-bit adder                                           : 15
 1-bit subtractor                                      : 2
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 2-bit adder                                           : 2
 2-bit subtractor                                      : 2
 3-bit adder                                           : 24
 3-bit adder carry in                                  : 1
 3-bit subtractor                                      : 27
 32-bit adder                                          : 6
 4-bit adder                                           : 3
 4-bit subtractor                                      : 4
 5-bit adder                                           : 11
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 8
 6-bit adder                                           : 10
 6-bit adder carry in                                  : 1
 6-bit subtractor                                      : 7
 7-bit adder                                           : 6
 9-bit adder                                           : 4
# Adder Trees                                          : 1
 2-bit / 5-inputs adder tree                           : 1
# Counters                                             : 69
 1-bit up counter                                      : 4
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 2-bit down counter                                    : 4
 2-bit up counter                                      : 11
 2-bit updown counter                                  : 1
 20-bit down counter                                   : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 13
 4-bit up counter                                      : 11
 4-bit updown counter                                  : 2
 5-bit down counter                                    : 2
 5-bit up counter                                      : 3
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 3
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 3
 16-bit up accumulator                                 : 2
 6-bit up accumulator                                  : 1
# Registers                                            : 2830
 Flip-Flops                                            : 2830
# Shift Registers                                      : 74
 16-bit dynamic shift register                         : 36
 32-bit dynamic shift register                         : 4
 4-bit dynamic shift register                          : 1
 64-bit dynamic shift register                         : 33
# Comparators                                          : 141
 1-bit comparator equal                                : 3
 13-bit comparator equal                               : 4
 2-bit comparator equal                                : 68
 2-bit comparator greater                              : 4
 2-bit comparator lessequal                            : 6
 3-bit comparator equal                                : 4
 3-bit comparator lessequal                            : 6
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 4
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 7
 5-bit comparator greater                              : 7
 5-bit comparator lessequal                            : 4
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 2
 7-bit comparator equal                                : 2
 7-bit comparator lessequal                            : 3
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator equal                                : 2
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 963
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 569
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 36
 1-bit 8-to-1 multiplexer                              : 64
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 32
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 13
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 111
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 16
 33-bit 2-to-1 multiplexer                             : 4
 34-bit 2-to-1 multiplexer                             : 2
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 4-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 29
 6-bit 2-to-1 multiplexer                              : 22
 63-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 12
 1-bit shifter logical left                            : 7
 2-bit shifter logical right                           : 1
 32-bit shifter logical left                           : 2
 60-bit shifter logical right                          : 2
# FSMs                                                 : 12
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width_2> (without init value) has a constant value of 0 in block <phy_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal1_cnt_cpt_r_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cal_clkdiv_cnt_clkdiv_r_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cal2_cnt_rden_r_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdlvl_err_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_1> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_2> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_3> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_4> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_0> in Unit <phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_1> <rst_rsync_2> <rst_rsync_3> 
INFO:Xst:2261 - The FF/Latch <l_addend_0> in Unit <phy_pd> is equivalent to the following FF/Latch, which will be removed : <h_addend_0> 
INFO:Xst:2261 - The FF/Latch <storage_data2_4> in Unit <axic_register_slice_5> is equivalent to the following 12 FFs/Latches, which will be removed : <storage_data2_5> <storage_data2_6> <storage_data2_7> <storage_data2_16> <storage_data2_19> <storage_data2_21> <storage_data2_56> <storage_data2_57> <storage_data2_58> <storage_data2_59> <storage_data2_60> <storage_data2_61> 
INFO:Xst:2261 - The FF/Latch <storage_data2_4> in Unit <axic_register_slice_8> is equivalent to the following 12 FFs/Latches, which will be removed : <storage_data2_5> <storage_data2_6> <storage_data2_7> <storage_data2_16> <storage_data2_19> <storage_data2_21> <storage_data2_56> <storage_data2_57> <storage_data2_58> <storage_data2_59> <storage_data2_60> <storage_data2_61> 
INFO:Xst:2261 - The FF/Latch <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_4> in Unit <mc> is equivalent to the following 3 FFs/Latches, which will be removed : <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_5> <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_6> <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_7> 
INFO:Xst:2261 - The FF/Latch <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_4> in Unit <mc> is equivalent to the following 3 FFs/Latches, which will be removed : <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_5> <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_6> <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_7> 
INFO:Xst:2261 - The FF/Latch <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_4> in Unit <mc> is equivalent to the following 3 FFs/Latches, which will be removed : <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_5> <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_6> <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_7> 
INFO:Xst:2261 - The FF/Latch <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_7> in Unit <mc> is equivalent to the following 3 FFs/Latches, which will be removed : <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_6> <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_5> <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_4> 
WARNING:Xst:1710 - FF/Latch <storage_data2_4> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data2_20> (without init value) has a constant value of 1 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data2_4> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data2_20> (without init value) has a constant value of 1 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_7> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <periodic_read_request.periodic_rd_arb0/grant_r_0> of sequential type is unconnected in block <rank_common>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/FSM_7> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 10    | 00
 11    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/FSM_8> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/FSM_9> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 000
 010   | 001
 101   | 010
 100   | 011
 011   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_w_channel_0/FSM_11> on signal <gen_bc2.state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/FSM_13> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 101   | 10
 011   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/FSM_2> on signal <reset_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/FSM_0> on signal <init_state_r[1:37]> with one-hot encoding.
-------------------------------------------------
 State  | Encoding
-------------------------------------------------
 000000 | 0000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000010000
 010110 | 0000000000000000000000000000000100000
 000101 | 0000000000000000000000000000001000000
 000110 | 0000000000000000000000000000010000000
 000111 | 0000000000000000000000000000100000000
 001000 | 0000000000000000000000000001000000000
 001001 | 0000000000000000000000000010000000000
 001010 | 0000000000000000000000000100000000000
 001011 | 0000000000000000000000001000000000000
 001100 | 0000000000000000000000010000000000000
 001101 | 0000000000000000000000100000000000000
 010101 | 0000000000000000000001000000000000000
 011010 | 0000000000000000000010000000000000000
 011001 | 0000000000000000000100000000000000000
 001111 | 0000000000000000001000000000000000000
 010010 | 0000000000000000010000000000000000000
 010100 | 0000000000000000100000000000000000000
 010011 | 0000000000000001000000000000000000000
 010111 | 0000000000000010000000000000000000000
 011111 | 0000000000000100000000000000000000000
 011000 | 0000000000001000000000000000000000000
 011011 | 0000000000010000000000000000000000000
 011100 | 0000000000100000000000000000000000000
 010001 | 0000000001000000000000000000000000000
 101000 | 0000000010000000000000000000000000000
 001110 | 0000000100000000000000000000000000000
 100011 | 0000001000000000000000000000000000000
 101010 | 0000010000000000000000000000000000000
 010000 | 0000100000000000000000000000000000000
 011110 | unreached
 100000 | 0001000000000000000000000000000000000
 100001 | 0010000000000000000000000000000000000
 100010 | 0100000000000000000000000000000000000
 100101 | unreached
 100100 | unreached
 100111 | unreached
 011101 | unreached
 101001 | 1000000000000000000000000000000000000
-------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/FSM_1> on signal <wl_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 0111  | 0111
 0110  | 0110
 0101  | 0101
 0010  | 0010
-------------------
INFO:Xst:2146 - In block <phy_wrlvl>, Counter <dqs_count_r> <dqs_count_rep2> are equivalent, XST will keep only <dqs_count_r>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_3> on signal <cal1_state_r[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01100 | 01100
 01011 | 01011
 00100 | 00100
 00111 | 00111
 00101 | 00101
 01101 | 01101
 00110 | 00110
 01000 | 01000
 10010 | 10010
 01010 | 01010
 01111 | 01111
 01110 | 01110
 10000 | 10000
 01001 | 01001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_4> on signal <cal_clkdiv_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_5> on signal <cal2_state_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/FSM_6> on signal <pd_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:2677 - Node <ddr2_pre_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <ddr2_refresh_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:1710 - FF/Latch <storage_data1_4> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_5> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_6> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_7> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_16> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_19> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_20> (without init value) has a constant value of 1 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_21> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_56> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_57> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_58> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_59> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_60> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_61> (without init value) has a constant value of 0 in block <axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_4> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_5> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_6> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_7> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_16> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_19> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_20> (without init value) has a constant value of 1 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_21> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_56> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_57> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_58> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_59> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_60> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_61> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ax_burst_r_0> of sequential type is unconnected in block <axi_mc_cmd_translator>.
WARNING:Xst:2677 - Node <RD_PRI_REG.rd_wait_limit_0> of sequential type is unconnected in block <axi_mc_cmd_arbiter>.
WARNING:Xst:2677 - Node <RD_PRI_REG.wr_wait_limit_0> of sequential type is unconnected in block <axi_mc_cmd_arbiter>.
WARNING:Xst:2677 - Node <RD_PRI_REG.wr_starve_cnt_0> of sequential type is unconnected in block <axi_mc_cmd_arbiter>.
WARNING:Xst:2677 - Node <RD_PRI_REG.rd_starve_cnt_0> of sequential type is unconnected in block <axi_mc_cmd_arbiter>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:1710 - FF/Latch <maint_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_mux_sel_r_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance gen_ck_cpt[0].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:2261 - The FF/Latch <dqs_rst_0> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_2> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_1> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_3> 
INFO:Xst:2261 - The FF/Latch <en_clk_cpt_odd_r_0> in Unit <phy_rdclk_gen> is equivalent to the following FF/Latch, which will be removed : <en_clk_rsync_odd_r> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_0> in Unit <phy_init> is equivalent to the following 5 FFs/Latches, which will be removed : <phy_wrdata_2> <phy_wrdata_4> <phy_wrdata_6> <phy_wrdata_19> <phy_wrdata_23> 
INFO:Xst:2261 - The FF/Latch <phy_address0_0> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address0_11> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_8> in Unit <phy_init> is equivalent to the following 5 FFs/Latches, which will be removed : <phy_wrdata_10> <phy_wrdata_12> <phy_wrdata_14> <phy_wrdata_27> <phy_wrdata_31> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_9> in Unit <phy_init> is equivalent to the following 5 FFs/Latches, which will be removed : <phy_wrdata_11> <phy_wrdata_13> <phy_wrdata_15> <phy_wrdata_25> <phy_wrdata_29> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_16> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_20> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_18> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_22> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_24> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_28> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_26> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_wrdata_30> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_1> in Unit <phy_init> is equivalent to the following 5 FFs/Latches, which will be removed : <phy_wrdata_3> <phy_wrdata_5> <phy_wrdata_7> <phy_wrdata_17> <phy_wrdata_21> 
INFO:Xst:2261 - The FF/Latch <phy_address0_4> in Unit <phy_init> is equivalent to the following 2 FFs/Latches, which will be removed : <phy_address0_9> <phy_address0_12> 

Optimizing unit <phy_data_io> ...

Optimizing unit <phy_rddata_sync> ...

Optimizing unit <ui_top> ...

Optimizing unit <ddr3_sdram_wrapper> ...

Optimizing unit <axi_mc> ...

Optimizing unit <axi_mc_r_channel> ...

Optimizing unit <axi_mc_simple_fifo_3> ...

Optimizing unit <axi_mc_simple_fifo_4> ...

Optimizing unit <axic_register_slice_5> ...

Optimizing unit <axic_register_slice_8> ...

Optimizing unit <axi_mc_cmd_translator> ...

Optimizing unit <axi_mc_incr_cmd> ...

Optimizing unit <axi_mc_wrap_cmd> ...

Optimizing unit <axi_mc_cmd_fsm_1> ...

Optimizing unit <axi_mc_w_channel> ...

Optimizing unit <axi_mc_simple_fifo_1> ...

Optimizing unit <axi_mc_simple_fifo_2> ...

Optimizing unit <axi_mc_cmd_fsm_2> ...

Optimizing unit <axi_mc_cmd_arbiter> ...

Optimizing unit <mc> ...

Optimizing unit <rank_cntrl> ...

Optimizing unit <rank_common> ...

Optimizing unit <round_robin_arb_1> ...

Optimizing unit <bank_state_1> ...

Optimizing unit <bank_queue_1> ...

Optimizing unit <bank_state_2> ...

Optimizing unit <bank_queue_2> ...

Optimizing unit <bank_state_3> ...

Optimizing unit <bank_queue_3> ...

Optimizing unit <bank_state_4> ...

Optimizing unit <bank_queue_4> ...

Optimizing unit <bank_common> ...
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <arb_select> ...
WARNING:Xst:1710 - FF/Latch <io_config_r_0> (without init value) has a constant value of 0 in block <arb_select>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <arb_row_col> ...

Optimizing unit <round_robin_arb_3> ...

Optimizing unit <col_mach> ...

Optimizing unit <phy_top> ...

Optimizing unit <phy_control_io> ...

Optimizing unit <phy_write> ...

Optimizing unit <phy_dly_ctrl> ...

Optimizing unit <phy_dqs_iob> ...

Optimizing unit <rd_bitslip_1> ...

Optimizing unit <phy_dq_iob> ...

Optimizing unit <rd_bitslip_2> ...

Optimizing unit <phy_dm_iob> ...

Optimizing unit <phy_rdclk_gen> ...

Optimizing unit <phy_rdctrl_sync> ...

Optimizing unit <circ_buffer> ...

Optimizing unit <phy_init> ...

Optimizing unit <phy_wrlvl> ...

Optimizing unit <phy_rdlvl> ...
WARNING:Xst:1710 - FF/Latch <tby4_r_5> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <phy_pd> ...

Optimizing unit <ui_wr_data> ...

Optimizing unit <ui_rd_data> ...

Optimizing unit <ui_cmd> ...

Optimizing unit <axi_v6_ddrx_iodelay_ctrl> ...
WARNING:Xst:1710 - FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_11> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/io_config_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_cas_n1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_wr0_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_wr1_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_err_byte_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_2> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_1> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_0> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_17> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_15> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_14> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_13> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_12> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_11> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_9> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_8> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_17> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_15> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_14> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_13> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_12> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_11> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_9> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_8> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_17> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_15> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_14> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_13> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_12> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_11> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_9> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_8> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_17> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_15> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_14> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_13> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_12> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_11> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_9> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_8> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_27> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_26> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_27> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_26> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_27> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_26> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_27> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_26> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_27> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_26> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_27> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_26> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/w_push> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_7> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_6> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_5> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_8> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_7> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_6> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_5> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrlvl_err> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrcal_err> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps_0_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps_0_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_dq_edge_r> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_err_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_tp> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_hi_pri_r2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_hi_pri_r1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_sz_r1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_sz_r2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1293 - FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_0> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_1> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_2> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_7> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_8> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_7> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1710 - FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/tby4_r_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/chip_cnt_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/chip_cnt_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/auto_cnt_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/calib_width_0> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/calib_width_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r1_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r1_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_5> is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_0> is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_1> is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_2> is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_3> is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_4> is unconnected in block <ddr3_sdram_wrapper>.
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/init_complete_r> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_w_channel_0/mc_init_complete_r> <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/init_complete_r> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_periodic_rd_r> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_9> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd1> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/en_clk_off_cnt_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/areset_d_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/areset_d_1> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/areset_d_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/reset> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_0> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_1> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_1> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_2> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_3> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/sel_first> <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/sel_first> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_12> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_ras_n1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_bitslip_r_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_bitslip_r_1> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_0> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_0> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_1> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_1> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_final> 
WARNING:Xst:638 - in unit ddr3_sdram_wrapper Conflict on KEEP property on signal DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final and DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_final DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_final signal will be lost.
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_2> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_3> <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_3> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_5> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_5> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_6> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_6> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_7> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_7> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_8> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_8> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_9> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/rst_reg_9> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/sel_first> <DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/sel_first> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/io_config_1> in Unit <ddr3_sdram_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_0> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom1_0> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_1> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_copy> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/app_rd_data_valid> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_en> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_0> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/wr_data_offset_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/io_config_strobe> in Unit <ddr3_sdram_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r> <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/override_demand_r> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/low_0> 
INFO:Xst:3203 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_sync_r_0> in Unit <ddr3_sdram_wrapper> is the opposite to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_1> 
INFO:Xst:3203 - The FF/Latch <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/burst_addr_r_0> in Unit <ddr3_sdram_wrapper> is the opposite to the following FF/Latch, which will be removed : <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/new_burst_r> 

Mapping all equations...
WARNING:Xst:2677 - Node <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block ddr3_sdram_wrapper, actual ratio is 3.
FlipFlop DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/aw_pipe/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_final has been replicated 21 time(s)

Final Macro Processing ...

Processing Unit <ddr3_sdram_wrapper> :
	Found 6-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_9>.
	Found 4-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_3>.
	Found 16-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/pd_cal_start_dly_r_15>.
	Found 3-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_rank_done_r3>.
	Found 16-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_done>.
	Found 16-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly_clkdiv_r_15>.
	Found 16-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly0_r_15>.
	Found 16-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly1_r_15>.
	Found 4-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_07>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_07>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_07>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_07>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_06>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_06>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_06>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_06>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_05>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_05>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_05>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_05>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_04>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_04>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_04>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_04>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_03>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_03>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_03>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_03>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_02>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_02>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_02>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_02>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_01>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_01>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_01>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_01>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_0>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_0>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_0>.
	Found 2-bit shift register for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_0>.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/rst_ref_sync_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr3_sdram_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2655
 Flip-Flops                                            : 2655
# Shift Registers                                      : 41
 16-bit shift register                                 : 5
 2-bit shift register                                  : 32
 3-bit shift register                                  : 1
 4-bit shift register                                  : 2
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ddr3_sdram_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3503
#      GND                         : 1
#      INV                         : 86
#      LUT1                        : 126
#      LUT2                        : 288
#      LUT3                        : 615
#      LUT4                        : 380
#      LUT5                        : 566
#      LUT6                        : 917
#      MUXCY                       : 217
#      MUXF7                       : 96
#      VCC                         : 1
#      XORCY                       : 210
# FlipFlops/Latches                : 2701
#      FD                          : 1230
#      FD_1                        : 54
#      FDC                         : 9
#      FDCE                        : 6
#      FDE                         : 678
#      FDP                         : 25
#      FDR                         : 341
#      FDRE                        : 302
#      FDS                         : 21
#      FDSE                        : 34
#      ODDR                        : 1
# RAMS                             : 53
#      RAM32M                      : 17
#      RAM64X1D                    : 36
# Shift Registers                  : 150
#      SRLC16E                     : 78
#      SRLC32E                     : 72
# IO Buffers                       : 11
#      IOBUF                       : 8
#      IOBUFDS_DIFF_OUT            : 1
#      OBUF                        : 1
#      OBUFDS                      : 1
# Others                           : 61
#      BUFIODQS                    : 1
#      BUFR                        : 1
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 12
#      ISERDESE1                   : 9
#      OSERDESE1                   : 37

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2701  out of  301440     0%  
 Number of Slice LUTs:                 3268  out of  150720     2%  
    Number used as Logic:              2978  out of  150720     1%  
    Number used as Memory:              290  out of  58400     0%  
       Number used as RAM:              140
       Number used as SRL:              150

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4087
   Number with an unused Flip Flop:    1386  out of   4087    33%  
   Number with an unused LUT:           819  out of   4087    20%  
   Number of fully used LUT-FF pairs:  1882  out of   4087    46%  
   Number of unique control sets:       158

IO Utilization: 
 Number of IOs:                         393
 Number of bonded IOBs:                  36  out of    600     6%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
Clock Signal                                                                            | Clock buffer(FF name)                                      | Load  |
----------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
clk_ref                                                                                 | NONE(DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0)| 18    |
clk                                                                                     | NONE(DDR3_SDRAM/u_synch_to_clk/synch_d2_0)                 | 2573  |
DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>| BUFR                                                       | 314   |
----------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                              | Buffer(FF name)                                                                                          | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/calib_width<0>(XST_VCC:P)                                                                                                     | NONE(DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)| 1     |
DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0(DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0:Q)| NONE(DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)| 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.955ns (Maximum Frequency: 201.816MHz)
   Minimum input arrival time before clock: 2.034ns
   Maximum output required time after clock: 2.122ns
   Maximum combinational path delay: 0.485ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ref'
  Clock period: 1.785ns (frequency: 560.224MHz)
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Delay:               1.785ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0 (FF)
  Destination:       DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/rst_ref_sync_r_14 (FF)
  Source Clock:      clk_ref rising
  Destination Clock: clk_ref rising

  Data Path: DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0 to DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/rst_ref_sync_r_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0 (DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0)
     INV:I->O             15   0.086   0.491  DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/sys_rst_inv1_INV_0 (DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/sys_rst_inv)
     FDP:PRE                   0.434          DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/rst_ref_sync_r_0
    ----------------------------------------
    Total                      1.785ns (0.895ns logic, 0.890ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.955ns (frequency: 201.816MHz)
  Total number of paths / destination ports: 55335 / 4875
-------------------------------------------------------------------------
Delay:               4.955ns (Levels of Logic = 7)
  Source:            DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_35 (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_35 to DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.375   0.811  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_35 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_35)
     LUT6:I0->O            7   0.068   0.678  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/mux6711 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_offset<3>)
     LUT4:I0->O            6   0.068   0.450  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/_n0223<3>1 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/_n0223)
     LUT6:I5->O            5   0.068   0.518  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Madd_n0169_lut<1>1 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Madd_n0169_lut<1>)
     LUT6:I4->O            5   0.068   0.802  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Madd_n0169_xor<3>11 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Madd_n0205[5:0]_lut<3>)
     LUT5:I0->O            1   0.068   0.417  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1115 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1114)
     LUT6:I5->O            1   0.068   0.417  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1116 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1115)
     LUT5:I4->O            1   0.068   0.000  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_cmd_byte_addr_i1117 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/r_ignore_end)
     FD:D                      0.011          DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r
    ----------------------------------------
    Total                      4.955ns (0.862ns logic, 4.093ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Clock period: 2.299ns (frequency: 434.972MHz)
  Total number of paths / destination ports: 699 / 371
-------------------------------------------------------------------------
Delay:               2.299ns (Levels of Logic = 3)
  Source:            DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_r_3 (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising
  Destination Clock: DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_r_3 to DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.491  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_r_3 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_r_3)
     LUT3:I1->O            4   0.068   0.795  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_iserdes_q_mux41 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_mux<3>)
     LUT6:I1->O            2   0.068   0.423  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out1 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux41 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
    ----------------------------------------
    Total                      2.299ns (0.590ns logic, 1.709ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ref'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.011ns (Levels of Logic = 0)
  Source:            aresetn (PAD)
  Destination:       DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d1_0 (FF)
  Destination Clock: clk_ref rising

  Data Path: aresetn to DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:D                      0.011          DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d1_0
    ----------------------------------------
    Total                      0.011ns (0.011ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 424 / 400
-------------------------------------------------------------------------
Offset:              2.034ns (Levels of Logic = 3)
  Source:            aresetn (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1 (FF)
  Destination Clock: clk rising

  Data Path: aresetn to DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            5   0.068   0.665  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_sel_first_i11 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first_i)
     LUT5:I1->O            1   0.068   0.775  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/Mmux_next_pending14_SW1 (N485)
     LUT6:I1->O            1   0.068   0.000  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_incr_next_pending_wrap_next_pending_MUX_1035_o11 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/incr_next_pending_wrap_next_pending_MUX_1035_o)
     FD:D                      0.011          DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1
    ----------------------------------------
    Total                      2.034ns (0.594ns logic, 1.440ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 333 / 135
-------------------------------------------------------------------------
Offset:              1.856ns (Levels of Logic = 3)
  Source:            DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq:Q4 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq:Q4 to DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q4           2   0.000   0.423  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q<3>)
     LUT3:I2->O            4   0.068   0.795  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_iserdes_q_mux41 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_mux<3>)
     LUT6:I1->O            2   0.068   0.423  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out1 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux41 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
    ----------------------------------------
    Total                      1.856ns (0.215ns logic, 1.641ns route)
                                       (11.6% logic, 88.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 524 / 280
-------------------------------------------------------------------------
Offset:              2.122ns (Levels of Logic = 2)
  Source:            DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0 (FF)
  Destination:       s_axi_rvalid (PAD)
  Source Clock:      clk rising

  Data Path: DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0 to s_axi_rvalid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            73   0.375   0.940  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0)
     LUT6:I0->O            6   0.068   0.671  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/empty<5>1 (DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/rd_empty)
     LUT4:I0->O            0   0.068   0.000  DDR3_SDRAM/u_memc_ui_top/u_axi_mc/axi_mc_r_channel_0/rvalid1 (s_axi_rvalid)
    ----------------------------------------
    Total                      2.122ns (0.511ns logic, 1.611ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ref'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_d1 (FF)
  Destination:       iodelay_ctrl_rdy_o (PAD)
  Source Clock:      clk_ref rising

  Data Path: DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_d1 to iodelay_ctrl_rdy_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.000  DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_d1 (DDR3_SDRAM/IODELAY_CTRL.u_axi_v6_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_d1)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              0.827ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_4 (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq:CNTVALUEIN4 (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_4 to DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_4 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_4)
    IODELAYE1:CNTVALUEIN4        0.000          DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq
    ----------------------------------------
    Total                      0.827ns (0.375ns logic, 0.452ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 192 / 184
-------------------------------------------------------------------------
Delay:               0.485ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt:O (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB (PAD)

  Data Path: DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt:O to DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIODQS:O             1   0.000   0.399  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt)
     INV:I->O              0   0.086   0.000  DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/iserdes_clkb1_INV_0 (DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_clkb)
    ISERDESE1:CLKB             0.000          DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
    ----------------------------------------
    Total                      0.485ns (0.086ns logic, 0.399ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    2.299|    0.778|         |         |
clk                                                                                     |    2.547|         |         |         |
----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    1.675|         |         |         |
clk                                                                                     |    4.955|         |         |         |
clk_ref                                                                                 |    0.785|         |         |         |
----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ref
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref        |    1.785|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 63.00 secs
Total CPU time to Xst completion: 62.86 secs
 
--> 

Total memory usage is 373996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  764 (   0 filtered)
Number of infos    :  170 (   0 filtered)

