// Seed: 2064028430
module module_0;
  uwire id_1 = id_1, id_2;
  id_3(
      .id_0(~id_4), .id_1(1)
  );
  always_comb
    assume #1  (1);
    else;
  wire id_5;
  wire id_6;
  assign id_4 = id_1;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1
    , id_60,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri id_9,
    input tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input uwire id_13,
    output uwire id_14,
    output wor id_15,
    output wor id_16,
    inout uwire id_17,
    output wand id_18,
    input wor id_19,
    output wire id_20,
    output wire id_21,
    output tri0 id_22,
    output supply1 id_23,
    output supply0 id_24,
    input supply1 id_25,
    input tri0 id_26,
    input tri0 id_27,
    output tri1 id_28,
    input tri0 id_29,
    output tri id_30,
    input tri id_31,
    input uwire id_32,
    output uwire id_33,
    input wire id_34,
    input supply1 id_35,
    input supply1 id_36,
    output supply0 id_37,
    output supply0 id_38,
    output wor id_39,
    input wire id_40,
    input uwire id_41
    , id_61,
    output tri id_42,
    output wand id_43,
    input wire id_44,
    input wor id_45,
    output supply0 id_46,
    input supply1 id_47,
    output wand id_48,
    input supply1 id_49,
    output supply0 id_50,
    output supply1 id_51,
    output tri id_52,
    output wor id_53,
    input tri1 id_54,
    input tri id_55,
    input wand id_56,
    output supply1 id_57,
    output wand id_58
);
  wire id_62;
  wire id_63;
  module_0();
  assign id_38 = id_44;
  wire id_64;
endmodule
