Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 11 14:05:56 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.436        0.000                      0                 2453        0.086        0.000                      0                 2453        4.500        0.000                       0                   855  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.436        0.000                      0                 1611        0.086        0.000                      0                 1611        4.500        0.000                       0                   855  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.701        0.000                      0                  842        0.389        0.000                      0                  842  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.276ns  (logic 2.060ns (24.890%)  route 6.216ns (75.110%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.908    12.647    kd/key_1[1]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.771 r  kd/key_2[5]_i_1/O
                         net (fo=6, routed)           0.593    13.365    kd_n_6
    SLICE_X13Y18         FDCE                                         r  key_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  key_2_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.801    key_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.276ns  (logic 2.060ns (24.890%)  route 6.216ns (75.110%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.908    12.647    kd/key_1[1]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.771 r  kd/key_2[5]_i_1/O
                         net (fo=6, routed)           0.593    13.365    kd_n_6
    SLICE_X13Y18         FDCE                                         r  key_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  key_2_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.801    key_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 2.060ns (25.200%)  route 6.115ns (74.800%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.908    12.647    kd/key_1[1]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.771 r  kd/key_2[5]_i_1/O
                         net (fo=6, routed)           0.492    13.263    kd_n_6
    SLICE_X14Y16         FDCE                                         r  key_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  key_2_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDCE (Setup_fdce_C_CE)      -0.169    14.840    key_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 2.060ns (25.200%)  route 6.115ns (74.800%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.908    12.647    kd/key_1[1]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.771 r  kd/key_2[5]_i_1/O
                         net (fo=6, routed)           0.492    13.263    kd_n_6
    SLICE_X14Y16         FDCE                                         r  key_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  key_2_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDCE (Setup_fdce_C_CE)      -0.169    14.840    key_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 2.060ns (25.607%)  route 5.985ns (74.393%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.908    12.647    kd/key_1[1]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.771 r  kd/key_2[5]_i_1/O
                         net (fo=6, routed)           0.362    13.133    kd_n_6
    SLICE_X14Y17         FDCE                                         r  key_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  key_2_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X14Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.839    key_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 2.060ns (25.607%)  route 5.985ns (74.393%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.908    12.647    kd/key_1[1]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.124    12.771 r  kd/key_2[5]_i_1/O
                         net (fo=6, routed)           0.362    13.133    kd_n_6
    SLICE_X14Y17         FDCE                                         r  key_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  key_2_reg[4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X14Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.839    key_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 2.060ns (26.262%)  route 5.784ns (73.738%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.587    12.326    kd/key_1[1]
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.450 r  kd/key_2_code[8]_i_1/O
                         net (fo=9, routed)           0.482    12.932    kd_n_0
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.804    key_2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 2.060ns (26.262%)  route 5.784ns (73.738%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.587    12.326    kd/key_1[1]
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.450 r  kd/key_2_code[8]_i_1/O
                         net (fo=9, routed)           0.482    12.932    kd_n_0
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.804    key_2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_code_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 2.060ns (26.262%)  route 5.784ns (73.738%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.587    12.326    kd/key_1[1]
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.450 r  kd/key_2_code[8]_i_1/O
                         net (fo=9, routed)           0.482    12.932    kd_n_0
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.804    key_2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_code_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 2.060ns (26.572%)  route 5.693ns (73.428%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  key_1_code_reg[1]/Q
                         net (fo=128, routed)         1.652     7.258    kd/key_1_code_reg[0][1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.382 r  kd/key_1[4]_i_174/O
                         net (fo=1, routed)           0.000     7.382    kd/key_1[4]_i_174_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.247     7.629 r  kd/key_1_reg[4]_i_93/O
                         net (fo=1, routed)           0.000     7.629    kd/key_1_reg[4]_i_93_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     7.727 r  kd/key_1_reg[4]_i_37/O
                         net (fo=1, routed)           0.941     8.669    kd/key_1_reg[4]_i_37_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.319     8.988 r  kd/key_1[4]_i_15/O
                         net (fo=1, routed)           0.000     8.988    kd/key_1[4]_i_15_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     9.197 r  kd/key_1_reg[4]_i_8/O
                         net (fo=1, routed)           1.045    10.242    kd/key_1_reg[4]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.297    10.539 r  kd/key_1[4]_i_5/O
                         net (fo=17, routed)          1.076    11.615    kd/key_1[4]_i_5_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.739 r  kd/key_1[1]_i_1/O
                         net (fo=18, routed)          0.587    12.326    kd/key_1[1]
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.450 r  kd/key_2_code[8]_i_1/O
                         net (fo=9, routed)           0.391    12.841    kd_n_0
    SLICE_X13Y14         FDCE                                         r  key_2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X13Y14         FDCE                                         r  key_2_code_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.806    key_2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -12.841    
  -------------------------------------------------------------------
                         slack                                  1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 y_reg[16][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[9][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.230ns (50.365%)  route 0.227ns (49.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  y_reg[16][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  y_reg[16][7]/Q
                         net (fo=22, routed)          0.227     1.800    y_reg_n_0_[16][7]
    SLICE_X36Y7          LUT4 (Prop_lut4_I0_O)        0.102     1.902 r  y[9][7]_i_1/O
                         net (fo=1, routed)           0.000     1.902    y_reg[9][7]
    SLICE_X36Y7          FDCE                                         r  y_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y7          FDCE                                         r  y_reg[9][7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.107     1.816    y_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 x_reg[16][6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[13][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.122%)  route 0.315ns (62.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y5          FDPE                                         r  x_reg[16][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  x_reg[16][6]/Q
                         net (fo=19, routed)          0.315     1.901    x_reg_n_0_[16][6]
    SLICE_X38Y7          LUT4 (Prop_lut4_I1_O)        0.045     1.946 r  x[13][6]_i_1/O
                         net (fo=1, routed)           0.000     1.946    x_reg[13][6]
    SLICE_X38Y7          FDPE                                         r  x_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X38Y7          FDPE                                         r  x_reg[13][6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y7          FDPE (Hold_fdpe_C_D)         0.120     1.829    x_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.561     1.444    kd/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  kd/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.585 f  kd/key_reg[8]_rep__0/Q
                         net (fo=64, routed)          0.111     1.697    kd/key_reg[8]_rep__0_n_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I3_O)        0.045     1.742 r  kd/key_down[18]_i_1/O
                         net (fo=1, routed)           0.000     1.742    kd/p_0_in[18]
    SLICE_X8Y16          FDCE                                         r  kd/key_down_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.829     1.956    kd/clk_IBUF_BUFG
    SLICE_X8Y16          FDCE                                         r  kd/key_down_reg[18]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y16          FDCE (Hold_fdce_C_D)         0.120     1.577    kd/key_down_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.468    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y19          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.084     1.693    kd/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.738    kd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X5Y19          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.854     1.981    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y19          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDPE (Hold_fdpe_C_D)         0.092     1.573    kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[91]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.556%)  route 0.137ns (42.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.564     1.447    kd/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  kd/key_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     1.588 f  kd/key_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.137     1.725    kd/key_reg[8]_rep__3_n_0
    SLICE_X10Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.770 r  kd/key_down[91]_i_1/O
                         net (fo=1, routed)           0.000     1.770    kd/p_0_in[91]
    SLICE_X10Y10         FDCE                                         r  kd/key_down_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.834     1.961    kd/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  kd/key_down_reg[91]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         FDCE (Hold_fdce_C_D)         0.121     1.604    kd/key_down_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x_reg[16][6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[3][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y5          FDPE                                         r  x_reg[16][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  x_reg[16][6]/Q
                         net (fo=19, routed)          0.135     1.721    x_reg_n_0_[16][6]
    SLICE_X34Y5          LUT4 (Prop_lut4_I1_O)        0.045     1.766 r  x[3][6]_i_1/O
                         net (fo=1, routed)           0.000     1.766    x_reg[3][6]
    SLICE_X34Y5          FDCE                                         r  x_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y5          FDCE                                         r  x_reg[3][6]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y5          FDCE (Hold_fdce_C_D)         0.120     1.578    x_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 kd/inst/inst/is_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.033%)  route 0.073ns (22.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.559     1.442    kd/inst/inst/clk
    SLICE_X8Y18          FDCE                                         r  kd/inst/inst/is_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.148     1.590 r  kd/inst/inst/is_extend_reg/Q
                         net (fo=2, routed)           0.073     1.663    kd/is_extend
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.098     1.761 r  kd/been_extend_i_1/O
                         net (fo=1, routed)           0.000     1.761    kd/been_extend_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  kd/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.827     1.954    kd/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  kd/been_extend_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.121     1.563    kd/been_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 kd/inst/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.559     1.442    kd/inst/inst/clk
    SLICE_X8Y18          FDPE                                         r  kd/inst/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  kd/inst/inst/is_break_reg/Q
                         net (fo=1, routed)           0.114     1.721    kd/is_break
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  kd/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.766    kd/been_break_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  kd/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.827     1.954    kd/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  kd/been_break_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.121     1.563    kd/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.557     1.440    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X10Y20         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.127     1.731    kd/inst/inst/rx_data[0]
    SLICE_X11Y18         FDCE                                         r  kd/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.827     1.954    kd/inst/inst/clk
    SLICE_X11Y18         FDCE                                         r  kd/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X11Y18         FDCE (Hold_fdce_C_D)         0.070     1.526    kd/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.059%)  route 0.178ns (48.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.561     1.444    kd/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  kd/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.585 f  kd/key_reg[8]_rep__0/Q
                         net (fo=64, routed)          0.178     1.763    kd/key_reg[8]_rep__0_n_0
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.808 r  kd/key_down[29]_i_1/O
                         net (fo=1, routed)           0.000     1.808    kd/p_0_in[29]
    SLICE_X10Y16         FDCE                                         r  kd/key_down_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.829     1.956    kd/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  kd/key_down_reg[29]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.121     1.599    kd/key_down_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y0     a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y0     a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y0     a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y0     a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y0     a2/pb_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   kd/inst/inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   kd/inst/inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y19   kd/inst/inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X36Y2    x_reg[14][6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X36Y2    x_reg[14][7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X39Y4    x_reg[14][8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2    x_reg[15][6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2    x_reg[15][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y4    x_reg[15][9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y6    x_reg[5][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y4    x_reg[6][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y4    x_reg[6][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     a1/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     a1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     a1/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     a1/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     a2/pb_in_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     a2/pb_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   kd/inst/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   kd/inst/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y19   kd/inst/inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y2    x_reg[15][8]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_code_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.456ns (5.890%)  route 7.287ns (94.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         7.287    12.903    rst2
    SLICE_X13Y16         FDCE                                         f  key_2_code_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    key_2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_code_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.456ns (5.890%)  route 7.287ns (94.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         7.287    12.903    rst2
    SLICE_X13Y16         FDCE                                         f  key_2_code_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    key_2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_code_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.456ns (5.890%)  route 7.287ns (94.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         7.287    12.903    rst2
    SLICE_X13Y16         FDCE                                         f  key_2_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  key_2_code_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    key_2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.456ns (5.992%)  route 7.154ns (94.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         7.154    12.770    rst2
    SLICE_X13Y17         FDCE                                         f  key_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  key_1_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    key_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.456ns (5.992%)  route 7.154ns (94.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         7.154    12.770    rst2
    SLICE_X13Y17         FDCE                                         f  key_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  key_1_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    key_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.456ns (5.992%)  route 7.154ns (94.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         7.154    12.770    rst2
    SLICE_X13Y17         FDCE                                         f  key_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  key_1_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    key_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.456ns (5.992%)  route 7.154ns (94.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         7.154    12.770    rst2
    SLICE_X12Y17         FDCE                                         f  key_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  key_1_reg[4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    14.689    key_1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 0.456ns (6.120%)  route 6.995ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         6.995    12.611    rst2
    SLICE_X13Y18         FDCE                                         f  key_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  key_2_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    key_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_2_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 0.456ns (6.120%)  route 6.995ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         6.995    12.611    rst2
    SLICE_X13Y18         FDCE                                         f  key_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  key_2_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    key_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 0.456ns (6.374%)  route 6.698ns (93.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.639     5.160    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         6.698    12.314    kd/inst/inst/rst
    SLICE_X11Y18         FDCE                                         f  kd/inst/inst/key_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.441    14.782    kd/inst/inst/clk
    SLICE_X11Y18         FDCE                                         r  kd/inst/inst/key_in_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    kd/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[161]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.115%)  route 0.172ns (54.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.172     1.792    kd/rst2
    SLICE_X1Y1           FDCE                                         f  kd/key_down_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.867     1.994    kd/clk_IBUF_BUFG
    SLICE_X1Y1           FDCE                                         r  kd/key_down_reg[161]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y1           FDCE (Remov_fdce_C_CLR)     -0.092     1.403    kd/key_down_reg[161]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[162]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.115%)  route 0.172ns (54.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.172     1.792    kd/rst2
    SLICE_X1Y1           FDCE                                         f  kd/key_down_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.867     1.994    kd/clk_IBUF_BUFG
    SLICE_X1Y1           FDCE                                         r  kd/key_down_reg[162]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y1           FDCE (Remov_fdce_C_CLR)     -0.092     1.403    kd/key_down_reg[162]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[163]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.496%)  route 0.176ns (55.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.176     1.796    kd/rst2
    SLICE_X0Y1           FDCE                                         f  kd/key_down_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.867     1.994    kd/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  kd/key_down_reg[163]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X0Y1           FDCE (Remov_fdce_C_CLR)     -0.092     1.403    kd/key_down_reg[163]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[251]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.268%)  route 0.218ns (60.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.218     1.838    kd/rst2
    SLICE_X2Y2           FDCE                                         f  kd/key_down_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.867     1.994    kd/clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  kd/key_down_reg[251]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.428    kd/key_down_reg[251]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[252]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.268%)  route 0.218ns (60.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.218     1.838    kd/rst2
    SLICE_X2Y2           FDCE                                         f  kd/key_down_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.867     1.994    kd/clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  kd/key_down_reg[252]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.428    kd/key_down_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[167]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.799%)  route 0.222ns (61.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.222     1.843    kd/rst2
    SLICE_X2Y0           FDCE                                         f  kd/key_down_reg[167]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.867     1.994    kd/clk_IBUF_BUFG
    SLICE_X2Y0           FDCE                                         r  kd/key_down_reg[167]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDCE (Remov_fdce_C_CLR)     -0.067     1.428    kd/key_down_reg[167]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[172]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.799%)  route 0.222ns (61.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.222     1.843    kd/rst2
    SLICE_X2Y0           FDCE                                         f  kd/key_down_reg[172]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.867     1.994    kd/clk_IBUF_BUFG
    SLICE_X2Y0           FDCE                                         r  kd/key_down_reg[172]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDCE (Remov_fdce_C_CLR)     -0.067     1.428    kd/key_down_reg[172]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[148]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.752%)  route 0.214ns (60.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.214     1.834    kd/rst2
    SLICE_X0Y6           FDCE                                         f  kd/key_down_reg[148]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  kd/key_down_reg[148]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    kd/key_down_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[149]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.752%)  route 0.214ns (60.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.214     1.834    kd/rst2
    SLICE_X0Y6           FDCE                                         f  kd/key_down_reg[149]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  kd/key_down_reg[149]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    kd/key_down_reg[149]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[151]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.752%)  route 0.214ns (60.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.596     1.479    a2/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  a2/pb_out_reg/Q
                         net (fo=848, routed)         0.214     1.834    kd/rst2
    SLICE_X0Y6           FDCE                                         f  kd/key_down_reg[151]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  kd/key_down_reg[151]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    kd/key_down_reg[151]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.432    





