

================================================================
== Vitis HLS Report for 'ProcessingElement_31'
================================================================
* Date:           Mon Nov 11 16:40:21 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                                          |                                                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                                         Instance                                         |                                     Module                                    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_ProcessingElement_31_Pipeline_1_fu_178                                                |ProcessingElement_31_Pipeline_1                                                |       33|       33|   0.330 us|   0.330 us|    32|    32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_31_Pipeline_2_fu_184                                                |ProcessingElement_31_Pipeline_2                                                |     1025|     1025|  10.250 us|  10.250 us|  1024|  1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190  |ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer  |       34|       34|   0.340 us|   0.340 us|    33|    33|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199                            |ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M                            |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221                                 |ProcessingElement_31_Pipeline_WriteC_Flattened                                 |     2050|     2050|  20.500 us|  20.500 us|  2049|  2049|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- OuterTile_N    |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        | + OuterTile_M   |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        |  ++ Collapse_K  |        ?|        ?|      1035|          -|          -|            ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 10 
9 --> 8 
10 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n0 = alloca i32 1" [../kernel/Compute.cpp:54]   --->   Operation 11 'alloca' 'n0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m"   --->   Operation 12 'read' 'size_m_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%size_k_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_k"   --->   Operation 13 'read' 'size_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n"   --->   Operation 14 'read' 'size_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_m_c10, i32 %size_m_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_k_c, i32 %size_k_read"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_n_c2, i32 %size_n_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%aBuffer = alloca i64 1" [../kernel/Compute.cpp:23]   --->   Operation 18 'alloca' 'aBuffer' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 19 [1/1] (1.20ns)   --->   "%cBuffer = alloca i64 1" [../kernel/Compute.cpp:26]   --->   Operation 19 'alloca' 'cBuffer' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.31_Pipeline_1, i32 %aBuffer"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.31_Pipeline_2, i256 %cBuffer"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln54 = store i24 0, i24 %n0" [../kernel/Compute.cpp:54]   --->   Operation 22 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.49>
ST_2 : Operation 23 [1/2] (1.48ns)   --->   "%call_ln0 = call void @ProcessingElement.31_Pipeline_1, i32 %aBuffer"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/2] (1.49ns)   --->   "%call_ln0 = call void @ProcessingElement.31_Pipeline_2, i256 %cBuffer"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer, i32 %aBuffer, i32 %aPipes_30, i32 %aPipes_31"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 27 [1/2] (1.48ns)   --->   "%call_ln0 = call void @ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer, i32 %aBuffer, i32 %aPipes_30, i32 %aPipes_31"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m_c10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_k_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_30, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_30, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_30, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_192 = wait i32 @_ssdm_op_Wait"   --->   Operation 37 'wait' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%size_n_cast = zext i32 %size_n_read"   --->   Operation 38 'zext' 'size_n_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.88ns)   --->   "%sub_i = add i33 %size_n_cast, i33 511"   --->   Operation 39 'add' 'sub_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%div_i_cast1 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i, i32 9, i32 32"   --->   Operation 40 'partselect' 'div_i_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%size_m_cast = zext i32 %size_m_read"   --->   Operation 41 'zext' 'size_m_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.88ns)   --->   "%sub_i103 = add i33 %size_m_cast, i33 511"   --->   Operation 42 'add' 'sub_i103' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%div_i104_cast3 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i103, i32 9, i32 32"   --->   Operation 43 'partselect' 'div_i104_cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.83ns)   --->   "%sub60 = add i24 %div_i_cast1, i24 16777215"   --->   Operation 44 'add' 'sub60' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.83ns)   --->   "%sub63 = add i24 %div_i104_cast3, i24 16777215"   --->   Operation 45 'add' 'sub63' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.88ns)   --->   "%sub66 = add i32 %size_k_read, i32 4294967295"   --->   Operation 46 'add' 'sub66' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln54 = br void %OuterTile_M" [../kernel/Compute.cpp:54]   --->   Operation 47 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%n0_7 = load i24 %n0"   --->   Operation 48 'load' 'n0_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.83ns)   --->   "%icmp_ln54 = icmp_eq  i24 %n0_7, i24 %div_i_cast1" [../kernel/Compute.cpp:54]   --->   Operation 49 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.83ns)   --->   "%add_ln54 = add i24 %n0_7, i24 1" [../kernel/Compute.cpp:54]   --->   Operation 50 'add' 'add_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %OuterTile_M.split, void %for.end230.loopexit" [../kernel/Compute.cpp:54]   --->   Operation 51 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Compute.cpp:54]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../kernel/Compute.cpp:54]   --->   Operation 53 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.83ns)   --->   "%cmp61 = icmp_ult  i24 %n0_7, i24 %sub60"   --->   Operation 54 'icmp' 'cmp61' <Predicate = (!icmp_ln54)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_193 = trunc i24 %n0_7"   --->   Operation 55 'trunc' 'empty_193' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i23.i4, i23 %empty_193, i4 0"   --->   Operation 56 'bitconcatenate' 'mul' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln56 = br void %Collapse_K" [../kernel/Compute.cpp:56]   --->   Operation 57 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln231 = ret" [../kernel/Compute.cpp:231]   --->   Operation 58 'ret' 'ret_ln231' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%m0 = phi i24 0, void %OuterTile_M.split, i24 %add_ln56, void %for.body187.preheader" [../kernel/Compute.cpp:56]   --->   Operation 59 'phi' 'm0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.83ns)   --->   "%icmp_ln56 = icmp_eq  i24 %m0, i24 %div_i104_cast3" [../kernel/Compute.cpp:56]   --->   Operation 60 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.83ns)   --->   "%add_ln56 = add i24 %m0, i24 1" [../kernel/Compute.cpp:56]   --->   Operation 61 'add' 'add_ln56' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %Collapse_K.split, void %for.inc228.loopexit" [../kernel/Compute.cpp:56]   --->   Operation 62 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i24 %m0" [../kernel/Compute.cpp:56]   --->   Operation 63 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Compute.cpp:56]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../kernel/Compute.cpp:56]   --->   Operation 65 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.83ns)   --->   "%cmp64 = icmp_ult  i24 %m0, i24 %sub63" [../kernel/Compute.cpp:56]   --->   Operation 66 'icmp' 'cmp64' <Predicate = (!icmp_ln56)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln60 = br void %Pipeline_N" [../kernel/Compute.cpp:60]   --->   Operation 67 'br' 'br_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.38>
ST_7 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln54 = store i24 %add_ln54, i24 %n0" [../kernel/Compute.cpp:54]   --->   Operation 68 'store' 'store_ln54' <Predicate = (icmp_ln56)> <Delay = 0.38>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln54 = br void %OuterTile_M" [../kernel/Compute.cpp:54]   --->   Operation 69 'br' 'br_ln54' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.12>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %Collapse_K.split, i32 %k_7, void %Pipeline_N.split"   --->   Operation 70 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.88ns)   --->   "%icmp_ln60 = icmp_eq  i32 %k, i32 %size_k_read" [../kernel/Compute.cpp:60]   --->   Operation 71 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.88ns)   --->   "%k_7 = add i32 %k, i32 1" [../kernel/Compute.cpp:60]   --->   Operation 72 'add' 'k_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %Pipeline_N.split, void %for.body187.preheader" [../kernel/Compute.cpp:60]   --->   Operation 73 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %k" [../kernel/Compute.cpp:60]   --->   Operation 74 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.27ns)   --->   "%cond90 = select i1 %trunc_ln60, i5 16, i5 0" [../kernel/Compute.cpp:60]   --->   Operation 75 'select' 'cond90' <Predicate = (!icmp_ln60)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.88ns)   --->   "%cmp111 = icmp_eq  i32 %k, i32 0" [../kernel/Compute.cpp:60]   --->   Operation 76 'icmp' 'cmp111' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.88ns)   --->   "%cmp67 = icmp_ult  i32 %k, i32 %sub66" [../kernel/Compute.cpp:60]   --->   Operation 77 'icmp' 'cmp67' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.27ns)   --->   "%cond = select i1 %trunc_ln60, i5 0, i5 16" [../kernel/Compute.cpp:60]   --->   Operation 78 'select' 'cond' <Predicate = (!icmp_ln60)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node brmerge282)   --->   "%tmp1 = or i1 %cmp64, i1 %cmp67" [../kernel/Compute.cpp:56]   --->   Operation 79 'or' 'tmp1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge282 = or i1 %tmp1, i1 %cmp61" [../kernel/Compute.cpp:56]   --->   Operation 80 'or' 'brmerge282' <Predicate = (!icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_195 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_195' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (0.12ns)   --->   "%call_ln56 = call void @ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M, i256 %bPipes_30, i256 %bPipes_31, i23 %trunc_ln56, i256 %cBuffer, i1 %cmp111, i32 %size_m_read, i5 %cond90, i32 %aBuffer, i27 %mul, i5 %cond, i32 %size_n_read, i1 %brmerge282, i32 %aPipes_30, i32 %aPipes_31" [../kernel/Compute.cpp:56]   --->   Operation 82 'call' 'call_ln56' <Predicate = (!icmp_ln60)> <Delay = 0.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_194 = wait i32 @_ssdm_op_Wait"   --->   Operation 83 'wait' 'empty_194' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement.31_Pipeline_WriteC_Flattened, i256 %cBuffer, i256 %cPipes_30, i256 %cPipes_31"   --->   Operation 84 'call' 'call_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../kernel/Compute.cpp:60]   --->   Operation 85 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln56 = call void @ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M, i256 %bPipes_30, i256 %bPipes_31, i23 %trunc_ln56, i256 %cBuffer, i1 %cmp111, i32 %size_m_read, i5 %cond90, i32 %aBuffer, i27 %mul, i5 %cond, i32 %size_n_read, i1 %brmerge282, i32 %aPipes_30, i32 %aPipes_31" [../kernel/Compute.cpp:56]   --->   Operation 86 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln60 = br void %Pipeline_N" [../kernel/Compute.cpp:60]   --->   Operation 87 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.13>
ST_10 : Operation 88 [1/2] (1.13ns)   --->   "%call_ln0 = call void @ProcessingElement.31_Pipeline_WriteC_Flattened, i256 %cBuffer, i256 %cPipes_30, i256 %cPipes_31"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Collapse_K" [../kernel/Compute.cpp:56]   --->   Operation 89 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aPipes_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aPipes_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cPipes_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cPipes_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_n_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_k_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m_c10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n0                     (alloca           ) [ 01111111111]
size_m_read            (read             ) [ 00111111111]
size_k_read            (read             ) [ 00111111111]
size_n_read            (read             ) [ 00111111111]
write_ln0              (write            ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
aBuffer                (alloca           ) [ 00111111111]
cBuffer                (alloca           ) [ 00111111111]
store_ln54             (store            ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
empty                  (wait             ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
empty_192              (wait             ) [ 00000000000]
size_n_cast            (zext             ) [ 00000000000]
sub_i                  (add              ) [ 00000000000]
div_i_cast1            (partselect       ) [ 00000011111]
size_m_cast            (zext             ) [ 00000000000]
sub_i103               (add              ) [ 00000000000]
div_i104_cast3         (partselect       ) [ 00000011111]
sub60                  (add              ) [ 00000011111]
sub63                  (add              ) [ 00000011111]
sub66                  (add              ) [ 00000011111]
br_ln54                (br               ) [ 00000000000]
n0_7                   (load             ) [ 00000000000]
icmp_ln54              (icmp             ) [ 00000011111]
add_ln54               (add              ) [ 00000001111]
br_ln54                (br               ) [ 00000000000]
speclooptripcount_ln54 (speclooptripcount) [ 00000000000]
specloopname_ln54      (specloopname     ) [ 00000000000]
cmp61                  (icmp             ) [ 00000001111]
empty_193              (trunc            ) [ 00000000000]
mul                    (bitconcatenate   ) [ 00000001111]
br_ln56                (br               ) [ 00000011111]
ret_ln231              (ret              ) [ 00000000000]
m0                     (phi              ) [ 00000001000]
icmp_ln56              (icmp             ) [ 00000011111]
add_ln56               (add              ) [ 00000011111]
br_ln56                (br               ) [ 00000000000]
trunc_ln56             (trunc            ) [ 00000000110]
speclooptripcount_ln56 (speclooptripcount) [ 00000000000]
specloopname_ln56      (specloopname     ) [ 00000000000]
cmp64                  (icmp             ) [ 00000000110]
br_ln60                (br               ) [ 00000011111]
store_ln54             (store            ) [ 00000000000]
br_ln54                (br               ) [ 00000000000]
k                      (phi              ) [ 00000000100]
icmp_ln60              (icmp             ) [ 00000011111]
k_7                    (add              ) [ 00000011111]
br_ln60                (br               ) [ 00000000000]
trunc_ln60             (trunc            ) [ 00000000000]
cond90                 (select           ) [ 00000000010]
cmp111                 (icmp             ) [ 00000000010]
cmp67                  (icmp             ) [ 00000000000]
cond                   (select           ) [ 00000000010]
tmp1                   (or               ) [ 00000000000]
brmerge282             (or               ) [ 00000000010]
empty_195              (wait             ) [ 00000000000]
empty_194              (wait             ) [ 00000000000]
specloopname_ln60      (specloopname     ) [ 00000000000]
call_ln56              (call             ) [ 00000000000]
br_ln60                (br               ) [ 00000011111]
call_ln0               (call             ) [ 00000000000]
br_ln56                (br               ) [ 00000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aPipes_30">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_30"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aPipes_31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bPipes_30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bPipes_31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cPipes_30">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cPipes_31">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="size_n">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="size_k">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="size_m">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="size_n_c2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n_c2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="size_k_c">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k_c"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="size_m_c10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m_c10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.31_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.31_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i23.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement.31_Pipeline_WriteC_Flattened"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="n0_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="aBuffer_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aBuffer/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cBuffer_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cBuffer/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="size_m_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="size_k_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_k_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="size_n_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="m0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="1"/>
<pin id="158" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="m0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="m0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="24" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m0/7 "/>
</bind>
</comp>

<comp id="167" class="1005" name="k_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="k_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_ProcessingElement_31_Pipeline_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_ProcessingElement_31_Pipeline_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="256" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="32" slack="0"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="256" slack="0"/>
<pin id="202" dir="0" index="2" bw="256" slack="0"/>
<pin id="203" dir="0" index="3" bw="23" slack="1"/>
<pin id="204" dir="0" index="4" bw="256" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="1" slack="0"/>
<pin id="206" dir="0" index="6" bw="32" slack="7"/>
<pin id="207" dir="0" index="7" bw="5" slack="0"/>
<pin id="208" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="9" bw="27" slack="2"/>
<pin id="210" dir="0" index="10" bw="5" slack="0"/>
<pin id="211" dir="0" index="11" bw="32" slack="7"/>
<pin id="212" dir="0" index="12" bw="1" slack="0"/>
<pin id="213" dir="0" index="13" bw="32" slack="0"/>
<pin id="214" dir="0" index="14" bw="32" slack="0"/>
<pin id="215" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="256" slack="0"/>
<pin id="225" dir="0" index="3" bw="256" slack="0"/>
<pin id="226" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln54_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="size_n_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="4"/>
<pin id="237" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_n_cast/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sub_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="div_i_cast1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="0" index="1" bw="33" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="7" slack="0"/>
<pin id="249" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i_cast1/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="size_m_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="4"/>
<pin id="256" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_m_cast/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_i103_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="10" slack="0"/>
<pin id="260" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i103/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="div_i104_cast3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="0"/>
<pin id="265" dir="0" index="1" bw="33" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="0" index="3" bw="7" slack="0"/>
<pin id="268" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i104_cast3/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub60_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="24" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub60/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub63_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="24" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub63/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub66_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="4"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub66/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="n0_7_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="5"/>
<pin id="292" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n0_7/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln54_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="24" slack="0"/>
<pin id="295" dir="0" index="1" bw="24" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln54_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="24" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="cmp61_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="24" slack="0"/>
<pin id="306" dir="0" index="1" bw="24" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp61/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_193_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="24" slack="0"/>
<pin id="311" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_193/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="27" slack="0"/>
<pin id="315" dir="0" index="1" bw="23" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln56_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="24" slack="0"/>
<pin id="323" dir="0" index="1" bw="24" slack="2"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln56_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln56_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="24" slack="0"/>
<pin id="334" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="cmp64_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="24" slack="0"/>
<pin id="338" dir="0" index="1" bw="24" slack="2"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp64/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln54_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="1"/>
<pin id="343" dir="0" index="1" bw="24" slack="6"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln60_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="7"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="k_7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln60_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="cond90_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond90/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="cmp111_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp111/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="cmp67_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="3"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp67/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="cond_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="brmerge282_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="2"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge282/8 "/>
</bind>
</comp>

<comp id="401" class="1005" name="n0_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="24" slack="0"/>
<pin id="403" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="n0 "/>
</bind>
</comp>

<comp id="408" class="1005" name="size_m_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="4"/>
<pin id="410" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="size_m_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="size_k_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="4"/>
<pin id="416" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="size_k_read "/>
</bind>
</comp>

<comp id="420" class="1005" name="size_n_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="4"/>
<pin id="422" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="size_n_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="div_i_cast1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="1"/>
<pin id="428" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="div_i_cast1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="div_i104_cast3_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="2"/>
<pin id="433" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="div_i104_cast3 "/>
</bind>
</comp>

<comp id="436" class="1005" name="sub60_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="24" slack="1"/>
<pin id="438" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub60 "/>
</bind>
</comp>

<comp id="441" class="1005" name="sub63_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="2"/>
<pin id="443" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sub63 "/>
</bind>
</comp>

<comp id="446" class="1005" name="sub66_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="3"/>
<pin id="448" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="454" class="1005" name="add_ln54_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="24" slack="1"/>
<pin id="456" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="459" class="1005" name="cmp61_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="2"/>
<pin id="461" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp61 "/>
</bind>
</comp>

<comp id="464" class="1005" name="mul_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="27" slack="2"/>
<pin id="466" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="472" class="1005" name="add_ln56_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="24" slack="0"/>
<pin id="474" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="477" class="1005" name="trunc_ln56_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="23" slack="1"/>
<pin id="479" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="482" class="1005" name="cmp64_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp64 "/>
</bind>
</comp>

<comp id="490" class="1005" name="k_7_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_7 "/>
</bind>
</comp>

<comp id="495" class="1005" name="cond90_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="1"/>
<pin id="497" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond90 "/>
</bind>
</comp>

<comp id="500" class="1005" name="cmp111_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp111 "/>
</bind>
</comp>

<comp id="505" class="1005" name="cond_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="1"/>
<pin id="507" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="510" class="1005" name="brmerge282_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge282 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="114" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="120" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="126" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="106" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="110" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="216"><net_src comp="96" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="199" pin=13"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="199" pin=14"/></net>

<net id="227"><net_src comp="98" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="68" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="244" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="263" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="290" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="290" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="88" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="160" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="160" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="72" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="160" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="160" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="349"><net_src comp="171" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="171" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="171" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="92" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="94" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="368"><net_src comp="360" pin="3"/><net_sink comp="199" pin=7"/></net>

<net id="373"><net_src comp="171" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="199" pin=5"/></net>

<net id="380"><net_src comp="171" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="356" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="94" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="92" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="199" pin=10"/></net>

<net id="394"><net_src comp="376" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="395" pin="2"/><net_sink comp="199" pin=12"/></net>

<net id="404"><net_src comp="102" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="411"><net_src comp="114" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="199" pin=6"/></net>

<net id="417"><net_src comp="120" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="423"><net_src comp="126" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="199" pin=11"/></net>

<net id="429"><net_src comp="244" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="434"><net_src comp="263" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="439"><net_src comp="273" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="444"><net_src comp="279" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="449"><net_src comp="285" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="457"><net_src comp="298" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="462"><net_src comp="304" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="467"><net_src comp="313" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="199" pin=9"/></net>

<net id="475"><net_src comp="326" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="480"><net_src comp="332" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="485"><net_src comp="336" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="493"><net_src comp="350" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="498"><net_src comp="360" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="199" pin=7"/></net>

<net id="503"><net_src comp="369" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="199" pin=5"/></net>

<net id="508"><net_src comp="381" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="199" pin=10"/></net>

<net id="513"><net_src comp="395" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="199" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aPipes_31 | {3 4 8 9 }
	Port: bPipes_31 | {8 9 }
	Port: cPipes_30 | {8 10 }
	Port: size_n_c2 | {1 }
	Port: size_k_c | {1 }
	Port: size_m_c10 | {1 }
 - Input state : 
	Port: ProcessingElement.31 : aPipes_30 | {3 4 8 9 }
	Port: ProcessingElement.31 : bPipes_30 | {8 9 }
	Port: ProcessingElement.31 : cPipes_31 | {8 10 }
	Port: ProcessingElement.31 : size_n | {1 }
	Port: ProcessingElement.31 : size_k | {1 }
	Port: ProcessingElement.31 : size_m | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln54 : 1
	State 2
	State 3
	State 4
	State 5
		sub_i : 1
		div_i_cast1 : 2
		sub_i103 : 1
		div_i104_cast3 : 2
		sub60 : 3
		sub63 : 3
	State 6
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		cmp61 : 1
		empty_193 : 1
		mul : 2
	State 7
		icmp_ln56 : 1
		add_ln56 : 1
		br_ln56 : 2
		trunc_ln56 : 1
		cmp64 : 1
	State 8
		icmp_ln60 : 1
		k_7 : 1
		br_ln60 : 2
		trunc_ln60 : 1
		cond90 : 2
		cmp111 : 1
		cmp67 : 1
		cond : 2
		tmp1 : 2
		brmerge282 : 2
		call_ln56 : 2
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                      Functional Unit                                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        grp_ProcessingElement_31_Pipeline_1_fu_178                        |    0    |    0    |    5    |    24   |
|          |                        grp_ProcessingElement_31_Pipeline_2_fu_184                        |    0    |    0    |    10   |    34   |
|   call   | grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190 |    0    |    0    |    15   |    72   |
|          |              grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199              |    40   |  10.062 |   3944  |   3706  |
|          |                 grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221                |    0    |  0.774  |    65   |   228   |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       sub_i_fu_238                                       |    0    |    0    |    0    |    39   |
|          |                                      sub_i103_fu_257                                     |    0    |    0    |    0    |    39   |
|          |                                       sub60_fu_273                                       |    0    |    0    |    0    |    31   |
|    add   |                                       sub63_fu_279                                       |    0    |    0    |    0    |    31   |
|          |                                       sub66_fu_285                                       |    0    |    0    |    0    |    39   |
|          |                                      add_ln54_fu_298                                     |    0    |    0    |    0    |    31   |
|          |                                      add_ln56_fu_326                                     |    0    |    0    |    0    |    31   |
|          |                                        k_7_fu_350                                        |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     icmp_ln54_fu_293                                     |    0    |    0    |    0    |    31   |
|          |                                       cmp61_fu_304                                       |    0    |    0    |    0    |    31   |
|          |                                     icmp_ln56_fu_321                                     |    0    |    0    |    0    |    31   |
|   icmp   |                                       cmp64_fu_336                                       |    0    |    0    |    0    |    31   |
|          |                                     icmp_ln60_fu_345                                     |    0    |    0    |    0    |    39   |
|          |                                       cmp111_fu_369                                      |    0    |    0    |    0    |    39   |
|          |                                       cmp67_fu_376                                       |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                       cond90_fu_360                                      |    0    |    0    |    0    |    5    |
|          |                                        cond_fu_381                                       |    0    |    0    |    0    |    5    |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                        tmp1_fu_390                                       |    0    |    0    |    0    |    2    |
|          |                                     brmerge282_fu_395                                    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  size_m_read_read_fu_114                                 |    0    |    0    |    0    |    0    |
|   read   |                                  size_k_read_read_fu_120                                 |    0    |    0    |    0    |    0    |
|          |                                  size_n_read_read_fu_126                                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  write_ln0_write_fu_132                                  |    0    |    0    |    0    |    0    |
|   write  |                                  write_ln0_write_fu_140                                  |    0    |    0    |    0    |    0    |
|          |                                  write_ln0_write_fu_148                                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                    size_n_cast_fu_235                                    |    0    |    0    |    0    |    0    |
|          |                                    size_m_cast_fu_254                                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                    div_i_cast1_fu_244                                    |    0    |    0    |    0    |    0    |
|          |                                   div_i104_cast3_fu_263                                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     empty_193_fu_309                                     |    0    |    0    |    0    |    0    |
|   trunc  |                                     trunc_ln56_fu_332                                    |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln60_fu_356                                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                        mul_fu_313                                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                          |    40   |  10.836 |   4039  |   4599  |
|----------|------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|aBuffer|    0   |   32   |   33   |    0   |
|cBuffer|   15   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   15   |   32   |   33   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln54_reg_454   |   24   |
|   add_ln56_reg_472   |   24   |
|  brmerge282_reg_510  |    1   |
|    cmp111_reg_500    |    1   |
|     cmp61_reg_459    |    1   |
|     cmp64_reg_482    |    1   |
|    cond90_reg_495    |    5   |
|     cond_reg_505     |    5   |
|div_i104_cast3_reg_431|   24   |
|  div_i_cast1_reg_426 |   24   |
|      k_7_reg_490     |   32   |
|       k_reg_167      |   32   |
|      m0_reg_156      |   24   |
|      mul_reg_464     |   27   |
|      n0_reg_401      |   24   |
|  size_k_read_reg_414 |   32   |
|  size_m_read_reg_408 |   32   |
|  size_n_read_reg_420 |   32   |
|     sub60_reg_436    |   24   |
|     sub63_reg_441    |   24   |
|     sub66_reg_446    |   32   |
|  trunc_ln56_reg_477  |   23   |
+----------------------+--------+
|         Total        |   448  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199 |  p5  |   2  |   1  |    2   ||    0    ||    9    |
| grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199 |  p7  |   2  |   5  |   10   ||    0    ||    9    |
| grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199 |  p10 |   2  |   5  |   10   ||    0    ||    9    |
| grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199 |  p12 |   2  |   1  |    2   ||    0    ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Total                             |      |      |      |   24   ||  1.548  ||    0    ||    36   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   40   |   10   |  4039  |  4599  |    -   |
|   Memory  |   15   |    -   |    -   |   32   |   33   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |   36   |    -   |
|  Register |    -   |    -   |    -   |   448  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   15   |   40   |   12   |  4519  |  4668  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
