<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='165' type='362'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='163'>// Vector get lane (VMOV scalar to ARM core register)
      // (These are used for 8- and 16-bit element types only.)</doc>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='165'>// zero-extend vector extract element</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1376' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7154' u='r' c='_ZL23LowerEXTRACT_VECTOR_ELTN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12580' u='r' c='_ZL20PerformExtendCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13777' c='_ZNK4llvm17ARMTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
