#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 17:05:17 2020
# Process ID: 13704
# Current directory: C:/Users/yma82/373VivadoFinal/Lab3-Clocks
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14888 C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.xpr
# Log file: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/vivado.log
# Journal file: C:/Users/yma82/373VivadoFinal/Lab3-Clocks\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
import_files -force -norecurse {{C:/Users/yma82/373VivadoFinal/VHDL Code/BCD_to_7SEG.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar 17 17:08:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar 17 17:09:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 17 17:10:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar 17 17:13:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar 17 17:14:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 17 17:15:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 868.828 ; gain = 18.258
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646040A
set_property PROGRAM.FILE {C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: Top_Level
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2653.250 ; gain = 242.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/new/Top_Level.vhd:42]
INFO: [Synth 8-3491] module 'BCD_to_7SEG' declared at 'C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:17' bound to instance 'display' of component 'BCD_to_7SEG' [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/new/Top_Level.vhd:65]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (1#1) [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-3491] module 'my_divider' declared at 'C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/Steves_clock_divider.vhd:36' bound to instance 'divider' of component 'my_divider' [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/new/Top_Level.vhd:73]
INFO: [Synth 8-638] synthesizing module 'my_divider' [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/Steves_clock_divider.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'my_divider' (2#1) [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/Steves_clock_divider.vhd:43]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:9' bound to instance 'bit_counter' of component 'counter' [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/new/Top_Level.vhd:75]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:14]
WARNING: [Synth 8-3848] Net LED in module/entity Top_Level does not have driver. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/new/Top_Level.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (4#1) [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/new/Top_Level.vhd:42]
WARNING: [Synth 8-3917] design Top_Level has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port AN[0] driven by constant 0
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[0]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[2]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[1]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.129 ; gain = 286.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.000 ; gain = 304.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.000 ; gain = 304.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2715.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2801.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2819.523 ; gain = 408.629
16 Infos, 40 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2819.523 ; gain = 685.715
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 17:24:22 2020...
