$date
	Fri Jun 21 21:52:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module extend_tb $end
$var wire 32 ! ImmExt [31:0] $end
$var reg 12 " ext [11:0] $end
$scope module uut $end
$var wire 12 # ext [11:0] $end
$var wire 32 $ ImmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111101010111100 $
b101010111100 #
b101010111100 "
b11111111111111111111101010111100 !
$end
#10000
b10101010101 !
b10101010101 $
b10101010101 "
b10101010101 #
#20000
