// Seed: 2014798377
`default_nettype id_2 `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6
    , id_7
);
  assign id_1 = id_4;
  type_11(
      1, 1
  );
  integer id_8;
  type_12 id_9 (
      .id_0(id_8[1]),
      .id_1(1),
      .id_2(""),
      .id_3(id_2),
      .id_4(id_6 == -id_5)
  );
endmodule
