Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 21:46:04 2025
| Host         : beep-box running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file blinky_wrapper_control_sets_placed.rpt
| Design       : blinky_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   192 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           41 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |              86 |           44 |
| Yes          | No                    | No                     |             170 |           43 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             157 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                          Enable Signal                                                                          |                                                  Set/Reset Signal                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                    |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                    |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol           |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                          |                3 |              4 |         1.33 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                      |                1 |              4 |         4.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                              | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                2 |              4 |         2.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                 |                2 |              4 |         2.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                1 |              4 |         4.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                          |                2 |              4 |         2.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                1 |              5 |         5.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                        | blinky_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                    |                1 |              6 |         6.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                        | blinky_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                    |                2 |              6 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                          | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              7 |         2.33 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                       | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |              8 |         2.67 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                            | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              8 |         4.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                    |                4 |              8 |         2.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                        | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                1 |              8 |         8.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                             | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              9 |         4.50 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                      | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              9 |         4.50 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                         | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0 |                4 |              9 |         2.25 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                            | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              9 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                              | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              9 |         4.50 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                   | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                2 |             12 |         6.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                        |                                                                                                                    |                3 |             12 |         4.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                  | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                5 |             12 |         2.40 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                        |                                                                                                                    |                4 |             12 |         3.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                8 |             20 |         2.50 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               12 |             22 |         1.83 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                 |                                                                                                                    |                5 |             23 |         4.60 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |               11 |             23 |         2.09 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                   |                                                                                                                    |                5 |             23 |         4.60 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                   |                                                                                                                    |                6 |             27 |         4.50 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                    |                                                                                                                    |                6 |             27 |         4.50 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                     | blinky_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                7 |             32 |         4.57 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 | blinky_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                    |                8 |             32 |         4.00 |
|  blinky_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                    |               42 |            106 |         2.52 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


