
---------- Begin Simulation Statistics ----------
host_inst_rate                                 253592                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403464                       # Number of bytes of host memory used
host_seconds                                    78.87                       # Real time elapsed on the host
host_tick_rate                              301517279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.023780                       # Number of seconds simulated
sim_ticks                                 23779781000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37171.020657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 25019.204591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2363429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    18202797500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.171637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               489704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            176027                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   7847899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 57339.950648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 44767.353250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1189538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27561823438                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.287792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              480674                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           271737                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9353556486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 53213.630848                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.798467                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           52366                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2786584993                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4523345                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47161.643131                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32914.390573                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3552967                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     45764620938                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.214527                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                970378                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             447764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17201455486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997722                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.667578                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4523345                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47161.643131                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32914.390573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3552967                       # number of overall hits
system.cpu.dcache.overall_miss_latency    45764620938                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.214527                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               970378                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            447764                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17201455486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.667578                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3552967                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500273590000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11768801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 62017.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 59388.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11768745                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3473000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3207000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               213977.181818                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11768801                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 62017.857143                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 59388.888889                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11768745                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3473000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3207000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105757                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.147436                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11768801                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 62017.857143                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 59388.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11768745                       # number of overall hits
system.cpu.icache.overall_miss_latency        3473000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3207000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.147436                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11768745                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 84962.424350                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     23592281031                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                277679                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     106123.605999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 97035.870416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       136125                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           7727072000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.348488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      72812                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   11508                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      5948687000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.293409                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 61304                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       108683.848441                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  104980.143091                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         270343                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             4715683500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.138300                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        43389                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     10400                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3462875000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.105141                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   32986                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.085404                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        107079.590537                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   99815.059922                       # average overall mshr miss latency
system.l2.demand_hits                          406468                       # number of demand (read+write) hits
system.l2.demand_miss_latency             12442755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.222322                       # miss rate for demand accesses
system.l2.demand_misses                        116201                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      21908                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9411562000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.180401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    94290                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.315491                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.344759                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5169.011444                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5648.527806                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       107079.590537                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  88727.402098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         406468                       # number of overall hits
system.l2.overall_miss_latency            12442755500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.222322                       # miss rate for overall accesses
system.l2.overall_misses                       116201                       # number of overall misses
system.l2.overall_mshr_hits                     21908                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       33003843031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.711672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  371969                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.449901                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        124928                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       209937                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       560683                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           295186                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        55547                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         359784                       # number of replacements
system.l2.sampled_refs                         370836                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10817.539250                       # Cycle average of tags in use
system.l2.total_refs                           402507                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202738                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 33474102                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          55186                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56552                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          523                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56350                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56669                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       984778                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11375462                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.879113                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.370116                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9776552     85.94%     85.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       126642      1.11%     87.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       114850      1.01%     88.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        95545      0.84%     88.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        78377      0.69%     89.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        79975      0.70%     90.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        65464      0.58%     90.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        53279      0.47%     91.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       984778      8.66%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11375462                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          522                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2723750                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.408545                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.408545                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5273981                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          318                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     17292028                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3717998                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2322922                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       577566                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        60560                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3389256                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3384513                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4743                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2501852                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2499865                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1987                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        887404                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            884648                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2756                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56669                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1767338                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4155540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             17324745                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        478902                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004023                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1767338                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        55186                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.229974                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11953028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.449402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.993427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9564828     80.02%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          31976      0.27%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          31941      0.27%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         114588      0.96%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          79403      0.66%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          59347      0.50%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          91500      0.77%     83.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         113784      0.95%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1865661     15.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11953028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2132431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54582                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 324                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.877797                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4017826                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1115959                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6719153                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11297509                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.837108                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5624655                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.802069                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11302369                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          525                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        998634                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2931051                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       706638                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1120963                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12741859                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2901867                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       312728                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12364167                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        19813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1675                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       577566                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        44460                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1094860                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1207737                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        77367                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           53                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.709953                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.709953                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3180184     25.09%     25.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          268      0.00%     25.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2814941     22.21%     47.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2398240     18.92%     66.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       251973      1.99%     68.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2912915     22.98%     91.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1118382      8.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12676903                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1010154                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.079685                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           13      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1388      0.14%      0.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       746822     73.93%     74.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       243673     24.12%     98.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         4539      0.45%     98.64% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        13719      1.36%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11953028                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.060560                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.586580                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6900868     57.73%     57.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1599600     13.38%     71.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1362064     11.40%     82.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       981536      8.21%     90.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       564792      4.73%     95.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       246040      2.06%     97.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       185520      1.55%     99.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        94785      0.79%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        17823      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11953028                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.899999                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12741535                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12676903                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2741391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        22663                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1187283                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1767340                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1767338                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2931051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1120963                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14085459                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3457138                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       163175                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4189192                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1879146                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8092                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     23390792                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14961320                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     13235530                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1849820                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       577566                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1879311                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4644942                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6365573                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 20929                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
