%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% BIBLIOGRAFÍA                                                                 %
%                                                                              %
% Objetivo: Recopilar las referencias a información utilizadas y/o algunas     %
%           otras que puedan resultar interesantes                             %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@Misc{WikipediaRISCV,
  language = {spanish},
  author = {{Wikipedia}},
  title = {{RISC-V}},
  url = {https://es.wikipedia.org/wiki/RISC-V},
  note = {\dataacceso{} \today}
}

@Misc{RISCV_org,
  language = {english},
  author = {RISC-V International},
  title = {Ratified Specification},
  url = {https://riscv.org/specifications/ratified/},
  note = {\dataacceso{} \today}
}

@Misc{RISCV_Extensions,
  language = {english},
  author = {Dominik Salvet},
  title = {RISC-V Extensions},
  url = {https://gist.github.com/dominiksalvet/2a982235957012c51453139668e21fce},
  note = {\dataacceso{} \today}
}

@phdthesis{Waterman:EECS-2016-1,
    Author= {Waterman, Andrew},
    Title= {{Design of the RISC-V Instruction Set Architecture}},
    School= {EECS Department, University of California, Berkeley},
    Year= {2016},
    Month= {Jan},
    Url= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.html},
    Number= {UCB/EECS-2016-1},
    Abstract= {The hardware-software interface, embodied in the instruction set architecture (ISA), is arguably the most important interface in a computer system. Yet, in contrast to nearly all other interfaces in a modern computer system, all commercially popular ISAs are proprietary. A free and open ISA standard has the potential to increase innovation in microprocessor design, reduce computer system cost, and, as Moore’s law wanes, ease the transition to more specialized computational devices.

    In this dissertation, I present the RISC-V instruction set architecture. RISC-V is a free and open ISA that, with three decades of hindsight, builds and improves upon the original Reduced Instruction Set Computer (RISC) architectures. It is structured as a small base ISA with a variety of optional extensions. The base ISA is very simple, making RISC-V suitable for research and education, but complete enough to be a suitable ISA for inexpensive, low- power embedded devices. The optional extensions form a more powerful ISA for general- purpose and high-performance computing. I also present and evaluate a new RISC-V ISA extension for reduced code size, which makes RISC-V more compact than all popular 64-bit ISAs.},
}

@Misc{RISCV_vsARM,
  language = {spanish},
  author = {Javier Pastor},
  title = {{RISC-V necesitaba dar un paso de gigante para competir con ARM. Acaba de hacerlo gracias a Google}},
  url = {https://web.archive.org/web/20250622212131/https://www.xataka.com/moviles/risc-v-necesitaba-dar-paso-gigante-para-competir-arm-acaba-hacerlo-gracias-a-google},
  note = {\dataacceso{} \today}
}

@Misc{RISCV_IoT,
  language = {english},
  author = {Pablo Valerio},
  title = {{Reshaping the Landscape of IoT with RISC-V}},
  url = {https://web.archive.org/web/20250622211928/https://www.eetimes.com/reshaping-the-landscape-iot-with-risc-v/},
  note = {\dataacceso{} \today}
}

@Misc{ChipVerify_verification,
  language = {english},
  author = {ChipVerify},
  title = {Introduction to Verification},
  url = {https://www.chipverify.com/tutorials/verification},
  note = {\dataacceso{} \today}
}

@Misc{RISCV_verification,
  language = {english},
  author = {John R. Scott},
  title = {{RISC-V Designs}},
  url = {https://johnrscott.github.io/rvdocs/single-cycle/0.1.0/verification/verification.html},
  note = {\dataacceso{} \today}
}

@Misc{RISCV_repo,
  language = {english},
  author = {RISC-V International},
  title = {{RISC-V Designs}},
  url = {https://github.com/riscv-software-src/riscv-tests},
  note = {\dataacceso{} \today}
}

@Misc{rtl_wikipedia,
  language = {english},
  author = {Wikipedia},
  title = {{Register-Transfer Level}},
  url = {https://en.wikipedia.org/wiki/Register-transfer_level},
  note = {\dataacceso{} \today}
}

@Misc{sim_spike,
  language = {english},
  author = {{RISC-V International}},
  title = {{Spike}},
  url = {https://github.com/riscv-software-src/riscv-isa-sim},
  note = {\dataacceso{} \today}
}

@Misc{ratified_extensions,
  language = {english},
  author = {{RISC-V International}},
  title = {{RISC-V Ratified Extensions}},
  url = {https://riscv.org/specifications/ratified/},
  note = {\dataacceso{} \today}
}

@Misc{riscv_tests,
  language = {english},
  author = {{RISC-V International}},
  title = {{RISC-V Benchmarks}},
  url = {https://github.com/riscv-software-src/riscv-tests},
  note = {\dataacceso{} \today}
}

@Misc{asm_emb,
  language = {english},
  author = {{GCC GNU}},
  title = {{Extended ASM using the GNU Compiler Colection (GCC)}},
  url = {https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html},
  note = {\dataacceso{} \today}
}

@Misc{wiki_segmentacion,
  language = {spanish},
  author = {{Wikipedia}},
  title = {{Segmentación de instrucciones}},
  url = {https://es.wikipedia.org/wiki/Segmentaci%C3%B3n_de_instrucciones},
  note = {\dataacceso{} \today}
}

@Misc{rars,
  language = {english},
  author = {{rars}},
  title = {{RARS -- RISC-V Assembler and Runtime Simulator}},
  url = {https://github.com/TheThirdOne/rars},
  note = {\dataacceso{} \today}
}

@Misc{riscv_tlm,
  language = {english},
  author = {{Màrius Montón}},
  title = {{RISC-V-TLM}},
  url = {https://github.com/mariusmm/RISC-V-TLM},
  note = {\dataacceso{} \today}
}

@Misc{chisel,
  language = {english},
  author = {{Chisel}},
  title = {{Chisel}},
  url = {https://www.chisel-lang.org/},
  note = {\dataacceso{} \today}
}

@Misc{vhdl_verilog,
  language = {english},
  author = {{Bharath Suresh}},
  title = {{Evolution of HDLs - Part 1: The birth of VHDL and Verilog}},
  url = {https://chipinsights.substack.com/p/evolution-of-hdls-part-1-the-birth},
  note = {\dataacceso{} \today}
}

@Misc{systemc,
  language = {english},
  author = {{Accellera Systems Initiative Inc.}},
  title = {{SystemC}},
  url = {https://systemc.org/},
  note = {\dataacceso{} \today}
}

@ARTICLE{system_verilog,
  author={},
  journal={IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)},
  title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language},
  year={2018},
  volume={},
  number={},
  pages={1-1315},
  keywords={IEEE Standards;Programming languages;Hardware design languages;Design automation;Computer interfaces;assertions;design automation;design verification;hardware description language;HDL;HDVL;IEEE 1800;PLI;programming language interface;SystemVerilog;Verilog®;VPI},
  doi={10.1109/IEEESTD.2018.8299595}
}


@Misc{boe,
  language = {spanish},
  author = {{Ministerio de Trabajo y Economía Social}},
  title = {{Boletín Oficial del Estado: miércoles 26 de julio de 2023, Núm. 177}},
  url = {https://www.boe.es/boe/dias/2023/07/26/pdfs/BOE-A-2023-17238.pdf},
  note = {\dataacceso{} \today}
}



