# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/FULL_ADDER.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sim_1/new/adder_tb.vhd"

# Do not sort compile order
nosort
