v 20090328 1
P 2100 1300 1800 1300 1 0 0
{
T 1900 1350 5 8 1 1 0 0 1
pinnumber=1
T 1900 1250 5 8 0 1 0 2 1
pinseq=1
T 1750 1300 9 8 1 1 0 6 1
pinlabel=VCtrl
T 1750 1300 5 8 0 1 0 8 1
pintype=in
}
P 2100 900 1800 900 1 0 0
{
T 1900 950 5 8 1 1 0 0 1
pinnumber=2
T 1900 850 5 8 0 1 0 2 1
pinseq=2
T 1750 900 9 8 1 1 0 6 1
pinlabel=NC
T 1750 900 5 8 0 1 0 8 1
pintype=in
}
P 2100 500 1800 500 1 0 0
{
T 1900 550 5 8 1 1 0 0 1
pinnumber=3
T 1900 450 5 8 0 1 0 2 1
pinseq=3
T 1750 500 9 8 1 1 0 6 1
pinlabel=GND
T 1750 500 5 8 0 1 0 8 1
pintype=pwr
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=6
T 300 1250 5 8 0 1 0 8 1
pinseq=4
T 450 1300 9 8 1 1 0 0 1
pinlabel=VCC
T 450 1300 5 8 0 1 0 2 1
pintype=pwr
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=5
T 300 850 5 8 0 1 0 8 1
pinseq=5
T 450 900 9 8 1 1 0 0 1
pinlabel=NC
T 450 900 5 8 0 1 0 2 1
pintype=in
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=4
T 300 450 5 8 0 1 0 8 1
pinseq=6
T 450 500 9 8 1 1 0 0 1
pinlabel=OUT
T 450 500 5 8 0 1 0 2 1
pintype=out
}
B 400 100 1400 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 1800 8 10 1 1 0 6 1
refdes=U?
T 400 1800 9 10 1 0 0 0 1
VCXO_6PIN
T 400 2000 5 10 0 0 0 0 1
device=VCXO_6PIN
T 400 2200 5 10 0 0 0 0 1
footprint=vcxo_6pin
T 400 2400 5 10 0 0 0 0 1
author=jblum
T 400 2600 5 10 0 0 0 0 1
documentation=N/A
T 400 2800 5 10 0 0 0 0 1
description=VCXO_6PIN
T 400 3000 5 10 0 0 0 0 1
numslots=0
