-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LLSSineReconstruction_atan2_generic_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    y_in : IN STD_LOGIC_VECTOR (31 downto 0);
    x_in : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of LLSSineReconstruction_atan2_generic_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv40_FFFFFFFFFF : STD_LOGIC_VECTOR (39 downto 0) := "1111111111111111111111111111111111111111";
    constant ap_const_lv40_1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal cordic_ctab_table_128_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal cordic_ctab_table_128_V_ce0 : STD_LOGIC;
    signal cordic_ctab_table_128_V_q0 : STD_LOGIC_VECTOR (125 downto 0);
    signal k_reg_155 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_107_reg_166 : STD_LOGIC_VECTOR (42 downto 0);
    signal x_V_1_reg_175 : STD_LOGIC_VECTOR (42 downto 0);
    signal z_V_reg_184 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln832_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_811 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln710_fu_293_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_62_fu_357_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln167_fu_365_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln167_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln167_reg_834 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_225_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_225_reg_838 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_V_2_fu_412_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal y_V_3_fu_438_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal z_V_1_fu_490_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal p_Result_226_fu_503_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_226_reg_866 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln889_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_40_fu_517_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_V_40_reg_871 : STD_LOGIC_VECTOR (39 downto 0);
    signal sub_ln898_fu_555_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln898_reg_877 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln908_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln908_reg_883 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln908_fu_673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln908_reg_888 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln897_fu_681_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln897_reg_893 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln744_fu_797_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal grp_fu_212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_retval_0_phi_fu_200_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal retval_0_reg_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal trunc_ln1287_cast_fu_377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal data_V_fu_219_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_3_fu_233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_157_fu_237_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1300_fu_247_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_156_fu_223_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_fu_251_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln832_fu_257_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_223_fu_279_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal x_V_fu_283_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_224_fu_297_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_V_fu_301_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal ret_13_fu_273_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal isNeg_fu_315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1321_fu_323_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_fu_329_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_prom_i_i_i_cast_cast_cast_cast_cast_fu_337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln710_1_fu_311_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal sh_prom_i_i_i_cast_cast_cast_cast_cast_cast_fu_341_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_fu_345_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_58_fu_351_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln1287_fu_390_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_63_fu_394_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal sub_ln130_fu_400_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln130_fu_406_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_64_fu_420_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln130_1_fu_432_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal sub_ln130_1_fu_426_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_151_fu_456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_446_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln369_fu_464_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln369_fu_468_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln193_fu_474_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sub_ln130_2_fu_478_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln130_2_fu_484_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_V_fu_511_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_s_fu_525_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_227_fu_535_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_543_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal l_fu_551_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_561_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_153_fu_567_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln901_fu_583_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln901_fu_587_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln901_fu_593_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln903_fu_603_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal lshr_ln901_fu_597_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln903_fu_607_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln903_1_fu_613_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal and_ln903_fu_619_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_154_fu_631_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_228_fu_645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln903_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln900_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln903_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln900_fu_665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln903_1_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln909_fu_685_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln909_fu_690_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln908_fu_699_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln908_fu_704_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal lshr_ln908_fu_708_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln909_fu_694_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal m_fu_713_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln905_fu_720_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln915_fu_724_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal m_60_fu_727_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal m_s_fu_733_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_221_fu_747_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln918_fu_763_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln897_fu_755_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln918_fu_768_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln905_1_fu_743_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_774_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_229_fu_781_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_793_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component LLSSineReconstruction_fdiv_32ns_32ns_32_10_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LLSSineReconstruction_atan2_generic_float_s_cordic_ctab_table_128_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (125 downto 0) );
    end component;



begin
    cordic_ctab_table_128_V_U : component LLSSineReconstruction_atan2_generic_float_s_cordic_ctab_table_128_V
    generic map (
        DataWidth => 126,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cordic_ctab_table_128_V_address0,
        ce0 => cordic_ctab_table_128_V_ce0,
        q0 => cordic_ctab_table_128_V_q0);

    fdiv_32ns_32ns_32_10_no_dsp_1_U709 : component LLSSineReconstruction_fdiv_32ns_32ns_32_10_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => y_in,
        din1 => x_in,
        ce => ap_const_logic_1,
        dout => grp_fu_212_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln824_fu_267_p2 = ap_const_lv1_0) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((icmp_ln824_fu_267_p2 = ap_const_lv1_0) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_return_preg <= ap_phi_mux_retval_0_phi_fu_200_p8;
                end if; 
            end if;
        end if;
    end process;


    k_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln167_fu_371_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_reg_155 <= add_ln167_fu_365_p2;
            elsif (((icmp_ln824_fu_267_p2 = ap_const_lv1_0) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                k_reg_155 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    p_Val2_107_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln167_fu_371_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_Val2_107_reg_166 <= y_V_3_fu_438_p3;
            elsif (((icmp_ln824_fu_267_p2 = ap_const_lv1_0) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_Val2_107_reg_166 <= r_V_62_fu_357_p3;
            end if; 
        end if;
    end process;

    retval_0_reg_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln824_fu_267_p2 = ap_const_lv1_1) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln889_fu_497_p2 = ap_const_lv1_1)))) then 
                retval_0_reg_196 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                retval_0_reg_196 <= bitcast_ln744_fu_797_p1;
            elsif (((icmp_ln832_reg_811 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                retval_0_reg_196 <= grp_fu_212_p2;
            end if; 
        end if;
    end process;

    x_V_1_reg_175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln167_fu_371_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                x_V_1_reg_175 <= x_V_2_fu_412_p3;
            elsif (((icmp_ln824_fu_267_p2 = ap_const_lv1_0) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                x_V_1_reg_175 <= zext_ln710_fu_293_p1;
            end if; 
        end if;
    end process;

    z_V_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln167_reg_834 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                z_V_reg_184 <= z_V_1_fu_490_p3;
            elsif (((icmp_ln824_fu_267_p2 = ap_const_lv1_0) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                z_V_reg_184 <= ap_const_lv40_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln167_reg_834 <= icmp_ln167_fu_371_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln832_reg_811 <= icmp_ln832_fu_261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln889_fu_497_p2 = ap_const_lv1_0))) then
                icmp_ln908_reg_883 <= icmp_ln908_fu_653_p2;
                p_Result_226_reg_866 <= z_V_reg_184(39 downto 39);
                select_ln908_reg_888 <= select_ln908_fu_673_p3;
                sub_ln898_reg_877 <= sub_ln898_fu_555_p2;
                tmp_V_40_reg_871 <= tmp_V_40_fu_517_p3;
                trunc_ln897_reg_893 <= trunc_ln897_fu_681_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln167_fu_371_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Result_225_reg_838 <= p_Val2_107_reg_166(42 downto 42);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln832_fu_261_p2, icmp_ln824_fu_267_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state4, icmp_ln889_fu_497_p2, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln824_fu_267_p2 = ap_const_lv1_0) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln824_fu_267_p2 = ap_const_lv1_1) and (icmp_ln832_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((icmp_ln832_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln889_fu_497_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    LD_fu_793_p1 <= p_Result_229_fu_781_p5(32 - 1 downto 0);
    add_ln130_1_fu_432_p2 <= std_logic_vector(unsigned(r_V_64_fu_420_p2) + unsigned(p_Val2_107_reg_166));
    add_ln130_2_fu_484_p2 <= std_logic_vector(unsigned(z_V_reg_184) + unsigned(zext_ln193_fu_474_p1));
    add_ln130_fu_406_p2 <= std_logic_vector(unsigned(r_V_63_fu_394_p2) + unsigned(x_V_1_reg_175));
    add_ln167_fu_365_p2 <= std_logic_vector(unsigned(k_reg_155) + unsigned(ap_const_lv6_1));
    add_ln369_fu_468_p2 <= std_logic_vector(unsigned(trunc_ln_fu_446_p4) + unsigned(zext_ln369_fu_464_p1));
    add_ln908_fu_699_p2 <= std_logic_vector(unsigned(sub_ln898_reg_877) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln918_fu_768_p2 <= std_logic_vector(unsigned(sub_ln918_fu_763_p2) + unsigned(select_ln897_fu_755_p3));
    and_ln903_1_fu_659_p2 <= (xor_ln903_fu_639_p2 and p_Result_228_fu_645_p3);
    and_ln903_fu_619_p2 <= (tmp_V_40_fu_517_p3 and or_ln903_1_fu_613_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_flush_enable_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln167_fu_371_p2, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln167_fu_371_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_retval_0_phi_fu_200_p8_assign_proc : process(icmp_ln832_reg_811, grp_fu_212_p2, retval_0_reg_196, ap_CS_fsm_state14)
    begin
        if (((icmp_ln832_reg_811 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_phi_mux_retval_0_phi_fu_200_p8 <= grp_fu_212_p2;
        else 
            ap_phi_mux_retval_0_phi_fu_200_p8 <= retval_0_reg_196;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_phi_mux_retval_0_phi_fu_200_p8, ap_CS_fsm_state14, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_return <= ap_phi_mux_retval_0_phi_fu_200_p8;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    bitcast_ln744_fu_797_p1 <= LD_fu_793_p1;
    cordic_ctab_table_128_V_address0 <= trunc_ln1287_cast_fu_377_p1(7 - 1 downto 0);

    cordic_ctab_table_128_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cordic_ctab_table_128_V_ce0 <= ap_const_logic_1;
        else 
            cordic_ctab_table_128_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_V_3_fu_233_p1 <= y_in;
    data_V_fu_219_p1 <= x_in;
    icmp_ln167_fu_371_p2 <= "1" when (k_reg_155 = ap_const_lv6_2A) else "0";
    icmp_ln824_fu_267_p2 <= "1" when (tmp_157_fu_237_p4 = ap_const_lv8_0) else "0";
    icmp_ln832_fu_261_p2 <= "1" when (unsigned(ret_fu_251_p2) < unsigned(zext_ln832_fu_257_p1)) else "0";
    icmp_ln889_fu_497_p2 <= "1" when (z_V_reg_184 = ap_const_lv40_0) else "0";
    icmp_ln900_fu_577_p2 <= "1" when (signed(tmp_153_fu_567_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln903_fu_625_p2 <= "0" when (and_ln903_fu_619_p2 = ap_const_lv40_0) else "1";
    icmp_ln908_fu_653_p2 <= "1" when (signed(lsb_index_fu_561_p2) > signed(ap_const_lv32_0)) else "0";
    isNeg_fu_315_p3 <= ret_13_fu_273_p2(8 downto 8);
    l_fu_551_p1 <= tmp_fu_543_p3(32 - 1 downto 0);
    lsb_index_fu_561_p2 <= std_logic_vector(unsigned(sub_ln898_fu_555_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln901_fu_597_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv40_FFFFFFFFFF),to_integer(unsigned('0' & zext_ln901_fu_593_p1(31-1 downto 0)))));
    lshr_ln908_fu_708_p2 <= std_logic_vector(shift_right(unsigned(tmp_V_40_reg_871),to_integer(unsigned('0' & zext_ln908_fu_704_p1(31-1 downto 0)))));
    m_60_fu_727_p2 <= std_logic_vector(unsigned(zext_ln905_fu_720_p1) + unsigned(zext_ln915_fu_724_p1));
    m_fu_713_p3 <= 
        lshr_ln908_fu_708_p2 when (icmp_ln908_reg_883(0) = '1') else 
        shl_ln909_fu_694_p2;
    m_s_fu_733_p4 <= m_60_fu_727_p2(40 downto 1);
    or_ln903_1_fu_613_p2 <= (shl_ln903_fu_607_p2 or lshr_ln901_fu_597_p2);
    p_Result_221_fu_747_p3 <= m_60_fu_727_p2(25 downto 25);
    p_Result_223_fu_279_p1 <= data_V_fu_219_p1(23 - 1 downto 0);
    p_Result_224_fu_297_p1 <= data_V_3_fu_233_p1(23 - 1 downto 0);
    p_Result_225_fu_382_p3 <= p_Val2_107_reg_166(42 downto 42);
    p_Result_226_fu_503_p3 <= z_V_reg_184(39 downto 39);
    p_Result_227_fu_535_p3 <= (ap_const_lv24_FFFFFF & p_Result_s_fu_525_p4);
    p_Result_228_fu_645_p3 <= tmp_V_40_fu_517_p3(to_integer(unsigned(lsb_index_fu_561_p2)) downto to_integer(unsigned(lsb_index_fu_561_p2))) when (to_integer(unsigned(lsb_index_fu_561_p2))>= 0 and to_integer(unsigned(lsb_index_fu_561_p2))<=39) else "-";
    p_Result_229_fu_781_p5 <= (zext_ln905_1_fu_743_p1(63 downto 32) & tmp_s_fu_774_p3 & zext_ln905_1_fu_743_p1(22 downto 0));
    
    p_Result_s_fu_525_p4_proc : process(tmp_V_40_fu_517_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(40+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(40+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable p_Result_s_fu_525_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(40 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_27(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := tmp_V_40_fu_517_p3;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(40-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(40-1-unsigned(ap_const_lv32_27(6-1 downto 0)));
            for p_Result_s_fu_525_p4_i in 0 to 40-1 loop
                v0_cpy(p_Result_s_fu_525_p4_i) := tmp_V_40_fu_517_p3(40-1-p_Result_s_fu_525_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(40-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_525_p4 <= resvalue(40-1 downto 0);
    end process;

    r_V_58_fu_351_p2 <= std_logic_vector(shift_right(unsigned(zext_ln710_1_fu_311_p1),to_integer(unsigned('0' & sh_prom_i_i_i_cast_cast_cast_cast_cast_cast_fu_341_p1(31-1 downto 0)))));
    r_V_62_fu_357_p3 <= 
        r_V_fu_345_p2 when (isNeg_fu_315_p3(0) = '1') else 
        r_V_58_fu_351_p2;
    r_V_63_fu_394_p2 <= std_logic_vector(shift_right(signed(p_Val2_107_reg_166),to_integer(unsigned('0' & zext_ln1287_fu_390_p1(31-1 downto 0)))));
    r_V_64_fu_420_p2 <= std_logic_vector(shift_right(signed(x_V_1_reg_175),to_integer(unsigned('0' & zext_ln1287_fu_390_p1(31-1 downto 0)))));
    r_V_fu_345_p2 <= std_logic_vector(shift_left(unsigned(zext_ln710_1_fu_311_p1),to_integer(unsigned('0' & sh_prom_i_i_i_cast_cast_cast_cast_cast_cast_fu_341_p1(31-1 downto 0)))));
    ret_13_fu_273_p2 <= std_logic_vector(unsigned(zext_ln832_fu_257_p1) - unsigned(zext_ln1300_fu_247_p1));
    ret_fu_251_p2 <= std_logic_vector(unsigned(zext_ln1300_fu_247_p1) + unsigned(ap_const_lv9_B));
    select_ln897_fu_755_p3 <= 
        ap_const_lv8_7F when (p_Result_221_fu_747_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln900_fu_665_p3 <= 
        icmp_ln903_fu_625_p2 when (icmp_ln900_fu_577_p2(0) = '1') else 
        p_Result_228_fu_645_p3;
    select_ln908_fu_673_p3 <= 
        select_ln900_fu_665_p3 when (icmp_ln908_fu_653_p2(0) = '1') else 
        and_ln903_1_fu_659_p2;
    sh_prom_i_i_i_cast_cast_cast_cast_cast_cast_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i_i_i_cast_cast_cast_cast_cast_fu_337_p1),43));
        sh_prom_i_i_i_cast_cast_cast_cast_cast_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_329_p3),32));

    shl_ln903_fu_607_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv40_1),to_integer(unsigned('0' & zext_ln903_fu_603_p1(31-1 downto 0)))));
    shl_ln909_fu_694_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_40_reg_871),to_integer(unsigned('0' & zext_ln909_fu_690_p1(31-1 downto 0)))));
    sub_ln130_1_fu_426_p2 <= std_logic_vector(unsigned(p_Val2_107_reg_166) - unsigned(r_V_64_fu_420_p2));
    sub_ln130_2_fu_478_p2 <= std_logic_vector(unsigned(z_V_reg_184) - unsigned(zext_ln193_fu_474_p1));
    sub_ln130_fu_400_p2 <= std_logic_vector(unsigned(x_V_1_reg_175) - unsigned(r_V_63_fu_394_p2));
    sub_ln1321_fu_323_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(ret_13_fu_273_p2));
    sub_ln898_fu_555_p2 <= std_logic_vector(unsigned(ap_const_lv32_28) - unsigned(l_fu_551_p1));
    sub_ln901_fu_587_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(trunc_ln901_fu_583_p1));
    sub_ln909_fu_685_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln898_reg_877));
    sub_ln918_fu_763_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) - unsigned(trunc_ln897_reg_893));
    tmp_151_fu_456_p3 <= cordic_ctab_table_128_V_q0(86 downto 86);
    tmp_153_fu_567_p4 <= lsb_index_fu_561_p2(31 downto 1);
    tmp_154_fu_631_p3 <= lsb_index_fu_561_p2(31 downto 31);
    tmp_156_fu_223_p4 <= data_V_fu_219_p1(30 downto 23);
    tmp_157_fu_237_p4 <= data_V_3_fu_233_p1(30 downto 23);
    tmp_V_40_fu_517_p3 <= 
        tmp_V_fu_511_p2 when (p_Result_226_fu_503_p3(0) = '1') else 
        z_V_reg_184;
    tmp_V_fu_511_p2 <= std_logic_vector(unsigned(ap_const_lv40_0) - unsigned(z_V_reg_184));
    
    tmp_fu_543_p3_proc : process(p_Result_227_fu_535_p3)
    begin
        tmp_fu_543_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 0 to 64 - 1 loop
            if p_Result_227_fu_535_p3(i) = '1' then
                tmp_fu_543_p3 <= std_logic_vector(to_unsigned(i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_s_fu_774_p3 <= (p_Result_226_reg_866 & add_ln918_fu_768_p2);
    trunc_ln1287_cast_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_reg_155),64));
    trunc_ln897_fu_681_p1 <= tmp_fu_543_p3(8 - 1 downto 0);
    trunc_ln901_fu_583_p1 <= sub_ln898_fu_555_p2(6 - 1 downto 0);
    trunc_ln_fu_446_p4 <= cordic_ctab_table_128_V_q0(125 downto 87);
    ush_fu_329_p3 <= 
        sub_ln1321_fu_323_p2 when (isNeg_fu_315_p3(0) = '1') else 
        ret_13_fu_273_p2;
    x_V_2_fu_412_p3 <= 
        sub_ln130_fu_400_p2 when (p_Result_225_fu_382_p3(0) = '1') else 
        add_ln130_fu_406_p2;
    x_V_fu_283_p4 <= ((ap_const_lv1_1 & p_Result_223_fu_279_p1) & ap_const_lv16_0);
    xor_ln903_fu_639_p2 <= (tmp_154_fu_631_p3 xor ap_const_lv1_1);
    y_V_3_fu_438_p3 <= 
        add_ln130_1_fu_432_p2 when (p_Result_225_fu_382_p3(0) = '1') else 
        sub_ln130_1_fu_426_p2;
    y_V_fu_301_p4 <= ((ap_const_lv1_1 & p_Result_224_fu_297_p1) & ap_const_lv16_0);
    z_V_1_fu_490_p3 <= 
        sub_ln130_2_fu_478_p2 when (p_Result_225_reg_838(0) = '1') else 
        add_ln130_2_fu_484_p2;
    zext_ln1287_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_reg_155),43));
    zext_ln1300_fu_247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_157_fu_237_p4),9));
    zext_ln193_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln369_fu_468_p2),40));
    zext_ln369_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_151_fu_456_p3),39));
    zext_ln710_1_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_fu_301_p4),43));
    zext_ln710_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_V_fu_283_p4),43));
    zext_ln832_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_156_fu_223_p4),9));
    zext_ln901_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln901_fu_587_p2),40));
    zext_ln903_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lsb_index_fu_561_p2),40));
    zext_ln905_1_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_s_fu_733_p4),64));
    zext_ln905_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_713_p3),41));
    zext_ln908_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln908_fu_699_p2),40));
    zext_ln909_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln909_fu_685_p2),40));
    zext_ln915_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln908_reg_888),41));
end behav;
