 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Aug 16 03:23:20 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (DFFRQX2M)                0.56       0.56 r
  U0_RegFile/U5/Y (BUFX10M)                               0.52       1.08 r
  U0_RegFile/REG1[0] (RegFile)                            0.00       1.08 r
  U0_ALU/B[0] (ALU)                                       0.00       1.08 r
  U0_ALU/div_56/b[0] (ALU_DW_div_uns_0)                   0.00       1.08 r
  U0_ALU/div_56/U2/Y (INVX16M)                            0.36       1.44 f
  U0_ALU/div_56/U32/Y (OR2X2M)                            0.36       1.79 f
  U0_ALU/div_56/U21/Y (AND4X8M)                           0.25       2.04 f
  U0_ALU/div_56/U12/Y (MX2X6M)                            0.38       2.42 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.40       2.83 r
  U0_ALU/div_56/U37/Y (AND2X12M)                          0.25       3.08 r
  U0_ALU/div_56/U41/Y (INVX2M)                            0.19       3.27 f
  U0_ALU/div_56/U31/Y (NAND2X5M)                          0.21       3.48 r
  U0_ALU/div_56/U36/Y (NAND2X12M)                         0.15       3.63 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.42       4.05 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.27       4.31 f
  U0_ALU/div_56/U38/Y (CLKAND2X2M)                        0.38       4.69 f
  U0_ALU/div_56/U20/Y (BUFX16M)                           0.26       4.96 f
  U0_ALU/div_56/U11/Y (MX2X3M)                            0.51       5.47 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.44       5.91 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.23       6.15 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.26       6.41 r
  U0_ALU/div_56/U25/Y (AND2X2M)                           0.33       6.74 r
  U0_ALU/div_56/U30/Y (MX2X6M)                            0.41       7.14 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       7.57 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       7.86 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.27       8.13 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.35       8.47 f
  U0_ALU/div_56/U23/Y (AND3X1M)                           0.50       8.97 f
  U0_ALU/div_56/U22/Y (BUFX14M)                           0.28       9.24 f
  U0_ALU/div_56/U48/Y (MX2X1M)                            0.48       9.73 r
  U0_ALU/div_56/U3/Y (BUFX5M)                             0.35      10.08 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX8M)
                                                          0.40      10.48 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.34      10.82 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX4M)     0.44      11.26 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.61      11.87 r
  U0_ALU/div_56/U26/Y (AND2X2M)                           0.37      12.24 r
  U0_ALU/div_56/U35/Y (MX2X4M)                            0.38      12.62 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.66      13.28 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.32      13.60 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.27      13.87 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.47      14.34 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)     0.52      14.86 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.33      15.19 f
  U0_ALU/div_56/U29/Y (AND2X12M)                          0.30      15.49 f
  U0_ALU/div_56/U44/Y (MX2X2M)                            0.32      15.81 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_1/CO (ADDFX4M)     0.65      16.46 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX8M)
                                                          0.31      16.77 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX8M)
                                                          0.27      17.03 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.47      17.51 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.39      17.90 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.41      18.31 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX8M)
                                                          0.30      18.61 f
  U0_ALU/div_56/quotient[0] (ALU_DW_div_uns_0)            0.00      18.61 f
  U0_ALU/U17/Y (AOI222X4M)                                0.66      19.26 r
  U0_ALU/U33/Y (AOI31X4M)                                 0.32      19.58 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      19.58 f
  data arrival time                                                 19.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (DFFRQX2M)                0.56       0.56 r
  U0_RegFile/U5/Y (BUFX10M)                               0.52       1.08 r
  U0_RegFile/REG1[0] (RegFile)                            0.00       1.08 r
  U0_ALU/B[0] (ALU)                                       0.00       1.08 r
  U0_ALU/div_56/b[0] (ALU_DW_div_uns_0)                   0.00       1.08 r
  U0_ALU/div_56/U2/Y (INVX16M)                            0.36       1.44 f
  U0_ALU/div_56/U32/Y (OR2X2M)                            0.36       1.79 f
  U0_ALU/div_56/U21/Y (AND4X8M)                           0.25       2.04 f
  U0_ALU/div_56/U12/Y (MX2X6M)                            0.38       2.42 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.40       2.83 r
  U0_ALU/div_56/U37/Y (AND2X12M)                          0.25       3.08 r
  U0_ALU/div_56/U41/Y (INVX2M)                            0.19       3.27 f
  U0_ALU/div_56/U31/Y (NAND2X5M)                          0.21       3.48 r
  U0_ALU/div_56/U36/Y (NAND2X12M)                         0.15       3.63 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.42       4.05 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.27       4.31 f
  U0_ALU/div_56/U38/Y (CLKAND2X2M)                        0.38       4.69 f
  U0_ALU/div_56/U20/Y (BUFX16M)                           0.26       4.96 f
  U0_ALU/div_56/U11/Y (MX2X3M)                            0.51       5.47 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.44       5.91 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.23       6.15 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.26       6.41 r
  U0_ALU/div_56/U25/Y (AND2X2M)                           0.33       6.74 r
  U0_ALU/div_56/U30/Y (MX2X6M)                            0.41       7.14 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       7.57 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       7.86 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.27       8.13 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.35       8.47 f
  U0_ALU/div_56/U23/Y (AND3X1M)                           0.50       8.97 f
  U0_ALU/div_56/U22/Y (BUFX14M)                           0.28       9.24 f
  U0_ALU/div_56/U48/Y (MX2X1M)                            0.48       9.73 r
  U0_ALU/div_56/U3/Y (BUFX5M)                             0.35      10.08 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX8M)
                                                          0.40      10.48 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.34      10.82 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX4M)     0.44      11.26 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.61      11.87 r
  U0_ALU/div_56/U26/Y (AND2X2M)                           0.37      12.24 r
  U0_ALU/div_56/U35/Y (MX2X4M)                            0.36      12.60 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.75      13.35 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.26      13.62 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.22      13.83 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.42      14.26 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)     0.46      14.71 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.29      15.00 r
  U0_ALU/div_56/U29/Y (AND2X12M)                          0.40      15.40 r
  U0_ALU/div_56/quotient[1] (ALU_DW_div_uns_0)            0.00      15.40 r
  U0_ALU/U25/Y (NAND2XLM)                                 0.61      16.01 f
  U0_ALU/U8/Y (AND3X2M)                                   0.50      16.51 f
  U0_ALU/U7/Y (AOI31X2M)                                  0.50      17.01 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      17.01 r
  data arrival time                                                 17.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -17.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.41


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.86       0.86 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.86 r
  U0_ALU/A[1] (ALU)                                       0.00       0.86 r
  U0_ALU/U139/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U100/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_53/A[1] (ALU_DW02_mult_0)                   0.00       1.99 r
  U0_ALU/mult_53/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_53/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_53/U53/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.77       5.50 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_53/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_53/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_53/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.42 f
  U0_ALU/mult_53/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_53/FS_1/U24/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_53/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_53/FS_1/U21/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_53/FS_1/U2/Y (OAI21BX4M)                    0.46      13.16 f
  U0_ALU/mult_53/FS_1/U16/Y (OAI21X1M)                    0.73      13.89 r
  U0_ALU/mult_53/FS_1/U15/Y (OAI2BB1X1M)                  0.50      14.39 f
  U0_ALU/mult_53/FS_1/U8/Y (CLKXOR2X2M)                   0.53      14.92 r
  U0_ALU/mult_53/FS_1/SUM[13] (ALU_DW01_add_1)            0.00      14.92 r
  U0_ALU/mult_53/PRODUCT[15] (ALU_DW02_mult_0)            0.00      14.92 r
  U0_ALU/U47/Y (OAI2BB1X2M)                               0.33      15.25 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00      15.25 r
  data arrival time                                                 15.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -15.25
  --------------------------------------------------------------------------
  slack (MET)                                                        4.21


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.86       0.86 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.86 r
  U0_ALU/A[1] (ALU)                                       0.00       0.86 r
  U0_ALU/U139/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U100/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_53/A[1] (ALU_DW02_mult_0)                   0.00       1.99 r
  U0_ALU/mult_53/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_53/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_53/U53/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.77       5.50 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_53/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_53/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_53/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.42 f
  U0_ALU/mult_53/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_53/FS_1/U24/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_53/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_53/FS_1/U21/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_53/FS_1/U2/Y (OAI21BX4M)                    0.46      13.16 f
  U0_ALU/mult_53/FS_1/U17/Y (XOR3XLM)                     0.74      13.90 r
  U0_ALU/mult_53/FS_1/SUM[12] (ALU_DW01_add_1)            0.00      13.90 r
  U0_ALU/mult_53/PRODUCT[14] (ALU_DW02_mult_0)            0.00      13.90 r
  U0_ALU/U48/Y (OAI2BB1X2M)                               0.36      14.27 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00      14.27 r
  data arrival time                                                 14.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -14.27
  --------------------------------------------------------------------------
  slack (MET)                                                        5.19


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.86       0.86 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.86 r
  U0_ALU/A[1] (ALU)                                       0.00       0.86 r
  U0_ALU/U139/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U100/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_53/A[1] (ALU_DW02_mult_0)                   0.00       1.99 r
  U0_ALU/mult_53/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_53/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_53/U53/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.77       5.50 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_53/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_53/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_53/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.42 f
  U0_ALU/mult_53/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_53/FS_1/U24/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_53/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_53/FS_1/U21/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_53/FS_1/U18/Y (XNOR2X1M)                    0.62      13.32 r
  U0_ALU/mult_53/FS_1/SUM[11] (ALU_DW01_add_1)            0.00      13.32 r
  U0_ALU/mult_53/PRODUCT[13] (ALU_DW02_mult_0)            0.00      13.32 r
  U0_ALU/U49/Y (OAI2BB1X2M)                               0.37      13.70 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00      13.70 r
  data arrival time                                                 13.70

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -13.70
  --------------------------------------------------------------------------
  slack (MET)                                                        5.76


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (DFFRQX2M)                0.56       0.56 r
  U0_RegFile/U5/Y (BUFX10M)                               0.52       1.08 r
  U0_RegFile/REG1[0] (RegFile)                            0.00       1.08 r
  U0_ALU/B[0] (ALU)                                       0.00       1.08 r
  U0_ALU/div_56/b[0] (ALU_DW_div_uns_0)                   0.00       1.08 r
  U0_ALU/div_56/U2/Y (INVX16M)                            0.36       1.44 f
  U0_ALU/div_56/U32/Y (OR2X2M)                            0.36       1.79 f
  U0_ALU/div_56/U21/Y (AND4X8M)                           0.25       2.04 f
  U0_ALU/div_56/U12/Y (MX2X6M)                            0.38       2.42 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.40       2.83 r
  U0_ALU/div_56/U37/Y (AND2X12M)                          0.25       3.08 r
  U0_ALU/div_56/U41/Y (INVX2M)                            0.19       3.27 f
  U0_ALU/div_56/U31/Y (NAND2X5M)                          0.21       3.48 r
  U0_ALU/div_56/U36/Y (NAND2X12M)                         0.15       3.63 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.42       4.05 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.27       4.31 f
  U0_ALU/div_56/U38/Y (CLKAND2X2M)                        0.38       4.69 f
  U0_ALU/div_56/U20/Y (BUFX16M)                           0.26       4.96 f
  U0_ALU/div_56/U11/Y (MX2X3M)                            0.51       5.47 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.44       5.91 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.23       6.15 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.26       6.41 r
  U0_ALU/div_56/U25/Y (AND2X2M)                           0.33       6.74 r
  U0_ALU/div_56/U30/Y (MX2X6M)                            0.41       7.14 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       7.57 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       7.86 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.27       8.13 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.35       8.47 f
  U0_ALU/div_56/U23/Y (AND3X1M)                           0.50       8.97 f
  U0_ALU/div_56/U22/Y (BUFX14M)                           0.28       9.24 f
  U0_ALU/div_56/U48/Y (MX2X1M)                            0.42       9.66 f
  U0_ALU/div_56/U3/Y (BUFX5M)                             0.29       9.95 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX8M)
                                                          0.41      10.36 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.35      10.71 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX4M)     0.49      11.20 f
  U0_ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.63      11.83 f
  U0_ALU/div_56/U9/Y (AND2X12M)                           0.29      12.13 f
  U0_ALU/div_56/quotient[2] (ALU_DW_div_uns_0)            0.00      12.13 f
  U0_ALU/U98/Y (AOI222X2M)                                0.91      13.04 r
  U0_ALU/U95/Y (AOI31X2M)                                 0.49      13.53 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      13.53 f
  data arrival time                                                 13.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -13.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.04


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.86       0.86 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.86 r
  U0_ALU/A[1] (ALU)                                       0.00       0.86 r
  U0_ALU/U139/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U100/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_53/A[1] (ALU_DW02_mult_0)                   0.00       1.99 r
  U0_ALU/mult_53/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_53/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_53/U53/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.77       5.50 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_53/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_53/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_53/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.42 f
  U0_ALU/mult_53/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_53/FS_1/U24/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_53/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_53/FS_1/U22/Y (CLKXOR2X2M)                  0.60      12.52 r
  U0_ALU/mult_53/FS_1/SUM[10] (ALU_DW01_add_1)            0.00      12.52 r
  U0_ALU/mult_53/PRODUCT[12] (ALU_DW02_mult_0)            0.00      12.52 r
  U0_ALU/U50/Y (OAI2BB1X2M)                               0.33      12.85 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00      12.85 r
  data arrival time                                                 12.85

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.86       0.86 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.86 r
  U0_ALU/A[1] (ALU)                                       0.00       0.86 r
  U0_ALU/U139/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U100/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_53/A[1] (ALU_DW02_mult_0)                   0.00       1.99 r
  U0_ALU/mult_53/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_53/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_53/U53/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.77       5.50 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_53/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_53/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_53/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.42 f
  U0_ALU/mult_53/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_53/FS_1/U24/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_53/FS_1/U11/Y (XNOR2X1M)                    0.61      11.63 r
  U0_ALU/mult_53/FS_1/SUM[9] (ALU_DW01_add_1)             0.00      11.63 r
  U0_ALU/mult_53/PRODUCT[11] (ALU_DW02_mult_0)            0.00      11.63 r
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.37      12.01 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00      12.01 r
  data arrival time                                                 12.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.01
  --------------------------------------------------------------------------
  slack (MET)                                                        7.45


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.86       0.86 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.86 r
  U0_ALU/A[1] (ALU)                                       0.00       0.86 r
  U0_ALU/U139/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U100/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_53/A[1] (ALU_DW02_mult_0)                   0.00       1.99 r
  U0_ALU/mult_53/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_53/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_53/U53/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_53/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_53/S2_3_2/CO (ADDFX2M)                      0.77       5.50 r
  U0_ALU/mult_53/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_53/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_53/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_53/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_53/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_53/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.42 f
  U0_ALU/mult_53/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_53/FS_1/U14/Y (NAND2BX1M)                   0.44      10.73 r
  U0_ALU/mult_53/FS_1/U13/Y (CLKXOR2X2M)                  0.48      11.21 f
  U0_ALU/mult_53/FS_1/SUM[8] (ALU_DW01_add_1)             0.00      11.21 f
  U0_ALU/mult_53/PRODUCT[10] (ALU_DW02_mult_0)            0.00      11.21 f
  U0_ALU/U51/Y (OAI2BB1X2M)                               0.40      11.61 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00      11.61 f
  data arrival time                                                 11.61

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.61
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.85       0.85 f
  U0_SYS_CTRL/U52/Y (INVX2M)                              0.88       1.73 r
  U0_SYS_CTRL/U8/Y (AND2X2M)                              0.91       2.64 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           1.08       3.72 f
  U0_SYS_CTRL/U20/Y (NOR2X1M)                             0.93       4.65 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       4.65 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.65 r
  U0_ALU/U127/Y (CLKBUFX6M)                               0.88       5.54 r
  U0_ALU/U34/Y (NOR2X2M)                                  0.46       6.00 f
  U0_ALU/U54/Y (INVX2M)                                   0.66       6.66 r
  U0_ALU/U11/Y (OR2X2M)                                   0.60       7.26 r
  U0_ALU/U43/Y (INVX4M)                                   0.60       7.86 f
  U0_ALU/U150/Y (AOI221X2M)                               0.87       8.73 r
  U0_ALU/U149/Y (OAI222X1M)                               0.79       9.52 f
  U0_ALU/U121/Y (AOI221X2M)                               0.95      10.47 r
  U0_ALU/U119/Y (AOI31X2M)                                0.44      10.92 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00      10.92 f
  data arrival time                                                 10.92

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.92
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.85       0.85 f
  U0_SYS_CTRL/U52/Y (INVX2M)                              0.88       1.73 r
  U0_SYS_CTRL/U8/Y (AND2X2M)                              0.91       2.64 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           1.08       3.72 f
  U0_SYS_CTRL/U20/Y (NOR2X1M)                             0.93       4.65 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       4.65 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.65 r
  U0_ALU/U127/Y (CLKBUFX6M)                               0.88       5.54 r
  U0_ALU/U34/Y (NOR2X2M)                                  0.46       6.00 f
  U0_ALU/U54/Y (INVX2M)                                   0.66       6.66 r
  U0_ALU/U11/Y (OR2X2M)                                   0.60       7.26 r
  U0_ALU/U44/Y (INVX4M)                                   0.56       7.82 f
  U0_ALU/U156/Y (AOI221X2M)                               0.85       8.67 r
  U0_ALU/U155/Y (OAI222X1M)                               0.79       9.46 f
  U0_ALU/U117/Y (AOI221X2M)                               0.95      10.41 r
  U0_ALU/U115/Y (AOI31X2M)                                0.44      10.86 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00      10.86 f
  data arrival time                                                 10.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.86
  --------------------------------------------------------------------------
  slack (MET)                                                        8.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.85       0.85 f
  U0_SYS_CTRL/U52/Y (INVX2M)                              0.88       1.73 r
  U0_SYS_CTRL/U8/Y (AND2X2M)                              0.91       2.64 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           1.08       3.72 f
  U0_SYS_CTRL/U20/Y (NOR2X1M)                             0.93       4.65 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       4.65 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.65 r
  U0_ALU/U127/Y (CLKBUFX6M)                               0.88       5.54 r
  U0_ALU/U34/Y (NOR2X2M)                                  0.46       6.00 f
  U0_ALU/U54/Y (INVX2M)                                   0.66       6.66 r
  U0_ALU/U11/Y (OR2X2M)                                   0.60       7.26 r
  U0_ALU/U44/Y (INVX4M)                                   0.56       7.82 f
  U0_ALU/U153/Y (AOI221X2M)                               0.85       8.67 r
  U0_ALU/U152/Y (OAI222X1M)                               0.79       9.46 f
  U0_ALU/U109/Y (AOI221X2M)                               0.95      10.41 r
  U0_ALU/U107/Y (AOI31X2M)                                0.44      10.86 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00      10.86 f
  data arrival time                                                 10.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.86
  --------------------------------------------------------------------------
  slack (MET)                                                        8.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.85       0.85 f
  U0_SYS_CTRL/U52/Y (INVX2M)                              0.88       1.73 r
  U0_SYS_CTRL/U8/Y (AND2X2M)                              0.91       2.64 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           1.08       3.72 f
  U0_SYS_CTRL/U20/Y (NOR2X1M)                             0.93       4.65 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       4.65 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.65 r
  U0_ALU/U127/Y (CLKBUFX6M)                               0.88       5.54 r
  U0_ALU/U34/Y (NOR2X2M)                                  0.46       6.00 f
  U0_ALU/U54/Y (INVX2M)                                   0.66       6.66 r
  U0_ALU/U11/Y (OR2X2M)                                   0.60       7.26 r
  U0_ALU/U44/Y (INVX4M)                                   0.56       7.82 f
  U0_ALU/U162/Y (AOI221X2M)                               0.85       8.67 r
  U0_ALU/U161/Y (OAI222X1M)                               0.79       9.46 f
  U0_ALU/U104/Y (AOI221X2M)                               0.95      10.41 r
  U0_ALU/U102/Y (AOI31X2M)                                0.44      10.86 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00      10.86 f
  data arrival time                                                 10.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.86
  --------------------------------------------------------------------------
  slack (MET)                                                        8.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.85       0.85 f
  U0_SYS_CTRL/U52/Y (INVX2M)                              0.88       1.73 r
  U0_SYS_CTRL/U8/Y (AND2X2M)                              0.91       2.64 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           1.08       3.72 f
  U0_SYS_CTRL/U20/Y (NOR2X1M)                             0.93       4.65 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       4.65 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.65 r
  U0_ALU/U127/Y (CLKBUFX6M)                               0.88       5.54 r
  U0_ALU/U34/Y (NOR2X2M)                                  0.46       6.00 f
  U0_ALU/U54/Y (INVX2M)                                   0.66       6.66 r
  U0_ALU/U11/Y (OR2X2M)                                   0.60       7.26 r
  U0_ALU/U44/Y (INVX4M)                                   0.56       7.82 f
  U0_ALU/U130/Y (AOI221X2M)                               0.85       8.67 r
  U0_ALU/U129/Y (OAI222X1M)                               0.79       9.46 f
  U0_ALU/U68/Y (AOI221X2M)                                0.95      10.41 r
  U0_ALU/U66/Y (AOI31X2M)                                 0.44      10.85 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00      10.85 f
  data arrival time                                                 10.85

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -10.85
  --------------------------------------------------------------------------
  slack (MET)                                                        8.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.85       0.85 f
  U0_SYS_CTRL/U52/Y (INVX2M)                              0.88       1.73 r
  U0_SYS_CTRL/U8/Y (AND2X2M)                              0.91       2.64 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           1.08       3.72 f
  U0_SYS_CTRL/U20/Y (NOR2X1M)                             0.93       4.65 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       4.65 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.65 r
  U0_ALU/U127/Y (CLKBUFX6M)                               0.88       5.54 r
  U0_ALU/U34/Y (NOR2X2M)                                  0.46       6.00 f
  U0_ALU/U54/Y (INVX2M)                                   0.66       6.66 r
  U0_ALU/U11/Y (OR2X2M)                                   0.60       7.26 r
  U0_ALU/U43/Y (INVX4M)                                   0.60       7.86 f
  U0_ALU/U133/Y (AOI211X2M)                               0.86       8.72 r
  U0_ALU/U132/Y (INVX2M)                                  0.50       9.22 f
  U0_ALU/U73/Y (NAND2X4M)                                 0.79      10.01 r
  U0_ALU/U53/Y (OAI2BB1X2M)                               0.36      10.37 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00      10.37 f
  data arrival time                                                 10.37

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -10.37
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.86       0.86 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.86 r
  U0_ALU/A[1] (ALU)                                       0.00       0.86 r
  U0_ALU/U139/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U100/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_53/A[1] (ALU_DW02_mult_0)                   0.00       1.99 r
  U0_ALU/mult_53/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_53/U18/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_53/U58/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_53/S2_2_1/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_53/S2_3_1/CO (ADDFX2M)                      0.77       5.50 r
  U0_ALU/mult_53/S2_4_1/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_53/S2_5_1/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_53/S2_6_1/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_53/S4_1/S (ADDFX2M)                         0.89       8.70 f
  U0_ALU/mult_53/U60/Y (CLKXOR2X2M)                       0.52       9.22 r
  U0_ALU/mult_53/FS_1/A[6] (ALU_DW01_add_1)               0.00       9.22 r
  U0_ALU/mult_53/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       9.22 r
  U0_ALU/mult_53/PRODUCT[8] (ALU_DW02_mult_0)             0.00       9.22 r
  U0_ALU/U126/Y (AOI2BB2X2M)                              0.27       9.49 f
  U0_ALU/U124/Y (AOI21X2M)                                0.53      10.02 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00      10.02 r
  data arrival time                                                 10.02

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -10.02
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.85       0.85 f
  U0_SYS_CTRL/U52/Y (INVX2M)                              0.88       1.73 r
  U0_SYS_CTRL/U8/Y (AND2X2M)                              0.91       2.64 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           1.08       3.72 f
  U0_SYS_CTRL/U18/Y (CLKINVX4M)                           0.88       4.60 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       4.60 r
  U0_ALU/EN (ALU)                                         0.00       4.60 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       4.60 r
  data arrival time                                                  4.60

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                       14.80


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/Latch_Out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.85       0.85 f
  U0_SYS_CTRL/U52/Y (INVX2M)                              0.88       1.73 r
  U0_SYS_CTRL/U8/Y (AND2X2M)                              0.91       2.64 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           1.08       3.72 f
  U0_SYS_CTRL/U18/Y (CLKINVX4M)                           0.88       4.60 r
  U0_SYS_CTRL/CLKG_EN (SYS_CTRL)                          0.00       4.60 r
  U0_CLK_GATE/CLK_EN (CLK_GATE)                           0.00       4.60 r
  U0_CLK_GATE/Latch_Out_reg/D (TLATNX2M)                  0.00       4.60 r
  data arrival time                                                  4.60

  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_CLK_GATE/Latch_Out_reg/GN (TLATNX2M)                 0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        5.20

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                            10.00   
  library setup time                                     -0.15   
  --------------------------------------------------------------
  max time borrow                                         9.85   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U6/Y (CLKBUFX2M)                             0.98       8.46 r
  U0_RegFile/U37/Y (CLKBUFX8M)                            1.07       9.53 r
  U0_RegFile/U19/Y (MX4XLM)                               0.88      10.41 f
  U0_RegFile/U254/Y (MX4XLM)                              0.84      11.25 f
  U0_RegFile/U253/Y (AO22X1M)                             0.67      11.92 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00      11.92 f
  data arrival time                                                 11.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U6/Y (CLKBUFX2M)                             0.98       8.46 r
  U0_RegFile/U27/Y (CLKBUFX8M)                            1.07       9.53 r
  U0_RegFile/U261/Y (MX4XLM)                              0.88      10.41 f
  U0_RegFile/U260/Y (MX4XLM)                              0.84      11.25 f
  U0_RegFile/U259/Y (AO22X1M)                             0.67      11.92 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00      11.92 f
  data arrival time                                                 11.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U6/Y (CLKBUFX2M)                             0.98       8.46 r
  U0_RegFile/U27/Y (CLKBUFX8M)                            1.07       9.53 r
  U0_RegFile/U20/Y (MX4XLM)                               0.88      10.41 f
  U0_RegFile/U257/Y (MX4XLM)                              0.84      11.25 f
  U0_RegFile/U256/Y (AO22X1M)                             0.67      11.92 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00      11.92 f
  data arrival time                                                 11.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U6/Y (CLKBUFX2M)                             0.98       8.46 r
  U0_RegFile/U27/Y (CLKBUFX8M)                            1.07       9.53 r
  U0_RegFile/U18/Y (MX4XLM)                               0.88      10.41 f
  U0_RegFile/U251/Y (MX4XLM)                              0.84      11.25 f
  U0_RegFile/U250/Y (AO22X1M)                             0.67      11.92 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00      11.92 f
  data arrival time                                                 11.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U6/Y (CLKBUFX2M)                             0.98       8.46 r
  U0_RegFile/U37/Y (CLKBUFX8M)                            1.07       9.53 r
  U0_RegFile/U24/Y (MX4XLM)                               0.88      10.41 f
  U0_RegFile/U273/Y (MX4XLM)                              0.84      11.25 f
  U0_RegFile/U272/Y (AO22X1M)                             0.67      11.92 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00      11.92 f
  data arrival time                                                 11.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U6/Y (CLKBUFX2M)                             0.98       8.46 r
  U0_RegFile/U37/Y (CLKBUFX8M)                            1.07       9.53 r
  U0_RegFile/U23/Y (MX4XLM)                               0.88      10.41 f
  U0_RegFile/U270/Y (MX4XLM)                              0.84      11.25 f
  U0_RegFile/U269/Y (AO22X1M)                             0.67      11.92 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00      11.92 f
  data arrival time                                                 11.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U6/Y (CLKBUFX2M)                             0.98       8.46 r
  U0_RegFile/U37/Y (CLKBUFX8M)                            1.07       9.53 r
  U0_RegFile/U22/Y (MX4XLM)                               0.88      10.41 f
  U0_RegFile/U267/Y (MX4XLM)                              0.84      11.25 f
  U0_RegFile/U266/Y (AO22X1M)                             0.67      11.92 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00      11.92 f
  data arrival time                                                 11.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U6/Y (CLKBUFX2M)                             0.98       8.46 r
  U0_RegFile/U27/Y (CLKBUFX8M)                            1.07       9.53 r
  U0_RegFile/U21/Y (MX4XLM)                               0.88      10.41 f
  U0_RegFile/U264/Y (MX4XLM)                              0.84      11.25 f
  U0_RegFile/U263/Y (AO22X1M)                             0.67      11.92 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00      11.92 f
  data arrival time                                                 11.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U109/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U33/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U51/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U109/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U32/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U50/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U109/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U33/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U49/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U109/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U32/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U48/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U109/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U33/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U47/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U109/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U32/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U46/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U109/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U33/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U45/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U109/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U32/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U44/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U29/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U59/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U28/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U58/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U29/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U57/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U28/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U56/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U29/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U55/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U28/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U54/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U29/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U53/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (AND3X2M)                0.67       8.89 r
  U0_UART_FIFO/u_fifo_mem/U28/Y (INVX4M)                  0.54       9.44 f
  U0_UART_FIFO/u_fifo_mem/U52/Y (OAI2BB2X1M)              0.73      10.17 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]/D (DFFRQX2M)
                                                          0.00      10.17 r
  data arrival time                                                 10.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U113/Y (AND3X2M)                0.66       8.88 r
  U0_UART_FIFO/u_fifo_mem/U31/Y (INVX4M)                  0.54       9.42 f
  U0_UART_FIFO/u_fifo_mem/U67/Y (OAI2BB2X1M)              0.73      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][7]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.23


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U113/Y (AND3X2M)                0.66       8.88 r
  U0_UART_FIFO/u_fifo_mem/U30/Y (INVX4M)                  0.54       9.42 f
  U0_UART_FIFO/u_fifo_mem/U66/Y (OAI2BB2X1M)              0.73      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][6]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.23


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U113/Y (AND3X2M)                0.66       8.88 r
  U0_UART_FIFO/u_fifo_mem/U31/Y (INVX4M)                  0.54       9.42 f
  U0_UART_FIFO/u_fifo_mem/U65/Y (OAI2BB2X1M)              0.73      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][5]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.23


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U113/Y (AND3X2M)                0.66       8.88 r
  U0_UART_FIFO/u_fifo_mem/U30/Y (INVX4M)                  0.54       9.42 f
  U0_UART_FIFO/u_fifo_mem/U64/Y (OAI2BB2X1M)              0.73      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][4]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.23


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U113/Y (AND3X2M)                0.66       8.88 r
  U0_UART_FIFO/u_fifo_mem/U31/Y (INVX4M)                  0.54       9.42 f
  U0_UART_FIFO/u_fifo_mem/U63/Y (OAI2BB2X1M)              0.73      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][3]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.23


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U113/Y (AND3X2M)                0.66       8.88 r
  U0_UART_FIFO/u_fifo_mem/U30/Y (INVX4M)                  0.54       9.42 f
  U0_UART_FIFO/u_fifo_mem/U62/Y (OAI2BB2X1M)              0.73      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][2]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.23


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U113/Y (AND3X2M)                0.66       8.88 r
  U0_UART_FIFO/u_fifo_mem/U31/Y (INVX4M)                  0.54       9.42 f
  U0_UART_FIFO/u_fifo_mem/U61/Y (OAI2BB2X1M)              0.73      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][1]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.23


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U113/Y (AND3X2M)                0.66       8.88 r
  U0_UART_FIFO/u_fifo_mem/U30/Y (INVX4M)                  0.54       9.42 f
  U0_UART_FIFO/u_fifo_mem/U60/Y (OAI2BB2X1M)              0.73      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][0]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.23


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U26/Y (AND3X2M)                 0.64       8.86 r
  U0_UART_FIFO/u_fifo_mem/U24/Y (INVX4M)                  0.54       9.40 f
  U0_UART_FIFO/u_fifo_mem/U107/Y (OAI2BB2X1M)             0.75      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][7]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U26/Y (AND3X2M)                 0.64       8.86 r
  U0_UART_FIFO/u_fifo_mem/U23/Y (INVX4M)                  0.54       9.40 f
  U0_UART_FIFO/u_fifo_mem/U106/Y (OAI2BB2X1M)             0.75      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][6]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U26/Y (AND3X2M)                 0.64       8.86 r
  U0_UART_FIFO/u_fifo_mem/U24/Y (INVX4M)                  0.54       9.40 f
  U0_UART_FIFO/u_fifo_mem/U105/Y (OAI2BB2X1M)             0.75      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][5]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U26/Y (AND3X2M)                 0.64       8.86 r
  U0_UART_FIFO/u_fifo_mem/U23/Y (INVX4M)                  0.54       9.40 f
  U0_UART_FIFO/u_fifo_mem/U104/Y (OAI2BB2X1M)             0.75      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][4]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U26/Y (AND3X2M)                 0.64       8.86 r
  U0_UART_FIFO/u_fifo_mem/U24/Y (INVX4M)                  0.54       9.40 f
  U0_UART_FIFO/u_fifo_mem/U103/Y (OAI2BB2X1M)             0.75      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][3]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U26/Y (AND3X2M)                 0.64       8.86 r
  U0_UART_FIFO/u_fifo_mem/U23/Y (INVX4M)                  0.54       9.40 f
  U0_UART_FIFO/u_fifo_mem/U102/Y (OAI2BB2X1M)             0.75      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][2]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U26/Y (AND3X2M)                 0.64       8.86 r
  U0_UART_FIFO/u_fifo_mem/U24/Y (INVX4M)                  0.54       9.40 f
  U0_UART_FIFO/u_fifo_mem/U101/Y (OAI2BB2X1M)             0.75      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][1]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U2/Y (NOR2BX4M)                 0.94       8.22 r
  U0_UART_FIFO/u_fifo_mem/U26/Y (AND3X2M)                 0.64       8.86 r
  U0_UART_FIFO/u_fifo_mem/U23/Y (INVX4M)                  0.54       9.40 f
  U0_UART_FIFO/u_fifo_mem/U100/Y (OAI2BB2X1M)             0.75      10.15 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][0]/D (DFFRQX2M)
                                                          0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U112/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U39/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U99/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][7]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U112/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U38/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U98/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][6]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U112/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U39/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U97/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][5]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U112/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U38/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U96/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][4]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U112/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U39/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U95/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][3]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U112/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U38/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U94/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][2]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U112/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U39/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U93/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][1]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U112/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U38/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U92/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][0]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U37/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U91/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U36/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U90/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U37/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U89/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U36/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U88/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U37/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U87/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U36/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U86/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U37/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U85/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U36/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U84/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U27/Y (AND3X2M)                 0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U22/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U75/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U27/Y (AND3X2M)                 0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U21/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U74/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U27/Y (AND3X2M)                 0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U22/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U73/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U27/Y (AND3X2M)                 0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U21/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U72/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U27/Y (AND3X2M)                 0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U22/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U71/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U27/Y (AND3X2M)                 0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U21/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U70/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U27/Y (AND3X2M)                 0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U22/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U69/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][1]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U27/Y (AND3X2M)                 0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U21/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U68/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][0]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U35/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U83/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U34/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U82/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U35/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U81/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U34/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U80/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U35/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U79/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U34/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U78/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U35/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U77/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U6/Y (NOR3BX2M)                             0.78       3.47 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.69       4.16 r
  U0_SYS_CTRL/U23/Y (NOR2BX1M)                            0.70       4.86 r
  U0_SYS_CTRL/U22/Y (CLKBUFX6M)                           0.91       5.76 r
  U0_SYS_CTRL/U15/Y (OR3X2M)                              0.64       6.41 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       6.41 r
  U0_UART_FIFO/i_w_inc (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/w_inc (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       6.41 r
  U0_UART_FIFO/u_fifo_mem/U20/Y (NOR2BX2M)                0.88       7.29 r
  U0_UART_FIFO/u_fifo_mem/U110/Y (AND2X2M)                0.87       8.16 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (AND3X2M)                0.63       8.79 r
  U0_UART_FIFO/u_fifo_mem/U34/Y (INVX4M)                  0.54       9.33 f
  U0_UART_FIFO/u_fifo_mem/U76/Y (OAI2BB2X1M)              0.73      10.06 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]/D (DFFRQX2M)
                                                          0.00      10.06 r
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]/CK (DFFRQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U91/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U41/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U231/Y (OAI2BB2X1M)                          0.61      10.06 f
  U0_RegFile/regArr_reg[2][0]/D (DFFSQX4M)                0.00      10.06 f
  data arrival time                                                 10.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[2][0]/CK (DFFSQX4M)               0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U90/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U43/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U200/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[0][5]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U90/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U43/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U118/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[0][3]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U90/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U43/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U117/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[0][2]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U90/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U43/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U115/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[0][0]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U90/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U43/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U116/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[0][1]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U87/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U46/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U124/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[6][0]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U85/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U122/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[4][0]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U87/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U46/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U154/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[6][7]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U87/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U46/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U212/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[6][6]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U87/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U46/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U211/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[6][5]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U87/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U46/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U153/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[6][4]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U87/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U46/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U152/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[6][3]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U87/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U46/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U151/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[6][2]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U87/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U46/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U150/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[6][1]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U85/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U144/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[4][7]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U85/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U208/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[4][6]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U85/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U207/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[4][5]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U85/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U143/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[4][4]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U85/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U142/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[4][3]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U85/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U141/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[4][2]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U85/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U140/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[4][1]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U84/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U91/Y (NAND2X2M)                             0.53       8.51 r
  U0_RegFile/U41/Y (BUFX4M)                               0.94       9.46 r
  U0_RegFile/U131/Y (OAI2BB2X1M)                          0.49       9.95 r
  U0_RegFile/regArr_reg[2][1]/D (DFFRQX2M)                0.00       9.95 r
  data arrival time                                                  9.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[2][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U75/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U78/Y (NAND2X2M)                             0.52       8.51 r
  U0_RegFile/U31/Y (BUFX4M)                               0.94       9.45 r
  U0_RegFile/U109/Y (OAI2BB2X1M)                          0.49       9.94 r
  U0_RegFile/regArr_reg[10][0]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U75/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U76/Y (NAND2X2M)                             0.52       8.51 r
  U0_RegFile/U29/Y (BUFX4M)                               0.94       9.45 r
  U0_RegFile/U107/Y (OAI2BB2X1M)                          0.49       9.94 r
  U0_RegFile/regArr_reg[8][0]/D (DFFRQX2M)                0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[8][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U75/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U78/Y (NAND2X2M)                             0.52       8.51 r
  U0_RegFile/U31/Y (BUFX4M)                               0.94       9.45 r
  U0_RegFile/U171/Y (OAI2BB2X1M)                          0.49       9.94 r
  U0_RegFile/regArr_reg[10][2]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           1.10       1.10 r
  U0_SYS_CTRL/U53/Y (INVX2M)                              0.67       1.77 f
  U0_SYS_CTRL/U4/Y (NOR2X4M)                              0.92       2.69 r
  U0_SYS_CTRL/U21/Y (NAND2X2M)                            0.58       3.27 f
  U0_SYS_CTRL/U24/Y (NAND2X2M)                            0.59       3.86 r
  U0_SYS_CTRL/U14/Y (INVX4M)                              0.44       4.30 f
  U0_SYS_CTRL/U35/Y (OAI21X2M)                            0.55       4.85 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.85 r
  U4/Y (BUFX2M)                                           0.97       5.83 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.83 r
  U0_RegFile/U16/Y (INVX2M)                               0.70       6.53 f
  U0_RegFile/U98/Y (INVX2M)                               0.95       7.48 r
  U0_RegFile/U75/Y (NOR2BX4M)                             0.50       7.98 f
  U0_RegFile/U78/Y (NAND2X2M)                             0.52       8.51 r
  U0_RegFile/U31/Y (BUFX4M)                               0.94       9.45 r
  U0_RegFile/U170/Y (OAI2BB2X1M)                          0.49       9.94 r
  U0_RegFile/regArr_reg[10][1]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.50      54.76 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.76 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.85      55.62 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.91      56.52 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.91      57.44 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.44 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      57.44 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.01      58.45 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          0.49      58.94 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.86      59.79 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (NAND3X1M)
                                                          1.08      60.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          1.10      61.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX1M)
                                                          0.00      61.97 r
  data arrival time                                                 61.97

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.47     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                -61.97
  --------------------------------------------------------------------------
  slack (MET)                                                      208.66


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.50      54.76 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.76 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.85      55.62 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.91      56.52 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.91      57.44 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.44 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      57.44 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.01      58.45 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          0.49      58.94 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.86      59.79 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (NAND3X1M)
                                                          1.08      60.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U39/Y (OAI22X1M)
                                                          0.98      61.85 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX1M)
                                                          0.00      61.85 r
  data arrival time                                                 61.85

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.46     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -61.85
  --------------------------------------------------------------------------
  slack (MET)                                                      208.79


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.87      56.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.15      57.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          1.15      58.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.74      59.72 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (OAI32X2M)
                                                          0.57      60.29 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00      60.29 r
  data arrival time                                                 60.29

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -60.29
  --------------------------------------------------------------------------
  slack (MET)                                                      210.36


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.87      56.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.15      57.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          1.15      58.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.74      59.72 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U32/Y (NOR2BX2M)
                                                          0.55      60.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX1M)
                                                          0.00      60.26 r
  data arrival time                                                 60.26

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -60.26
  --------------------------------------------------------------------------
  slack (MET)                                                      210.44


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.87      56.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.15      57.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          1.15      58.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.74      59.72 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.55      60.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX1M)
                                                          0.00      60.26 r
  data arrival time                                                 60.26

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -60.26
  --------------------------------------------------------------------------
  slack (MET)                                                      210.44


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.87      56.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.15      57.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          1.15      58.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.74      59.72 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.55      60.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX1M)
                                                          0.00      60.26 r
  data arrival time                                                 60.26

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -60.26
  --------------------------------------------------------------------------
  slack (MET)                                                      210.44


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.87      56.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.15      57.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          1.15      58.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.74      59.72 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (NOR2BX2M)
                                                          0.55      60.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX1M)
                                                          0.00      60.26 r
  data arrival time                                                 60.26

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -60.26
  --------------------------------------------------------------------------
  slack (MET)                                                      210.44


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.87      56.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.15      57.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          1.15      58.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.74      59.72 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U42/Y (NOR2X2M)
                                                          0.54      60.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX1M)
                                                          0.00      60.26 r
  data arrival time                                                 60.26

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -60.26
  --------------------------------------------------------------------------
  slack (MET)                                                      210.45


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.87      56.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.15      57.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          1.15      58.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (INVX4M)
                                                          0.74      59.72 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U40/Y (NOR2X2M)
                                                          0.54      60.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX1M)
                                                          0.00      60.26 r
  data arrival time                                                 60.26

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -60.26
  --------------------------------------------------------------------------
  slack (MET)                                                      210.45


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.87      56.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (CLKINVX2M)
                                                          1.15      57.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2X4M)
                                                          1.15      58.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U45/Y (NOR2X2M)
                                                          0.37      59.34 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U43/Y (OAI32X2M)
                                                          0.52      59.86 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX4M)
                                                          0.00      59.86 r
  data arrival time                                                 59.86

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -59.86
  --------------------------------------------------------------------------
  slack (MET)                                                      210.87


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U14/Y (NAND2X4M)         0.63      56.44 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.44 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.44 r
  U0_UART/U0_UART_RX/U0_data_sampling/U57/Y (CLKNAND2X2M)
                                                          1.01      57.45 f
  U0_UART/U0_UART_RX/U0_data_sampling/U35/Y (MXI2X1M)     0.84      58.29 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00      58.29 r
  data arrival time                                                 58.29

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -58.29
  --------------------------------------------------------------------------
  slack (MET)                                                      212.39


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U14/Y (NAND2X4M)         0.63      56.44 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.44 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.44 r
  U0_UART/U0_UART_RX/U0_data_sampling/U57/Y (CLKNAND2X2M)
                                                          1.01      57.45 f
  U0_UART/U0_UART_RX/U0_data_sampling/U51/Y (MXI2X1M)     0.84      58.29 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRX4M)
                                                          0.00      58.29 r
  data arrival time                                                 58.29

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -58.29
  --------------------------------------------------------------------------
  slack (MET)                                                      212.46


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.28      54.54 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.54 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.78      55.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.49      55.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U14/Y (NAND2X4M)         0.63      56.44 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.44 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.44 r
  U0_UART/U0_UART_RX/U0_data_sampling/U57/Y (CLKNAND2X2M)
                                                          1.01      57.45 f
  U0_UART/U0_UART_RX/U0_data_sampling/U43/Y (MXI2X1M)     0.84      58.29 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRX4M)
                                                          0.00      58.29 r
  data arrival time                                                 58.29

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -58.29
  --------------------------------------------------------------------------
  slack (MET)                                                      212.46


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.50      54.76 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.76 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.85      55.62 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.91      56.52 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (NOR2X2M)          0.46      56.99 f
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.99 f
  U0_UART/U0_UART_RX/U0_strt_chk/Enable (strt_chk)        0.00      56.99 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)          0.75      57.74 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRX4M)
                                                          0.00      57.74 r
  data arrival time                                                 57.74

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -57.74
  --------------------------------------------------------------------------
  slack (MET)                                                      213.04


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.50      54.76 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.76 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.85      55.62 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (OAI21X4M)         0.91      56.52 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U14/Y (NAND2X4M)         0.61      57.14 f
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.14 f
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      57.14 f
  U0_UART/U0_UART_RX/U0_data_sampling/U58/Y (AOI21BX1M)
                                                          0.49      57.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRX4M)
                                                          0.00      57.63 f
  data arrival time                                                 57.63

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -57.63
  --------------------------------------------------------------------------
  slack (MET)                                                      213.27


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.50      54.76 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.76 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U76/Y (CLKINVX1M)        0.85      55.62 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U65/Y (MXI2X1M)          0.70      56.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U53/Y (OAI211X1M)        0.62      56.94 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX1M)
                                                          0.00      56.94 f
  data arrival time                                                 56.94

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                -56.94
  --------------------------------------------------------------------------
  slack (MET)                                                      213.92


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2BX2M)      0.47       2.43 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (NAND3X1M)     0.67       3.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NOR4X1M)      0.98       4.85 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (NAND2XLM)     0.82       5.67 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX4M)        0.98       7.51 r
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (OAI2BB2X1M)
                                                          0.48       7.99 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       7.99 r
  data arrival time                                                  7.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -7.99
  --------------------------------------------------------------------------
  slack (MET)                                                      262.75


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2BX2M)      0.47       2.43 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (NAND3X1M)     0.67       3.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NOR4X1M)      0.98       4.85 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (NAND2XLM)     0.82       5.67 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX4M)        0.98       7.51 r
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (OAI22X1M)     0.58       8.09 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2BX2M)      0.47       2.43 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (NAND3X1M)     0.67       3.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NOR4X1M)      0.98       4.85 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (NAND2XLM)     0.82       5.67 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX4M)        0.98       7.51 r
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (OAI22X1M)     0.58       8.09 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2BX2M)      0.47       2.43 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (NAND3X1M)     0.67       3.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NOR4X1M)      0.98       4.85 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (NAND2XLM)     0.82       5.67 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX4M)        0.98       7.51 r
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (OAI22X1M)     0.58       8.09 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2BX2M)      0.47       2.43 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (NAND3X1M)     0.67       3.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NOR4X1M)      0.98       4.85 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (NAND2XLM)     0.82       5.67 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX4M)        0.98       7.51 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI22X1M)     0.58       8.09 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2BX2M)      0.47       2.43 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (NAND3X1M)     0.67       3.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NOR4X1M)      0.98       4.85 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (NAND2XLM)     0.82       5.67 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX4M)        0.98       7.51 r
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI22X1M)     0.58       8.09 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2BX2M)      0.47       2.43 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (NAND3X1M)     0.67       3.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NOR4X1M)      0.98       4.85 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (NAND2XLM)     0.82       5.67 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX4M)        0.98       7.51 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (OAI22X1M)     0.58       8.09 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (INVXLM)
                                                          0.45       1.10 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y (INVX4M)
                                                          0.87       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[3] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_count[3] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U68/Y (CLKXOR2X2M)       0.53       2.49 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U67/Y (NOR4X1M)          0.98       3.48 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U26/Y (AND4X2M)          0.94       4.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U54/Y (NAND3X1M)         1.09       5.51 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U25/Y (NAND3BXLM)        1.11       6.62 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U24/Y (NAND3BXLM)        0.83       7.45 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRQX1M)
                                                          0.00       7.45 r
  data arrival time                                                  7.45

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -7.45
  --------------------------------------------------------------------------
  slack (MET)                                                      263.23


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (NOR2BX2M)      0.47       2.43 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (NAND3X1M)     0.67       3.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NOR4X1M)      0.98       4.85 r
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (NAND2XLM)     0.82       5.67 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)
                                                          0.85       7.38 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRX4M)
                                                          0.00       7.38 r
  data arrival time                                                  7.38

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -7.38
  --------------------------------------------------------------------------
  slack (MET)                                                      263.38


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U10/Y (INVXLM)           0.55       1.22 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y (INVX3M)            0.58       1.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.87       2.67 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (CLKINVX2M)        1.13       3.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NOR2X4M)          0.85       4.65 r
  U0_UART/U0_UART_RX/U0_uart_fsm/stp_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.65 r
  U0_UART/U0_UART_RX/U0_stp_chk/Enable (stp_chk)          0.00       4.65 r
  U0_UART/U0_UART_RX/U0_stp_chk/U3/Y (CLKINVX1M)          0.83       5.48 f
  U0_UART/U0_UART_RX/U0_stp_chk/U2/Y (OAI2BB2X1M)         0.81       6.30 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFRQX4M)
                                                          0.00       6.30 r
  data arrival time                                                  6.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      264.39


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U10/Y (INVXLM)           0.55       1.22 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y (INVX3M)            0.58       1.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.87       2.67 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (CLKINVX2M)        1.13       3.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U48/Y (NOR2X1M)          0.85       4.66 r
  U0_UART/U0_UART_RX/U0_uart_fsm/par_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.66 r
  U0_UART/U0_UART_RX/U0_par_chk/Enable (par_chk_DATA_WIDTH8)
                                                          0.00       4.66 r
  U0_UART/U0_UART_RX/U0_par_chk/U6/Y (INVX2M)             0.44       5.10 f
  U0_UART/U0_UART_RX/U0_par_chk/U4/Y (OAI2BB2X1M)         0.70       5.80 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D (DFFRQX1M)
                                                          0.00       5.80 r
  data arrival time                                                  5.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -5.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.87


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (INVXLM)
                                                          0.45       1.10 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y (INVX4M)
                                                          0.87       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[3] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_count[3] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U68/Y (CLKXOR2X2M)       0.53       2.49 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U67/Y (NOR4X1M)          0.98       3.48 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U26/Y (AND4X2M)          0.94       4.42 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U52/Y (AOI31X1M)         0.69       5.11 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U51/Y (OAI21X1M)         0.78       5.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRX4M)
                                                          0.00       5.88 r
  data arrival time                                                  5.88

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                      264.88


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (NOR2BX2M)        0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (CLKBUFX6M)       0.83    8414.52 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (NOR2X12M)       0.82    8415.34 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (NOR2X8M)         0.44    8415.78 f
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (AO22X1M)        0.65    8416.43 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (DFFRX1M)
                                                          0.00    8416.43 f
  data arrival time                                               8416.43

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.21    8681.19
  data required time                                              8681.19
  --------------------------------------------------------------------------
  data required time                                              8681.19
  data arrival time                                              -8416.43
  --------------------------------------------------------------------------
  slack (MET)                                                      264.76


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (NOR2BX2M)        0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (CLKBUFX6M)       0.83    8414.52 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (NOR2X12M)       0.82    8415.34 r
  U0_UART/U0_UART_TX/U0_Serializer/U23/Y (AOI22X1M)       0.51    8415.85 f
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)     0.40    8416.25 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRX1M)
                                                          0.00    8416.25 r
  data arrival time                                               8416.25

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.28    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8416.25
  --------------------------------------------------------------------------
  slack (MET)                                                      264.87


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (NOR2BX2M)        0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (CLKBUFX6M)       0.83    8414.52 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (NOR2X12M)       0.82    8415.34 r
  U0_UART/U0_UART_TX/U0_Serializer/U21/Y (AOI22X1M)       0.51    8415.85 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)     0.40    8416.25 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRX1M)
                                                          0.00    8416.25 r
  data arrival time                                               8416.25

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.28    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8416.25
  --------------------------------------------------------------------------
  slack (MET)                                                      264.87


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (NOR2BX2M)        0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (CLKBUFX6M)       0.83    8414.52 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (NOR2X12M)       0.82    8415.34 r
  U0_UART/U0_UART_TX/U0_Serializer/U18/Y (AOI22X1M)       0.51    8415.85 f
  U0_UART/U0_UART_TX/U0_Serializer/U17/Y (OAI2BB1X2M)     0.40    8416.25 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRX1M)
                                                          0.00    8416.25 r
  data arrival time                                               8416.25

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.28    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8416.25
  --------------------------------------------------------------------------
  slack (MET)                                                      264.87


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (NOR2BX2M)        0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (CLKBUFX6M)       0.83    8414.52 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (NOR2X12M)       0.82    8415.34 r
  U0_UART/U0_UART_TX/U0_Serializer/U16/Y (AOI22X1M)       0.51    8415.85 f
  U0_UART/U0_UART_TX/U0_Serializer/U15/Y (OAI2BB1X2M)     0.40    8416.25 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRX1M)
                                                          0.00    8416.25 r
  data arrival time                                               8416.25

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.28    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8416.25
  --------------------------------------------------------------------------
  slack (MET)                                                      264.87


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (NOR2BX2M)        0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (CLKBUFX6M)       0.83    8414.52 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (NOR2X12M)       0.82    8415.34 r
  U0_UART/U0_UART_TX/U0_Serializer/U14/Y (AOI22X1M)       0.51    8415.85 f
  U0_UART/U0_UART_TX/U0_Serializer/U13/Y (OAI2BB1X2M)     0.40    8416.25 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRX1M)
                                                          0.00    8416.25 r
  data arrival time                                               8416.25

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.28    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8416.25
  --------------------------------------------------------------------------
  slack (MET)                                                      264.87


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (NOR2BX2M)        0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (CLKBUFX6M)       0.83    8414.52 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (NOR2X12M)       0.82    8415.34 r
  U0_UART/U0_UART_TX/U0_Serializer/U12/Y (AOI22X1M)       0.51    8415.85 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (OAI2BB1X2M)     0.40    8416.25 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRX1M)
                                                          0.00    8416.25 r
  data arrival time                                               8416.25

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.28    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8416.25
  --------------------------------------------------------------------------
  slack (MET)                                                      264.87


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (NOR2BX2M)        0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (CLKBUFX6M)       0.83    8414.52 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (NOR2X12M)       0.82    8415.34 r
  U0_UART/U0_UART_TX/U0_Serializer/U10/Y (AOI22X1M)       0.51    8415.85 f
  U0_UART/U0_UART_TX/U0_Serializer/U9/Y (OAI2BB1X2M)      0.40    8416.25 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (DFFRX1M)
                                                          0.00    8416.25 r
  data arrival time                                               8416.25

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.28    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8416.25
  --------------------------------------------------------------------------
  slack (MET)                                                      264.87


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89    8414.59 f
  U0_UART/U0_UART_TX/U0_parity_calc/U13/Y (AO2B2X2M)      0.69    8415.27 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D (DFFRX1M)
                                                          0.00    8415.27 r
  data arrival time                                               8415.27

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.27    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8415.27
  --------------------------------------------------------------------------
  slack (MET)                                                      265.85


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89    8414.59 f
  U0_UART/U0_UART_TX/U0_parity_calc/U12/Y (AO2B2X2M)      0.69    8415.27 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D (DFFRX1M)
                                                          0.00    8415.27 r
  data arrival time                                               8415.27

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.27    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8415.27
  --------------------------------------------------------------------------
  slack (MET)                                                      265.85


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89    8414.59 f
  U0_UART/U0_UART_TX/U0_parity_calc/U11/Y (AO2B2X2M)      0.69    8415.27 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D (DFFRX1M)
                                                          0.00    8415.27 r
  data arrival time                                               8415.27

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.27    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8415.27
  --------------------------------------------------------------------------
  slack (MET)                                                      265.85


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89    8414.59 f
  U0_UART/U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)      0.69    8415.27 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (DFFRX1M)
                                                          0.00    8415.27 r
  data arrival time                                               8415.27

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.27    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8415.27
  --------------------------------------------------------------------------
  slack (MET)                                                      265.85


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89    8414.59 f
  U0_UART/U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)       0.69    8415.27 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D (DFFRX1M)
                                                          0.00    8415.27 r
  data arrival time                                               8415.27

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.27    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8415.27
  --------------------------------------------------------------------------
  slack (MET)                                                      265.85


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89    8414.59 f
  U0_UART/U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)       0.69    8415.27 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (DFFRX1M)
                                                          0.00    8415.27 r
  data arrival time                                               8415.27

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.27    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8415.27
  --------------------------------------------------------------------------
  slack (MET)                                                      265.85


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89    8414.59 f
  U0_UART/U0_UART_TX/U0_parity_calc/U7/Y (AO2B2X2M)       0.69    8415.27 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (DFFRX1M)
                                                          0.00    8415.27 r
  data arrival time                                               8415.27

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.27    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8415.27
  --------------------------------------------------------------------------
  slack (MET)                                                      265.85


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34    8413.69 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89    8414.59 f
  U0_UART/U0_UART_TX/U0_parity_calc/U6/Y (AO2B2X2M)       0.69    8415.27 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D (DFFRX1M)
                                                          0.00    8415.27 r
  data arrival time                                               8415.27

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.27    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8415.27
  --------------------------------------------------------------------------
  slack (MET)                                                      265.85


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8410.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90    8411.20 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51    8411.71 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78    8412.49 f
  U0_UART_FIFO/u_fifo_rd/U6/Y (INVX2M)                    0.46    8412.96 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00    8412.96 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00    8412.96 r
  U5/Y (INVX2M)                                           0.40    8413.35 f
  U0_UART/TX_IN_V (UART)                                  0.00    8413.35 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_fsm/Data_Valid (uart_tx_fsm)      0.00    8413.35 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (OAI21X2M)               0.57    8413.92 r
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (AOI21X2M)               0.33    8414.26 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D (DFFRX4M)
                                                          0.00    8414.26 f
  data arrival time                                               8414.26

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.22    8681.18
  data required time                                              8681.18
  --------------------------------------------------------------------------
  data required time                                              8681.18
  data arrival time                                              -8414.26
  --------------------------------------------------------------------------
  slack (MET)                                                      266.92


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRX1M)
                                                          0.85       0.85 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.93       1.79 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (OAI21X4M)               0.46       2.24 f
  U0_UART/U0_UART_TX/U0_fsm/U4/Y (INVX2M)                 0.50       2.75 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.52       3.27 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NOR3X6M)                0.85       4.12 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.12 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.12 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.66       4.78 f
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X2M)        0.90       5.68 r
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (AOI21X2M)       0.34       6.02 f
  U0_UART/U0_UART_TX/U0_Serializer/U26/Y (OAI32X2M)       0.53       6.55 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRX4M)
                                                          0.00       6.55 r
  data arrival time                                                  6.55

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.37    8681.03
  data required time                                              8681.03
  --------------------------------------------------------------------------
  data required time                                              8681.03
  data arrival time                                                 -6.55
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.47


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRX1M)
                                                          0.85       0.85 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.93       1.79 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (OAI21X4M)               0.46       2.24 f
  U0_UART/U0_UART_TX/U0_fsm/U4/Y (INVX2M)                 0.50       2.75 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.52       3.27 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NOR3X6M)                0.85       4.12 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.12 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.12 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.66       4.78 f
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X2M)        0.90       5.68 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRX1M)
                                                          0.00       5.68 r
  data arrival time                                                  5.68

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.38    8681.02
  data required time                                              8681.02
  --------------------------------------------------------------------------
  data required time                                              8681.02
  data arrival time                                                 -5.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.33


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRX1M)
                                                          0.85       0.85 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.93       1.79 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (OAI21X4M)               0.46       2.24 f
  U0_UART/U0_UART_TX/U0_fsm/U4/Y (INVX2M)                 0.50       2.75 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.52       3.27 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NOR3X6M)                0.85       4.12 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.12 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.12 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.66       4.78 f
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (NOR2X2M)        0.53       5.31 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D (DFFRX4M)
                                                          0.00       5.31 r
  data arrival time                                                  5.31

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (DFFRX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -5.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.79


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRX1M)
                                                          0.85       0.85 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.93       1.79 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (OAI21X4M)               0.46       2.24 f
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (OAI2B2X4M)             0.81       3.06 r
  U0_UART/U0_UART_TX/U0_fsm/mux_sel[0] (uart_tx_fsm)      0.00       3.06 r
  U0_UART/U0_UART_TX/U0_mux/SEL[0] (mux)                  0.00       3.06 r
  U0_UART/U0_UART_TX/U0_mux/U3/Y (INVX2M)                 0.48       3.54 f
  U0_UART/U0_UART_TX/U0_mux/U6/Y (AOI22X1M)               0.72       4.26 r
  U0_UART/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)              0.55       4.81 f
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (DFFRX4M)           0.00       4.81 f
  data arrival time                                                  4.81

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRX4M)          0.00    8681.40 r
  library setup time                                     -0.26    8681.14
  data required time                                              8681.14
  --------------------------------------------------------------------------
  data required time                                              8681.14
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.33


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/Q (DFFRX1M)
                                                          0.97       0.97 r
  U0_UART/U0_UART_TX/U0_parity_calc/U20/Y (CLKXOR2X2M)
                                                          0.63       1.60 f
  U0_UART/U0_UART_TX/U0_parity_calc/U19/Y (XOR3XLM)       0.72       2.32 r
  U0_UART/U0_UART_TX/U0_parity_calc/U17/Y (XOR3XLM)       0.84       3.16 f
  U0_UART/U0_UART_TX/U0_parity_calc/U15/Y (OAI2BB2X1M)
                                                          0.74       3.90 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D (DFFRX1M)
                                                          0.00       3.90 r
  data arrival time                                                  3.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.35    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.15


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRX1M)
                                                          0.85       0.85 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.93       1.79 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (OAI21X4M)               0.46       2.24 f
  U0_UART/U0_UART_TX/U0_fsm/U4/Y (INVX2M)                 0.50       2.75 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.52       3.27 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (AOI21X2M)              0.57       3.84 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D (DFFRX1M)
                                                          0.00       3.84 r
  data arrival time                                                  3.84

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.32    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.24


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/QN (DFFRX1M)
                                                          0.74       0.74 f
  U0_UART/U0_UART_TX/U0_Serializer/U25/Y (NOR3X6M)        0.89       1.63 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_done (Serializer_WIDTH8)
                                                          0.00       1.63 r
  U0_UART/U0_UART_TX/U0_fsm/ser_done (uart_tx_fsm)        0.00       1.63 r
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (AOI2B1X1M)             0.61       2.25 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (NOR3X2M)               0.76       3.01 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D (DFFRQX4M)
                                                          0.00       3.01 r
  data arrival time                                                  3.01

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.42    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.97


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRX1M)
                                                          1.02       1.02 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.92       1.93 f
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X2M)              0.49       2.42 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/D (DFFRX4M)          0.00       2.42 r
  data arrival time                                                  2.42

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRX4M)         0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.66


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_par_chk/U2/Y (INVXLM)             0.45       1.10 f
  U0_UART/U0_UART_RX/U0_par_chk/U3/Y (INVX4M)             0.69       1.79 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)
                                                          0.00       1.79 r
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       1.79 r
  U0_UART/parity_error (UART)                             0.00       1.79 r
  parity_error (out)                                      0.00       1.79 r
  data arrival time                                                  1.79

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                      215.05


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRX4M)          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRX4M)           0.95       0.95 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux)                     0.00       0.95 r
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8)         0.00       0.95 r
  U0_UART/TX_OUT_S (UART)                                 0.00       0.95 r
  UART_TX_O (out)                                         0.00       0.95 r
  data arrival time                                                  0.95

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                      215.89


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRQX4M)
                                                          0.89       0.89 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk)         0.00       0.89 r
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       0.89 r
  U0_UART/framing_error (UART)                            0.00       0.89 r
  framing_error (out)                                     0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      215.95


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U34/Y (AOI21X1M)                              0.90       6.14 r
  U1_ClkDiv/U33/Y (CLKXOR2X2M)                            0.57       6.71 r
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       6.71 r
  data arrival time                                                  6.71

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.71
  --------------------------------------------------------------------------
  slack (MET)                                                      264.06


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U33/Y (AOI21X1M)                              0.90       6.14 r
  U0_ClkDiv/U32/Y (CLKXOR2X2M)                            0.57       6.71 r
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       6.71 r
  data arrival time                                                  6.71

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.71
  --------------------------------------------------------------------------
  slack (MET)                                                      264.06


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U6/Y (AND3X4M)                                0.77       6.01 f
  U1_ClkDiv/U11/Y (AO22XLM)                               0.76       6.77 f
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U6/Y (AND3X4M)                                0.77       6.01 f
  U1_ClkDiv/U16/Y (AO22XLM)                               0.76       6.77 f
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U6/Y (AND3X4M)                                0.77       6.01 f
  U1_ClkDiv/U15/Y (AO22XLM)                               0.76       6.77 f
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U6/Y (AND3X4M)                                0.77       6.01 f
  U1_ClkDiv/U14/Y (AO22XLM)                               0.76       6.77 f
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U6/Y (AND3X4M)                                0.77       6.01 f
  U1_ClkDiv/U13/Y (AO22XLM)                               0.76       6.77 f
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U6/Y (AND3X4M)                                0.77       6.01 f
  U1_ClkDiv/U12/Y (AO22XLM)                               0.76       6.77 f
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.01 f
  U0_ClkDiv/U7/Y (AO22XLM)                                0.76       6.77 f
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.01 f
  U0_ClkDiv/U12/Y (AO22XLM)                               0.76       6.77 f
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.01 f
  U0_ClkDiv/U11/Y (AO22XLM)                               0.76       6.77 f
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.01 f
  U0_ClkDiv/U10/Y (AO22XLM)                               0.76       6.77 f
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.01 f
  U0_ClkDiv/U9/Y (AO22XLM)                                0.76       6.77 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.01 f
  U0_ClkDiv/U8/Y (AO22XLM)                                0.76       6.77 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       6.77 f
  data arrival time                                                  6.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U6/Y (AND3X4M)                                0.77       6.01 f
  U1_ClkDiv/U31/Y (AO22X1M)                               0.72       6.74 f
  U1_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       6.74 f
  data arrival time                                                  6.74

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -6.74
  --------------------------------------------------------------------------
  slack (MET)                                                      264.16


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.01 f
  U0_ClkDiv/U30/Y (AO22X1M)                               0.72       6.73 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       6.73 f
  data arrival time                                                  6.73

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -6.73
  --------------------------------------------------------------------------
  slack (MET)                                                      264.16


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.65       1.68 f
  U1_ClkDiv/U50/Y (NOR4X1M)                               0.98       2.67 r
  U1_ClkDiv/U49/Y (NAND4X1M)                              0.76       3.43 f
  U1_ClkDiv/U41/Y (MXI2X1M)                               0.70       4.12 r
  U1_ClkDiv/U40/Y (CLKNAND2X2M)                           1.12       5.24 f
  U1_ClkDiv/U37/Y (OR2X1M)                                0.72       5.96 f
  U1_ClkDiv/U36/Y (XNOR2X1M)                              0.48       6.44 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       6.44 f
  data arrival time                                                  6.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -6.44
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.03       1.03 r
  U0_ClkDiv/U50/Y (CLKXOR2X2M)                            0.65       1.68 f
  U0_ClkDiv/U49/Y (NOR4X1M)                               0.98       2.67 r
  U0_ClkDiv/U48/Y (NAND4X1M)                              0.76       3.43 f
  U0_ClkDiv/U40/Y (MXI2X1M)                               0.70       4.12 r
  U0_ClkDiv/U39/Y (CLKNAND2X2M)                           1.12       5.24 f
  U0_ClkDiv/U36/Y (OR2X1M)                                0.72       5.96 f
  U0_ClkDiv/U35/Y (XNOR2X1M)                              0.48       6.44 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       6.44 f
  data arrival time                                                  6.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -6.44
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX1M)
                                                          0.90       0.90 r
  U0_UART_FIFO/u_fifo_rd/U11/Y (XNOR2X2M)                 0.40       1.30 f
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.55       1.85 r
  U0_UART_FIFO/u_fifo_rd/U18/Y (NAND2X2M)                 0.49       2.34 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (NOR2X2M)                   0.87       3.21 r
  U0_UART_FIFO/u_fifo_rd/U17/Y (NAND2X2M)                 0.59       3.80 f
  U0_UART_FIFO/u_fifo_rd/U16/Y (INVX2M)                   0.55       4.35 r
  U0_UART_FIFO/u_fifo_rd/U14/Y (NAND3X2M)                 0.40       4.75 f
  U0_UART_FIFO/u_fifo_rd/U13/Y (OAI211X2M)                0.35       5.10 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/D (DFFRQX2M)       0.00       5.10 r
  data arrival time                                                  5.10

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                      265.62


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX1M)
                                                          0.90       0.90 r
  U0_UART_FIFO/u_fifo_rd/U11/Y (XNOR2X2M)                 0.40       1.30 f
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.55       1.85 r
  U0_UART_FIFO/u_fifo_rd/U18/Y (NAND2X2M)                 0.49       2.34 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (NOR2X2M)                   0.87       3.21 r
  U0_UART_FIFO/u_fifo_rd/U17/Y (NAND2X2M)                 0.59       3.80 f
  U0_UART_FIFO/u_fifo_rd/U21/Y (XNOR2X2M)                 0.53       4.32 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/D (DFFRX4M)        0.00       4.32 r
  data arrival time                                                  4.32

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRX4M)       0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                      266.46


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX1M)
                                                          0.90       0.90 r
  U0_UART_FIFO/u_fifo_rd/U11/Y (XNOR2X2M)                 0.40       1.30 f
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.55       1.85 r
  U0_UART_FIFO/u_fifo_rd/U18/Y (NAND2X2M)                 0.49       2.34 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (NOR2X2M)                   0.87       3.21 r
  U0_UART_FIFO/u_fifo_rd/U19/Y (CLKXOR2X2M)               0.60       3.81 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/D (DFFRQX4M)       0.00       3.81 r
  data arrival time                                                  3.81

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                      266.96


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.90       0.90 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (XNOR2X2M)                 0.51       1.41 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (NAND4X2M)                  0.78       2.19 f
  U0_UART_FIFO/u_fifo_rd/U18/Y (NAND2X2M)                 0.69       2.88 r
  U0_UART_FIFO/u_fifo_rd/U22/Y (XNOR2X2M)                 0.48       3.36 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/D (DFFRQX2M)       0.00       3.36 r
  data arrival time                                                  3.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                      267.35


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)       1.04       1.04 r
  U0_UART_FIFO/u_fifo_rd/U25/Y (NAND2X2M)                 0.63       1.68 f
  U0_UART_FIFO/u_fifo_rd/U24/Y (OAI21X2M)                 0.39       2.06 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX1M)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.88       0.88 r
  U0_UART_FIFO/u_fifo_rd/U26/Y (INVX2M)                   0.44       1.32 f
  U0_UART_FIFO/u_fifo_rd/U23/Y (XNOR2X2M)                 0.47       1.79 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/D (DFFRQX1M)
                                                          0.00       1.79 r
  data arrival time                                                  1.79

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX4M)       0.81       0.81 r
  U0_UART_FIFO/u_fifo_rd/U20/Y (XNOR2X2M)                 0.49       1.30 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/D (DFFRQX1M)
                                                          0.00       1.30 r
  data arrival time                                                  1.30

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                      269.39


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)       1.04       1.04 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX1M)
                                                          0.00       1.04 r
  data arrival time                                                  1.04

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.46     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                      269.60


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)                  0.89       0.89 r
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)                  0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)                 0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      269.80


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRX4M)         0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (DFFRX4M)          0.86       0.86 r
  U0_UART/U0_UART_TX/U0_fsm/busy (uart_tx_fsm)            0.00       0.86 r
  U0_UART/U0_UART_TX/busy (UART_TX_DATA_WIDTH8)           0.00       0.86 r
  U0_UART/TX_OUT_V (UART)                                 0.00       0.86 r
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.86 r
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)                  0.00       0.86 r
  data arrival time                                                  0.86

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                      269.87


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/D (DFFRQX1M)
                                                          0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D (DFFRQX1M)
                                                          0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/D (DFFRQX1M)
                                                          0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/D (DFFRQX1M)
                                                          0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.53       0.53 r
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      270.24


1
