// Seed: 867217186
module module_0 (
    input supply1 id_0,
    output tri1 id_1
);
  assign id_1 = -1'h0 * id_0 == -1;
  wire id_3;
  wire id_4, id_5;
  assign id_1 = 1 - 1'd0;
  assign id_4 = id_3;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    input  wire id_2,
    output wor  id_3
);
  always id_3 = id_2 == id_1;
  buf primCall (id_3, id_1);
  assign id_3 = -1;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
endmodule
