part=xc7z020clg484-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=matrixmul
syn.file=E:/robot/project/FPGA/ZedBoard/HLS_lab/source/lab1/matrixmul.cpp
tb.file=E:/robot/project/FPGA/ZedBoard/HLS_lab/source/lab1/matrixmul_test.cpp
tb.file_cflags=E:/robot/project/FPGA/ZedBoard/HLS_lab/source/lab1/matrixmul_test.cpp,-DHW_COSIM
clock=10ns
csim.code_analyzer=1
cosim.trace_level=all
cosim.wave_debug=1