%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Medium Length Professional CV
% LaTeX Template
% Version 3.0 (December 17, 2022)
%
% This template originates from:
% https://www.LaTeXTemplates.com
%
% Author:
% Vel (vel@latextemplates.com)
%
% Original author:
% Trey Hunner (http://www.treyhunner.com/)
%
% License:
% CC BY-NC-SA 4.0 (https://creativecommons.org/licenses/by-nc-sa/4.0/)
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%----------------------------------------------------------------------------------------
%	PACKAGES AND OTHER DOCUMENT CONFIGURATIONS
%----------------------------------------------------------------------------------------

\documentclass[
	%a4paper, % Uncomment for A4 paper size (default is US letter)
	11pt, % Default font size, can use 10pt, 11pt or 12pt
]{./assets/resume} % Use the resume class

% \usepackage{ebgaramond} % Use the EB Garamond font
\usepackage{helvet}


%------------------------------------------------

\name{Sachith Rathnayake} % Your name to appear at the top

\phone{+94773166850}
\linkedin{https://www.linkedin.com/in/sachith-rathnayake/}
\email{sales@accelr.net}


% You can use the \address command up to 3 times for 3 different addresses or pieces of contact information
% Any new lines (\\) you use in the \address commands will be converted to symbols, so each address will appear as a single line.

\address{Email \\ sales@acceler.net} % Email

\address{WhatsApp \\ +94 (0)77 3166 850} % WhatsApp Number

\address{Linkedin \\ https://www.linkedin.com/in/sachith-rathnayake/} % LinkedIn Profile

%----------------------------------------------------------------------------------------

\begin{document}


% \begin{tabularx}{\textwidth}{
% 	| >{\raggedright\arraybackslash}X 
% 	| >{\raggedleft\arraybackslash}X | }
% 	\hline
% 	{\huge\bf Sachith Rathnayake} \\
% 	WhatsApp : Linkedin : Email
	
% 	& \raisebox{-\totalheight}{\includegraphics[width=0.3\textwidth]{logo.png}} \\
% 	\hline
% \end{tabularx} 

% \begin{tabularx}{\textwidth}{ |X|X| } 
% 	\hline
% 	cell3 & \multirow{3}{5cm}{Multiple row} \\ 
% 	cell6 &  \\ 
% 	cell9 &  \\ 
% 	\hline
% \end{tabularx}

% \begin{tabularx}{\textwidth}{
% 	 	 >{\raggedright\arraybackslash}X 
% 	 	 >{\raggedleft\arraybackslash}X  } 
% 	\smallskip
% 	{\huge\bf Sachith Rathnayake} & 
% 	\multirow[c]{3}{*}{{\includegraphics[width=0.25\textwidth]{logo.png}}}\\ 
% 	WhatsApp : Linkedin : Email & \\
% \end{tabularx}

%----------------------------------------------------------------------------------------
%	TECHNICAL STRENGTHS SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Technical Strengths}

	\def\arraystretch{1.5}

	\begin{tabular}{ l l}
		\textbf{Expertise} & \emph{RTL/Digital Design, Design Verification, Embedded Systems} \\
		\textbf{Programming Languages} & \emph{C, Python, SystemVerilog} \\
		\textbf{Tools and Frameworks} & \emph{Xilinx Vivado \& Vitis, CocoTB, OpenCL, MATLAB} \\ 
		\textbf{Languages} & \emph{Sinhala-Native, English-Excellent, Tamil-little} \\
	\end{tabular}

\end{rSection}

%----------------------------------------------------------------------------------------
%	EDUCATION SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Education}

	\textbf{University of Moratuwa, Sri Lanka} \hfill \textit{2020 - 2023} \\ 
	M.Sc. (Hons) Electronic \& Automation \\
	% Minor in Linguistics \smallskip \\
	% Member of Eta Kappa Nu \\
	% Member of Upsilon Pi Epsilon \\
	Status : Currently reading

	\textbf{South Eastern University, Sri Lanka} \hfill \textit{2014 - 2019} \\ 
	B.S. (Hons) Electrical \& Electronic Engineering \\
	% Minor in Linguistics \smallskip \\
	% Member of Eta Kappa Nu \\
	% Member of Upsilon Pi Epsilon \\
	% Overall GPA: 2.8/4.0 \\
	Status: General Pass
	
\end{rSection}

%----------------------------------------------------------------------------------------
%	WORK EXPERIENCE SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Experience}

	\begin{rSubsectionX}{ACCELR}{www.accelr.lk}{Electronic Engineer}{Feb 2023 - Present}
		\item Design of SystemVerilog RTL components with AXI-Stream ports for an FPGA network accelerator for a FinTech application. System consists of a market data feed decoder and order book builder for the low latency FIX-SBE market data feed of the B3 (Brazilian) stock exchange. (ongoing) 
		\item Design, development and verification of ACCELR memory tester for Xilinx ALVEO FPGAs. Project deliverables include RTL kernels, CocoTB testbenchs and OpenCL application and has been validated on AWS F1. \href{https://github.com/accelr-net/alveo-memory-tester}{GitHub Repo}
		\item Development of a set of commonly used reusable RTL components. The project includes commonly used RTL components (memories, FIFOs, etc), UVM test benches and python RTL generation scripts. (ongoing)
		\item Maintenance of CocoTB based unit and regression tests for an FPGA based search acceleration engine intended as a plug-in replacement for an Apache SOLR-Lucene instance.  
	\end{rSubsectionX}

	\begin{rSubsectionX}{Synopsys}{www.synopsys.com}{Engineering Consultant}{June 2024 - Present}
		\item Engaged as an RTL consultant with product validation team at Synopsys SL. 
	\end{rSubsectionX}

	\begin{rSubsectionX}{Softlogic IT}{www.softlogicit.lk}{Electrical Engineer}{Apr 2021 - Jan 2023}
		\item Design and implementation of ELV projects - i.e. intrusion detection, IP video surveillance, access control and communication systems.
		\item Design, implementation and commissioning of electrical installations. 
		\item Ensuring that the company maintains ICTAD EM1 grade in order to qualify for government tenders
		\item Prepare technical specs for tender documents
		\item Customer engagement and project management
	\end{rSubsectionX}

	\begin{rSubsectionX}{M3Force}{www.m3force.com}{Electronics Engineer}{May 2019 - Mar 2021}
		\item Design, implementation and installation of intrusion detection, IP video surveillance, access control and communication systems.
		\item Handling technical queries and escalations from customers 
	\end{rSubsectionX}

	\begin{rSubsectionSimpleX}{Airport \& Aviation Services, SL}{www.airport.lk}{Trainee Electronics Engineer}{May 2019 - Mar 2021}
	\end{rSubsectionSimpleX}

	\begin{rSubsectionSimpleX}{Arthur C Clarke Institute, SL}{www.accimt.ac.lk}{Trainee Electronics Engineer}{May 2019 - Mar 2021}
	\end{rSubsectionSimpleX}

	\begin{rSubsectionSimpleX}{Sri Lanka Telecom}{www.slt.lk}{Trainee Electronics Engineer}{May 2019 - Mar 2021}
	\end{rSubsectionSimpleX}


\end{rSection}

%----------------------------------------------------------------------------------------
%	PROJECTS
%----------------------------------------------------------------------------------------

\begin{rSection}{Projects}

	\textbf{ACCELR Alveo memory tester} \\
	Designed and developed a memory tester for Xilinx Alveo cards, that allows a user to verify that all on-board DDR memory is active and accessible via an AXI4 interface (both read and write). Next phase of the project will focus on memory performance testing. The Xilinx Vitis platform was utilized to generate templates for both the RTL kernels and OpenCL application. Subsequent to RTL development, a CocoTB testbench was utilized to verify the RTL kernels in isolation. System level tests were done using the Vitis \& Vivado platforms and the Xilinx simulator. The implemented design was then deployed and verified on an AWS F1 compute instance that houses a single Xilinx Alveo board. \href{https://github.com/accelr-net/alveo-memory-tester}{GitHub Repo}

	\textbf{Packet-based AXI4-Stream agent} \\
	Assisted in the implementation of a packet-based AXI4-Stream agent (non-UVM) and verification environment by leveraging the free Xilinx AXI4-stream VIP. \href{https://github.com/accelr-net/axis_fifo_unit_test}{GitHub Repo}

	\textbf{SLT data center CCTV} \\
	Implementation of a CCTV and video analytics system for the SLT (Sri Lanka Telecom) Pitipana data center with capabilities to track a visitor's movements through the entire facility via facial recognition technology.

	\textbf{Traffic monitoring system} \\
	Collaborated with SLT and Mobitel Sri Lanka, to implement a PoC traffic monitoring and traffic violation detection system for the Sri Lanka Police.

	\textbf{Police Link} \\
	Designed, implemented and deployed \emph{Police Link} which is a remote alerting system for banks. The system provides a panic button for the bank branch. Once pressed during an emergency will trigger a remote alarm located at the nearest police station via the GSM network. The system employes Atmel ATmega32 microconrollers and GSM modems and the entire system from hardware design and firmware design down to deployment and 2nd line support was handeled by me.

\end{rSection}

%----------------------------------------------------------------------------------------
%	RESEARCH
%----------------------------------------------------------------------------------------

%\begin{rSection}{Research}

	%Section content\ldots

%\end{rSection}

%----------------------------------------------------------------------------------------
%	PUBLICATIONS
%----------------------------------------------------------------------------------------

%\begin{rSection}{Publications}

	%Section content\ldots

%\end{rSection}

%----------------------------------------------------------------------------------------
%	PROFESSIONAL AFFILIATIONS
%----------------------------------------------------------------------------------------

\begin{rSection}{Professional Affiliations}

	\textbf{Institution of Engineers, Sri Lanka (IESL)} \hfill \textit{Since 2019} \\ 
	Status : Associate Member \\
	Membership No.: AM-25431

	% \textbf{IEEE} \hfill \textit{Since 20xx} \\ 
	% Status : Student Member \\
	% Membership No.: 93361695

\end{rSection}

%----------------------------------------------------------------------------------------
%	ACHIEVEMENTS
%----------------------------------------------------------------------------------------

\begin{rSection}{Achievement}

	\textbf{1\textsuperscript{st} place - Black Belt Male-Kumite event} \hfill \textit{2016} \\ 
	Gained 1\textsuperscript{st} place at the Black Belt Male-Kumite event organized by Kensho Karate International Sri Lanka Karate Do Federation (approved by the Ministry of Sports).

	\textbf{Best mini project for power electronics} \hfill \textit{2017} \\ 
	Best mini project for power electronics at the Department of Electrical and Electronics Engineering, South Eastern University, Sri Lanka.

	\textbf{Best student award - SMIDF} \hfill \textit{2009} \\ 
	Best student award for \emph{Computer Hardware} awarded by the SMIDF (Small \& Medium Industrial Development Foundation), Kururnegala.

\end{rSection}

%----------------------------------------------------------------------------------------
%	LEADERSHIP AND TEAMWORK
%----------------------------------------------------------------------------------------

%\begin{rSection}{RESEARCH}

	%Section content\ldots

%\end{rSection}

%----------------------------------------------------------------------------------------
%	EXTRA CURRICULAR ACTIVITIES
%----------------------------------------------------------------------------------------

% \begin{rSection}{Extra Curricular Activities}

% 	\textbf{Member of University Badminton team} \hfill \textit{2014 - 2018}

% 	\textbf{Member of University Taekwondo team} \hfill \textit{2014 - 2018}

% 	\textbf{Member of University Media club} \hfill \textit{2014 - 2018}

% \end{rSection}








%----------------------------------------------------------------------------------------
%	TECHNICAL STRENGTHS SECTION
%----------------------------------------------------------------------------------------

% \begin{rSection}{Technical Strengths}

% 	\begin{tabular}{@{} >{\bfseries}l @{\hspace{6ex}} l @{}}
% 		Computer Languages & Prolog, Haskell, AWK, Erlang, Scheme, ML \\
% 		Protocols \& APIs & XML, JSON, SOAP, REST \\
% 		Databases & MySQL, PostgreSQL, Microsoft SQL \\
% 		Tools & SVN, Vim, Emacs
% 	\end{tabular}

% \end{rSection}

%----------------------------------------------------------------------------------------
%	EXAMPLE SECTION
%----------------------------------------------------------------------------------------

%\begin{rSection}{Section Name}

	%Section content\ldots

%\end{rSection}

%----------------------------------------------------------------------------------------

\end{document}
