// Seed: 488726481
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output reg id_2
);
  always @(1 or posedge id_3) begin
    id_2 <= id_4;
  end
endmodule
