{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552045666472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552045666474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  8 08:47:46 2019 " "Processing started: Fri Mar  8 08:47:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552045666474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045666474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hexadecimal -c Hexadecimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hexadecimal -c Hexadecimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045666474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552045666699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552045666699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Hexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hexadecimal-rtl " "Found design unit 1: Hexadecimal-rtl" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552045676985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal " "Found entity 1: Hexadecimal" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552045676985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045676985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hexadecimal " "Elaborating entity \"Hexadecimal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552045677026 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Hexadecimal.vhd(27) " "VHDL Signal Declaration warning at Hexadecimal.vhd(27): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] Hexadecimal.vhd(79) " "Inferred latch for \"HEX2\[6\]\" at Hexadecimal.vhd(79)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] Hexadecimal.vhd(79) " "Inferred latch for \"HEX2\[5\]\" at Hexadecimal.vhd(79)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] Hexadecimal.vhd(79) " "Inferred latch for \"HEX2\[4\]\" at Hexadecimal.vhd(79)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] Hexadecimal.vhd(79) " "Inferred latch for \"HEX2\[3\]\" at Hexadecimal.vhd(79)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] Hexadecimal.vhd(79) " "Inferred latch for \"HEX2\[2\]\" at Hexadecimal.vhd(79)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] Hexadecimal.vhd(79) " "Inferred latch for \"HEX2\[1\]\" at Hexadecimal.vhd(79)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] Hexadecimal.vhd(79) " "Inferred latch for \"HEX2\[0\]\" at Hexadecimal.vhd(79)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Hexadecimal.vhd(62) " "Inferred latch for \"HEX1\[6\]\" at Hexadecimal.vhd(62)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Hexadecimal.vhd(62) " "Inferred latch for \"HEX1\[5\]\" at Hexadecimal.vhd(62)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Hexadecimal.vhd(62) " "Inferred latch for \"HEX1\[4\]\" at Hexadecimal.vhd(62)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Hexadecimal.vhd(62) " "Inferred latch for \"HEX1\[3\]\" at Hexadecimal.vhd(62)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Hexadecimal.vhd(62) " "Inferred latch for \"HEX1\[2\]\" at Hexadecimal.vhd(62)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Hexadecimal.vhd(62) " "Inferred latch for \"HEX1\[1\]\" at Hexadecimal.vhd(62)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Hexadecimal.vhd(62) " "Inferred latch for \"HEX1\[0\]\" at Hexadecimal.vhd(62)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Hexadecimal.vhd(45) " "Inferred latch for \"HEX0\[6\]\" at Hexadecimal.vhd(45)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Hexadecimal.vhd(45) " "Inferred latch for \"HEX0\[5\]\" at Hexadecimal.vhd(45)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Hexadecimal.vhd(45) " "Inferred latch for \"HEX0\[4\]\" at Hexadecimal.vhd(45)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Hexadecimal.vhd(45) " "Inferred latch for \"HEX0\[3\]\" at Hexadecimal.vhd(45)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Hexadecimal.vhd(45) " "Inferred latch for \"HEX0\[2\]\" at Hexadecimal.vhd(45)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Hexadecimal.vhd(45) " "Inferred latch for \"HEX0\[1\]\" at Hexadecimal.vhd(45)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Hexadecimal.vhd(45) " "Inferred latch for \"HEX0\[0\]\" at Hexadecimal.vhd(45)" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677028 "|Hexadecimal"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Hexadecimal.vhd" "" { Text "/home/borg/Z01.1-Insonia/Projetos/C-LogicaCombinacional/Quartus/Hexadecimal.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552045677413 "|Hexadecimal|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552045677413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552045677481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TopLevel 24 " "Ignored 24 assignments for entity \"TopLevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TopLevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TopLevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TopLevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552045677630 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552045677630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552045677707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552045677707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552045677733 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552045677733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552045677733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552045677733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552045677739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  8 08:47:57 2019 " "Processing ended: Fri Mar  8 08:47:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552045677739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552045677739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552045677739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552045677739 ""}
