lib_name: bag2_analog
cell_name: mux_bin_sel
pins: [ "VIN<1:0>", "S", "Sb", "VDD", "VSS", "VOUT" ]
instances:
  XMUX_BOT:
    lib_name: bag2_analog
    cell_name: mux_bin_core
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "MID<0>"
        num_bits: 1
      S:
        direction: input
        net_name: "net11"
        num_bits: 1
      Sb:
        direction: input
        net_name: "net10"
        num_bits: 1
      VIN<1:0>:
        direction: input
        net_name: "net15<0:1>"
        num_bits: 2
  XMUX_TOP:
    lib_name: bag2_analog
    cell_name: mux_bin_core
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "MID<1>"
        num_bits: 1
      S:
        direction: input
        net_name: "net14"
        num_bits: 1
      Sb:
        direction: input
        net_name: "net13"
        num_bits: 1
      VIN<1:0>:
        direction: input
        net_name: "net16<0:1>"
        num_bits: 2
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XMUX_OUT:
    lib_name: bag2_analog
    cell_name: mux_bin_unit
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT"
        num_bits: 1
      S:
        direction: input
        net_name: "net8"
        num_bits: 1
      Sb:
        direction: input
        net_name: "net7"
        num_bits: 1
      VIN<1:0>:
        direction: input
        net_name: "MID<1:0>"
        num_bits: 2
