HI ðŸ‘‹ðŸ‘‹ðŸ‘‹

<a>I'm Vo Quang Huy (aka Venus)</a>
<a>I'm a student majoring in Computer Engineering Technology at HCMUTE and I aspire to become an IC Design Engineer (specifically IC Design Verification Engineering).</a> 
<a>I find myself interested in Verilog/SystemVerilog, UVM, and some related technologies</a>

## ðŸ“Œ Pinned Projects

<div align="center">

<table>
  <tr>
    <td width="45%" valign="top">
      <div style="border:1px solid #444; border-radius:10px; padding:15px; background-color:#1c1c1c">
        <h3><a href="https://github.com/Venus-Lv5/UART_VIP_Verification" style="color:#58a6ff;">ðŸš‰ UART_VIP_Verification</a></h3>
        <p style="color:#ccc;">UART VIP Verification using UVM</p>
        <img src="https://img.shields.io/badge/SystemVerilog-lightgrey?style=flat-square" />
        <img src="https://img.shields.io/github/stars/your-username/UART_VIP_Verification?style=social" />
      </div>
    </td>

    <td width="45%" valign="top">
      <div style="border:1px solid #444; border-radius:10px; padding:15px; background-color:#1c1c1c">
        <h3><a href="https://github.com/Venus-Lv5/UART_VIP_Validate" style="color:#58a6ff;">ðŸ§ª UART_VIP_Validate</a></h3>
        <p style="color:#ccc;">Develop and validate UART VIP</p>
        <img src="https://img.shields.io/badge/SystemVerilog-lightgrey?style=flat-square" />
        <img src="https://img.shields.io/github/stars/your-username/UART_VIP_Validate?style=social" />
      </div>
    </td>
  </tr>
</table>

</div>


