#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 12 00:11:46 2019
# Process ID: 25737
# Current directory: /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1/design_1_wrapper.vdi
# Journal file: /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_matrix_pynqZ2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mklab/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_5/design_1_axi_smc_5.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_mul_matrix_0_7/design_1_mul_matrix_0_7.dcp' for cell 'design_1_i/mul_matrix_0'
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_7/design_1_processing_system7_0_7.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_4/design_1_rst_ps7_0_100M_4.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_7/design_1_processing_system7_0_7.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_7/design_1_processing_system7_0_7.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_4/design_1_rst_ps7_0_100M_4_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_4/design_1_rst_ps7_0_100M_4_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_4/design_1_rst_ps7_0_100M_4.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_4/design_1_rst_ps7_0_100M_4.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_5/bd_0/ip/ip_1/bd_ac03_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_5/bd_0/ip/ip_1/bd_ac03_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_5/bd_0/ip/ip_1/bd_ac03_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_5/bd_0/ip/ip_1/bd_ac03_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.941 ; gain = 0.000 ; free physical = 8869 ; free virtual = 139369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1968.941 ; gain = 533.371 ; free physical = 8869 ; free virtual = 139369
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1968.941 ; gain = 0.000 ; free physical = 8865 ; free virtual = 139365

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a20081fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2347.402 ; gain = 378.461 ; free physical = 8481 ; free virtual = 138981

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 60 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fa38ac92

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2464.340 ; gain = 0.000 ; free physical = 8370 ; free virtual = 138870
INFO: [Opt 31-389] Phase Retarget created 50 cells and removed 110 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b714d6b5

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2464.340 ; gain = 0.000 ; free physical = 8370 ; free virtual = 138870
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 286 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cef457aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2464.340 ; gain = 0.000 ; free physical = 8370 ; free virtual = 138870
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 761 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cef457aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2464.340 ; gain = 0.000 ; free physical = 8370 ; free virtual = 138870
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cef457aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2464.340 ; gain = 0.000 ; free physical = 8370 ; free virtual = 138870
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cef457aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2464.340 ; gain = 0.000 ; free physical = 8370 ; free virtual = 138870
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              50  |             110  |                                             15  |
|  Constant propagation         |              27  |             286  |                                             20  |
|  Sweep                        |               0  |             761  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2464.340 ; gain = 0.000 ; free physical = 8370 ; free virtual = 138870
Ending Logic Optimization Task | Checksum: 22e7c0661

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2464.340 ; gain = 0.000 ; free physical = 8369 ; free virtual = 138869

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.040 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 22e7c0661

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.184 ; gain = 0.000 ; free physical = 8355 ; free virtual = 138855
Ending Power Optimization Task | Checksum: 22e7c0661

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.184 ; gain = 200.844 ; free physical = 8362 ; free virtual = 138862

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22e7c0661

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.184 ; gain = 0.000 ; free physical = 8362 ; free virtual = 138862

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.184 ; gain = 0.000 ; free physical = 8362 ; free virtual = 138862
Ending Netlist Obfuscation Task | Checksum: 22e7c0661

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.184 ; gain = 0.000 ; free physical = 8362 ; free virtual = 138862
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.184 ; gain = 696.242 ; free physical = 8363 ; free virtual = 138863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.184 ; gain = 0.000 ; free physical = 8363 ; free virtual = 138863
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.184 ; gain = 0.000 ; free physical = 8356 ; free virtual = 138859
INFO: [Common 17-1381] The checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8353 ; free virtual = 138855
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16877e2d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8353 ; free virtual = 138855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8353 ; free virtual = 138855

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4beb5c83

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8346 ; free virtual = 138848

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dc274c48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8332 ; free virtual = 138834

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dc274c48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8332 ; free virtual = 138834
Phase 1 Placer Initialization | Checksum: dc274c48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8332 ; free virtual = 138834

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7cedcee1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8315 ; free virtual = 138817

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8307 ; free virtual = 138809

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 155fbc8c1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8307 ; free virtual = 138809
Phase 2.2 Global Placement Core | Checksum: dc23bfcc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8306 ; free virtual = 138809
Phase 2 Global Placement | Checksum: dc23bfcc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8307 ; free virtual = 138809

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f790299e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8308 ; free virtual = 138810

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ae38a783

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8307 ; free virtual = 138809

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11c119ea1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8307 ; free virtual = 138809

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15d1d2d79

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8307 ; free virtual = 138809

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1287796e5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8303 ; free virtual = 138806

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1170116c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8303 ; free virtual = 138806

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 109f62efc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8303 ; free virtual = 138806
Phase 3 Detail Placement | Checksum: 109f62efc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8303 ; free virtual = 138806

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bce5fcf4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bce5fcf4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8304 ; free virtual = 138806
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.674. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f2345e0d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8304 ; free virtual = 138806
Phase 4.1 Post Commit Optimization | Checksum: 1f2345e0d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8304 ; free virtual = 138806

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f2345e0d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8305 ; free virtual = 138807

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f2345e0d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8305 ; free virtual = 138807

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8305 ; free virtual = 138807
Phase 4.4 Final Placement Cleanup | Checksum: 18ebc597c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8305 ; free virtual = 138807
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ebc597c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8305 ; free virtual = 138807
Ending Placer Task | Checksum: aa11f772

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8305 ; free virtual = 138807
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8322 ; free virtual = 138825
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8322 ; free virtual = 138825
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8303 ; free virtual = 138816
INFO: [Common 17-1381] The checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8310 ; free virtual = 138815
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8319 ; free virtual = 138825
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7db3191f ConstDB: 0 ShapeSum: 2c5ede53 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fa667935

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8209 ; free virtual = 138715
Post Restoration Checksum: NetGraph: e894fb7 NumContArr: ebdd297e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fa667935

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8198 ; free virtual = 138704

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fa667935

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8163 ; free virtual = 138669

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fa667935

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8163 ; free virtual = 138669
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 129a50ec2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8152 ; free virtual = 138658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.720  | TNS=0.000  | WHS=-0.209 | THS=-116.215|

Phase 2 Router Initialization | Checksum: 11a4ef8cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8152 ; free virtual = 138658

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5509
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5509
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1994e68f6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8151 ; free virtual = 138656

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.484  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 863a8062

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.484  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1847e5f00

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654
Phase 4 Rip-up And Reroute | Checksum: 1847e5f00

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22dae269b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.484  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 22dae269b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22dae269b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654
Phase 5 Delay and Skew Optimization | Checksum: 22dae269b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14d034cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.484  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1448bdb4b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654
Phase 6 Post Hold Fix | Checksum: 1448bdb4b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.904111 %
  Global Horizontal Routing Utilization  = 1.14588 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b7c74ebc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138654

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b7c74ebc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138653

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dbd01572

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138653

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.484  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: dbd01572

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8148 ; free virtual = 138653
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8186 ; free virtual = 138692

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8186 ; free virtual = 138692
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8187 ; free virtual = 138692
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2745.223 ; gain = 0.000 ; free physical = 8161 ; free virtual = 138679
INFO: [Common 17-1381] The checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/mul_pynqZ2_module/mul_pynqZ2_module.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 00:12:44 2019...
