###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        86009   # Number of WRITE/WRITEP commands
num_reads_done                 =       552130   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       426546   # Number of read row buffer hits
num_read_cmds                  =       552130   # Number of READ/READP commands
num_writes_done                =        86028   # Number of read requests issued
num_write_row_hits             =        59048   # Number of write row buffer hits
num_act_cmds                   =       153097   # Number of ACT commands
num_pre_cmds                   =       153075   # Number of PRE commands
num_ondemand_pres              =       131472   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9230457   # Cyles of rank active rank.0
rank_active_cycles.1           =      8916002   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       769543   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1083998   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       592992   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7799   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4099   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8692   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1751   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          443   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          508   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          765   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          955   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          575   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19579   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           96   # Write cmd latency (cycles)
write_latency[40-59]           =          139   # Write cmd latency (cycles)
write_latency[60-79]           =          308   # Write cmd latency (cycles)
write_latency[80-99]           =          669   # Write cmd latency (cycles)
write_latency[100-119]         =         1194   # Write cmd latency (cycles)
write_latency[120-139]         =         2304   # Write cmd latency (cycles)
write_latency[140-159]         =         3094   # Write cmd latency (cycles)
write_latency[160-179]         =         3788   # Write cmd latency (cycles)
write_latency[180-199]         =         4206   # Write cmd latency (cycles)
write_latency[200-]            =        70208   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       230131   # Read request latency (cycles)
read_latency[40-59]            =        68970   # Read request latency (cycles)
read_latency[60-79]            =        79499   # Read request latency (cycles)
read_latency[80-99]            =        32800   # Read request latency (cycles)
read_latency[100-119]          =        23425   # Read request latency (cycles)
read_latency[120-139]          =        18386   # Read request latency (cycles)
read_latency[140-159]          =        11411   # Read request latency (cycles)
read_latency[160-179]          =         8645   # Read request latency (cycles)
read_latency[180-199]          =         6948   # Read request latency (cycles)
read_latency[200-]             =        71915   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.29357e+08   # Write energy
read_energy                    =  2.22619e+09   # Read energy
act_energy                     =  4.18873e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.69381e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.20319e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75981e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56359e+09   # Active standby energy rank.1
average_read_latency           =      110.705   # Average read request latency (cycles)
average_interarrival           =      15.6698   # Average request interarrival latency (cycles)
total_energy                   =  1.59922e+10   # Total energy (pJ)
average_power                  =      1599.22   # Average power (mW)
average_bandwidth              =      5.44561   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        95967   # Number of WRITE/WRITEP commands
num_reads_done                 =       600335   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       451888   # Number of read row buffer hits
num_read_cmds                  =       600334   # Number of READ/READP commands
num_writes_done                =        95967   # Number of read requests issued
num_write_row_hits             =        63804   # Number of write row buffer hits
num_act_cmds                   =       181410   # Number of ACT commands
num_pre_cmds                   =       181380   # Number of PRE commands
num_ondemand_pres              =       159348   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9078629   # Cyles of rank active rank.0
rank_active_cycles.1           =      9060353   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       921371   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       939647   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       652492   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6645   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4088   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8938   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1371   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          419   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          512   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          762   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          946   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          591   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19538   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           86   # Write cmd latency (cycles)
write_latency[40-59]           =           88   # Write cmd latency (cycles)
write_latency[60-79]           =          204   # Write cmd latency (cycles)
write_latency[80-99]           =          418   # Write cmd latency (cycles)
write_latency[100-119]         =          857   # Write cmd latency (cycles)
write_latency[120-139]         =         1573   # Write cmd latency (cycles)
write_latency[140-159]         =         2327   # Write cmd latency (cycles)
write_latency[160-179]         =         3194   # Write cmd latency (cycles)
write_latency[180-199]         =         3937   # Write cmd latency (cycles)
write_latency[200-]            =        83281   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       226225   # Read request latency (cycles)
read_latency[40-59]            =        71363   # Read request latency (cycles)
read_latency[60-79]            =        85409   # Read request latency (cycles)
read_latency[80-99]            =        37704   # Read request latency (cycles)
read_latency[100-119]          =        27331   # Read request latency (cycles)
read_latency[120-139]          =        22339   # Read request latency (cycles)
read_latency[140-159]          =        14502   # Read request latency (cycles)
read_latency[160-179]          =        10864   # Read request latency (cycles)
read_latency[180-199]          =         8788   # Read request latency (cycles)
read_latency[200-]             =        95809   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.79067e+08   # Write energy
read_energy                    =  2.42055e+09   # Read energy
act_energy                     =  4.96338e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.42258e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.51031e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66506e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65366e+09   # Active standby energy rank.1
average_read_latency           =      133.395   # Average read request latency (cycles)
average_interarrival           =      14.3613   # Average request interarrival latency (cycles)
total_energy                   =  1.63126e+10   # Total energy (pJ)
average_power                  =      1631.26   # Average power (mW)
average_bandwidth              =      5.94178   # Average bandwidth
