component mock is
    Port (
           A : out STD_LOGIC_VECTOR(3 downto 0);
           B : in STD_LOGIC;
           C : out STD_LOGIC;
           D : in STD_LOGIC_VECTOR(7 downto 0)
        );
end component;