{"vcs1":{"timestamp_begin":1729477623.941658492, "rt":1.68, "ut":0.27, "st":0.27}}
{"vcselab":{"timestamp_begin":1729477625.710049149, "rt":1.64, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1729477627.421838043, "rt":0.34, "ut":0.18, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729477623.336293377}
{"VCS_COMP_START_TIME": 1729477623.336293377}
{"VCS_COMP_END_TIME": 1729477629.347912355}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329284}}
{"stitch_vcselab": {"peak_mem": 215124}}
