<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_axis_data_fifo_0_0_synth_1" LaunchDir="/ectf/pl/proj/test/test.runs/system_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_dma_0_0_synth_1" LaunchDir="/ectf/pl/proj/test/test.runs/system_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_fifo_count_axi_gpio_0_0_synth_1" LaunchDir="/ectf/pl/proj/test/test.runs/system_fifo_count_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axis_data_fifo_1_0_synth_1" LaunchDir="/ectf/pl/proj/test/test.runs/system_axis_data_fifo_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axis_dwidth_converter_0_0_synth_1" LaunchDir="/ectf/pl/proj/test/test.runs/system_axis_dwidth_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/ectf/pl/proj/test/test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="system_axi_dma_0_0_synth_1"/>
		<Parent Id="system_fifo_count_axi_gpio_0_0_synth_1"/>
		<Parent Id="system_axis_data_fifo_1_0_synth_1"/>
		<Parent Id="system_axis_dwidth_converter_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/ectf/pl/proj/test/test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="system_axi_dma_0_0_synth_1"/>
		<Parent Id="system_fifo_count_axi_gpio_0_0_synth_1"/>
		<Parent Id="system_axis_data_fifo_1_0_synth_1"/>
		<Parent Id="system_axis_dwidth_converter_0_0_synth_1"/>
	</Run>
</Runs>

