Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 23:02:45 2023
| Host         : taipei running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/soc/timing.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (64)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: mprj_fir/axi_current_state_reg[0]/Q (HIGH)

mprj_fir/axi_next_state_reg[0]/G
mprj_fir/axi_next_state_reg[1]/G

 There are 2 register/latch pins with no clock driven by root clock pin: mprj_fir/axi_current_state_reg[1]/Q (HIGH)

mprj_fir/axi_next_state_reg[0]/G
mprj_fir/axi_next_state_reg[1]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

mprj_fir/axi_next_state_reg[0]/D
mprj_fir/axi_next_state_reg[1]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

io_out[0]
io_out[1]
io_out[2]
io_out[3]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.554        0.000                      0                  897        0.104        0.000                      0                  897        3.750        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.554        0.000                      0                  897        0.104        0.000                      0                  897        3.750        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 7.849ns (84.021%)  route 1.493ns (15.979%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj_fir/cal_result1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj_fir/cal_result1_carry_n_0
                                                                      r  mprj_fir/cal_result1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  mprj_fir/cal_result1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    mprj_fir/cal_result1_carry__0_n_0
                                                                      r  mprj_fir/cal_result1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  mprj_fir/cal_result1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    mprj_fir/cal_result1_carry__1_n_4
                                                                      r  mprj_fir/cal_result0_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  mprj_fir/cal_result0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    mprj_fir/cal_result0_carry__5_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  mprj_fir/cal_result0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    mprj_fir/cal_result0_carry__5_n_0
                                                                      r  mprj_fir/cal_result0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.798 r  mprj_fir/cal_result0_carry__6/O[1]
                         net (fo=1, unplaced)         0.000    11.798    mprj_fir/cal_result0_carry__6_n_6
                         FDRE                                         r  mprj_fir/cal_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 7.843ns (84.011%)  route 1.493ns (15.989%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj_fir/cal_result1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj_fir/cal_result1_carry_n_0
                                                                      r  mprj_fir/cal_result1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  mprj_fir/cal_result1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    mprj_fir/cal_result1_carry__0_n_0
                                                                      r  mprj_fir/cal_result1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  mprj_fir/cal_result1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    mprj_fir/cal_result1_carry__1_n_4
                                                                      r  mprj_fir/cal_result0_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  mprj_fir/cal_result0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    mprj_fir/cal_result0_carry__5_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  mprj_fir/cal_result0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    mprj_fir/cal_result0_carry__5_n_0
                                                                      r  mprj_fir/cal_result0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.792 r  mprj_fir/cal_result0_carry__6/O[3]
                         net (fo=1, unplaced)         0.000    11.792    mprj_fir/cal_result0_carry__6_n_4
                         FDRE                                         r  mprj_fir/cal_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 7.768ns (83.881%)  route 1.493ns (16.119%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj_fir/cal_result1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj_fir/cal_result1_carry_n_0
                                                                      r  mprj_fir/cal_result1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  mprj_fir/cal_result1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    mprj_fir/cal_result1_carry__0_n_0
                                                                      r  mprj_fir/cal_result1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  mprj_fir/cal_result1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    mprj_fir/cal_result1_carry__1_n_4
                                                                      r  mprj_fir/cal_result0_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  mprj_fir/cal_result0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    mprj_fir/cal_result0_carry__5_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  mprj_fir/cal_result0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    mprj_fir/cal_result0_carry__5_n_0
                                                                      r  mprj_fir/cal_result0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.717 r  mprj_fir/cal_result0_carry__6/O[2]
                         net (fo=1, unplaced)         0.000    11.717    mprj_fir/cal_result0_carry__6_n_5
                         FDRE                                         r  mprj_fir/cal_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 7.744ns (83.839%)  route 1.493ns (16.161%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj_fir/cal_result1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj_fir/cal_result1_carry_n_0
                                                                      r  mprj_fir/cal_result1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  mprj_fir/cal_result1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    mprj_fir/cal_result1_carry__0_n_0
                                                                      r  mprj_fir/cal_result1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  mprj_fir/cal_result1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    mprj_fir/cal_result1_carry__1_n_4
                                                                      r  mprj_fir/cal_result0_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  mprj_fir/cal_result0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    mprj_fir/cal_result0_carry__5_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  mprj_fir/cal_result0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    mprj_fir/cal_result0_carry__5_n_0
                                                                      r  mprj_fir/cal_result0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.693 r  mprj_fir/cal_result0_carry__6/O[0]
                         net (fo=1, unplaced)         0.000    11.693    mprj_fir/cal_result0_carry__6_n_7
                         FDRE                                         r  mprj_fir/cal_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 7.732ns (83.818%)  route 1.493ns (16.182%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj_fir/cal_result1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj_fir/cal_result1_carry_n_0
                                                                      r  mprj_fir/cal_result1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  mprj_fir/cal_result1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    mprj_fir/cal_result1_carry__0_n_4
                                                                      r  mprj_fir/cal_result0_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  mprj_fir/cal_result0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    mprj_fir/cal_result0_carry__4_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mprj_fir/cal_result0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    mprj_fir/cal_result0_carry__4_n_0
                                                                      r  mprj_fir/cal_result0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.681 r  mprj_fir/cal_result0_carry__5/O[1]
                         net (fo=1, unplaced)         0.000    11.681    mprj_fir/cal_result0_carry__5_n_6
                         FDRE                                         r  mprj_fir/cal_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 7.726ns (83.808%)  route 1.493ns (16.192%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj_fir/cal_result1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj_fir/cal_result1_carry_n_0
                                                                      r  mprj_fir/cal_result1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  mprj_fir/cal_result1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    mprj_fir/cal_result1_carry__0_n_4
                                                                      r  mprj_fir/cal_result0_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  mprj_fir/cal_result0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    mprj_fir/cal_result0_carry__4_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mprj_fir/cal_result0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    mprj_fir/cal_result0_carry__4_n_0
                                                                      r  mprj_fir/cal_result0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.675 r  mprj_fir/cal_result0_carry__5/O[3]
                         net (fo=1, unplaced)         0.000    11.675    mprj_fir/cal_result0_carry__5_n_4
                         FDRE                                         r  mprj_fir/cal_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[27]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 7.651ns (83.675%)  route 1.493ns (16.325%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj_fir/cal_result1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj_fir/cal_result1_carry_n_0
                                                                      r  mprj_fir/cal_result1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  mprj_fir/cal_result1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    mprj_fir/cal_result1_carry__0_n_4
                                                                      r  mprj_fir/cal_result0_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  mprj_fir/cal_result0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    mprj_fir/cal_result0_carry__4_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mprj_fir/cal_result0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    mprj_fir/cal_result0_carry__4_n_0
                                                                      r  mprj_fir/cal_result0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.600 r  mprj_fir/cal_result0_carry__5/O[2]
                         net (fo=1, unplaced)         0.000    11.600    mprj_fir/cal_result0_carry__5_n_5
                         FDRE                                         r  mprj_fir/cal_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[26]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 7.627ns (83.632%)  route 1.493ns (16.368%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  mprj_fir/cal_result1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    mprj_fir/cal_result1_carry_n_0
                                                                      r  mprj_fir/cal_result1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  mprj_fir/cal_result1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    mprj_fir/cal_result1_carry__0_n_4
                                                                      r  mprj_fir/cal_result0_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  mprj_fir/cal_result0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    mprj_fir/cal_result0_carry__4_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mprj_fir/cal_result0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    mprj_fir/cal_result0_carry__4_n_0
                                                                      r  mprj_fir/cal_result0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.576 r  mprj_fir/cal_result0_carry__5/O[0]
                         net (fo=1, unplaced)         0.000    11.576    mprj_fir/cal_result0_carry__5_n_7
                         FDRE                                         r  mprj_fir/cal_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[24]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 7.511ns (83.505%)  route 1.484ns (16.495%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  mprj_fir/cal_result1_carry/O[3]
                         net (fo=2, unplaced)         0.629    10.431    mprj_fir/cal_result1_carry_n_4
                                                                      r  mprj_fir/cal_result0_carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.738 r  mprj_fir/cal_result0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.738    mprj_fir/cal_result0_carry__3_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  mprj_fir/cal_result0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.114    mprj_fir/cal_result0_carry__3_n_0
                                                                      r  mprj_fir/cal_result0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.451 r  mprj_fir/cal_result0_carry__4/O[1]
                         net (fo=1, unplaced)         0.000    11.451    mprj_fir/cal_result0_carry__4_n_6
                         FDRE                                         r  mprj_fir/cal_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[21]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[21]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 mprj_fir/cal_result1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/cal_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 7.505ns (83.494%)  route 1.484ns (16.506%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  mprj_fir/cal_result1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    mprj_fir/cal_result1__0_n_106
                                                                      r  mprj_fir/cal_result1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  mprj_fir/cal_result1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    mprj_fir/cal_result1__1_n_105
                                                                      r  mprj_fir/cal_result1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  mprj_fir/cal_result1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    mprj_fir/cal_result1_carry_i_3_n_0
                                                                      r  mprj_fir/cal_result1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  mprj_fir/cal_result1_carry/O[3]
                         net (fo=2, unplaced)         0.629    10.431    mprj_fir/cal_result1_carry_n_4
                                                                      r  mprj_fir/cal_result0_carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.738 r  mprj_fir/cal_result0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.738    mprj_fir/cal_result0_carry__3_i_1_n_0
                                                                      r  mprj_fir/cal_result0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  mprj_fir/cal_result0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.114    mprj_fir/cal_result0_carry__3_n_0
                                                                      r  mprj_fir/cal_result0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  mprj_fir/cal_result0_carry__4/O[3]
                         net (fo=1, unplaced)         0.000    11.445    mprj_fir/cal_result0_carry__4_n_4
                         FDRE                                         r  mprj_fir/cal_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439    12.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/cal_result_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    mprj_fir/cal_result_reg[23]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_0_0/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_0_0/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_10_10/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_10_10/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_10_10/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_10_10/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_11_11/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_11_11/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_11_11/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_11_11/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_12_12/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_12_12/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_12_12/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_12_12/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_13_13/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_13_13/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_13_13/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_13_13/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_14_14/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_14_14/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_14_14/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_14_14/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_15_15/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_15_15/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_15_15/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_15_15/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_16_16/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_16_16/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_16_16/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_16_16/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_17_17/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_17_17/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_17_17/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_17_17/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mprj_fir/data_address_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_18_18/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.147ns (33.736%)  route 0.289ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/data_address_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_fir/data_address_pointer_reg[5]/Q
                         net (fo=34, unplaced)        0.289     1.113    data_RAM/RAM_reg_0_15_18_18/A3
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_18_18/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    data_RAM/RAM_reg_0_15_18_18/WCLK
                         RAMS32                                       r  data_RAM/RAM_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.010    data_RAM/RAM_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                mprj_bram/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                mprj_bram/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                mprj_axi_converter/axi_r_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                mprj_axi_converter/axi_w_done_reg/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_axi_converter/wbs_adr_i[21]
                                                                      f  mprj_axi_converter/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_axi_converter/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.620    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.978ns (60.097%)  route 2.641ns (39.903%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.492     2.387    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/read_data[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.511 f  mprj_axi_converter/read_data[31]_i_1/O
                         net (fo=108, unplaced)       0.550     3.061    mprj_bram/user_bram/wbs_dat_o[0]
                                                                      f  mprj_bram/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  mprj_bram/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.985    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.620 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.620    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            mprj_fir/axi_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      f  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    mprj_fir/wbs_adr_i_IBUF[6]
                                                                      f  mprj_fir/axi_next_state_reg[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  mprj_fir/axi_next_state_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    mprj_fir/axi_next_state_reg[0]_i_1_n_0
                         LDCE                                         r  mprj_fir/axi_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            mprj_fir/axi_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=86, unplaced)        0.337     0.538    mprj_fir/wbs_adr_i_IBUF[7]
                                                                      r  mprj_fir/axi_next_state_reg[1]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  mprj_fir/axi_next_state_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    mprj_fir/axi_next_state_reg[1]_i_1_n_0
                         LDCE                                         r  mprj_fir/axi_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[0]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[10]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[11]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[12]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[13]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[14]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[15]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[16]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[17]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_bram/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.584     2.456    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     4.910 r  mprj_bram/user_bram/RAM_reg/DOBDO[18]
                         net (fo=1, unplaced)         0.800     5.710    mprj_bram/user_bram/user_project_bram_dat[18]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  mprj_bram/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj_fir/axi_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/axi_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.245ns (51.608%)  route 0.230ns (48.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/axi_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  mprj_fir/axi_current_state_reg[0]/Q
                         net (fo=38, unplaced)        0.230     1.054    mprj_fir/axi_current_state[0]
                                                                      f  mprj_fir/axi_next_state_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.152 r  mprj_fir/axi_next_state_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.152    mprj_fir/axi_next_state_reg[1]_i_1_n_0
                         LDCE                                         r  mprj_fir/axi_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_axi_converter/axi_r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj_fir/axi_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.245ns (45.436%)  route 0.294ns (54.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_axi_converter/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_axi_converter/axi_r_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  mprj_axi_converter/axi_r_done_reg/Q
                         net (fo=6, unplaced)         0.294     1.119    mprj_fir/axi_r_done
                                                                      f  mprj_fir/axi_next_state_reg[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.217 r  mprj_fir/axi_next_state_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.217    mprj_fir/axi_next_state_reg[0]_i_1_n_0
                         LDCE                                         r  mprj_fir/axi_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count_reg[0]/Q
                         net (fo=6, unplaced)         0.337     1.162    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count_reg[1]/Q
                         net (fo=6, unplaced)         0.337     1.162    io_out_OBUF[1]
                                                                      r  io_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[1]
                                                                      r  io_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count_reg[2]/Q
                         net (fo=6, unplaced)         0.337     1.162    io_out_OBUF[2]
                                                                      r  io_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[2]
                                                                      r  io_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count_reg[3]/Q
                         net (fo=5, unplaced)         0.337     1.162    io_out_OBUF[3]
                                                                      r  io_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[3]
                                                                      r  io_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.396ns (68.978%)  route 0.628ns (31.022%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ready_reg/Q
                         net (fo=4, unplaced)         0.291     1.115    mprj_axi_converter/ready
                                                                      r  mprj_axi_converter/wbs_ack_o_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.098     1.213 r  mprj_axi_converter/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.550    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.702 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.702    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_axi_converter/read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_axi_converter/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_axi_converter/read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_axi_converter/read_data_reg[0]/Q
                         net (fo=1, unplaced)         0.312     1.137    mprj_bram/user_bram/Q[0]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  mprj_bram/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_axi_converter/read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_axi_converter/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_axi_converter/read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_axi_converter/read_data_reg[10]/Q
                         net (fo=1, unplaced)         0.312     1.137    mprj_bram/user_bram/Q[10]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  mprj_bram/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_axi_converter/read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.114     0.678    mprj_axi_converter/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_axi_converter/read_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj_axi_converter/read_data_reg[11]/Q
                         net (fo=1, unplaced)         0.312     1.137    mprj_bram/user_bram/Q[11]
                                                                      r  mprj_bram/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  mprj_bram/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           799 Endpoints
Min Delay           799 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_0_0/A1
                                                                      r  tap_RAM/RAM_reg_0_15_0_0/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_0_0/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[0]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_10_10/A1
                                                                      r  tap_RAM/RAM_reg_0_15_10_10/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_10_10/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[10]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_11_11/A1
                                                                      r  tap_RAM/RAM_reg_0_15_11_11/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_11_11/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[11]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_12_12/A1
                                                                      r  tap_RAM/RAM_reg_0_15_12_12/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_12_12/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[12]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_13_13/A1
                                                                      r  tap_RAM/RAM_reg_0_15_13_13/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_13_13/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[13]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_14_14/A1
                                                                      r  tap_RAM/RAM_reg_0_15_14_14/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_14_14/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[14]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_15_15/A1
                                                                      r  tap_RAM/RAM_reg_0_15_15_15/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_15_15/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[15]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_16_16/A1
                                                                      r  tap_RAM/RAM_reg_0_15_16_16/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_16_16/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[16]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_1_1/A1
                                                                      r  tap_RAM/RAM_reg_0_15_1_1/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_1_1/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[1]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            mprj_fir/cal_result1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.625ns (28.418%)  route 4.092ns (71.582%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj_fir/wbs_adr_i_IBUF[14]
                                                                      f  mprj_fir/RAM_reg_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj_fir/RAM_reg_i_16/O
                         net (fo=10, unplaced)        0.945     2.840    mprj_axi_converter/read_data_reg[31]_0
                                                                      f  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  mprj_axi_converter/RAM_reg_0_15_0_0_i_1/O
                         net (fo=36, unplaced)        0.523     3.487    mprj_fir/tap_WE
                                                                      r  mprj_fir/RAM_reg_0_15_0_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.611 r  mprj_fir/RAM_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     4.636    tap_RAM/RAM_reg_0_15_2_2/A1
                                                                      r  tap_RAM/RAM_reg_0_15_2_2/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.917 r  tap_RAM/RAM_reg_0_15_2_2/SP/O
                         net (fo=3, unplaced)         0.800     5.717    mprj_fir/cal_result1__1_0[2]
                         DSP48E1                                      r  mprj_fir/cal_result1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.439     2.128    mprj_fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  mprj_fir/cal_result1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj_fir/axi_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mprj_fir/axi_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj_fir/axi_next_state_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mprj_fir/axi_next_state_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    mprj_fir/axi_next_state[0]
                         FDRE                                         r  mprj_fir/axi_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/axi_current_state_reg[0]/C

Slack:                    inf
  Source:                 mprj_fir/axi_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mprj_fir/axi_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj_fir/axi_next_state_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mprj_fir/axi_next_state_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    mprj_fir/axi_next_state[1]
                         FDRE                                         r  mprj_fir/axi_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    mprj_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj_fir/axi_current_state_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=147, unplaced)       0.337     0.538    io_oeb_OBUF[0]
                         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            mprj_bram/user_bram/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      r  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    mprj_bram/user_bram/wbs_adr_i_IBUF[5]
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            mprj_bram/user_bram/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      r  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    mprj_bram/user_bram/wbs_adr_i_IBUF[6]
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            mprj_bram/user_bram/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=86, unplaced)        0.337     0.538    mprj_bram/user_bram/wbs_adr_i_IBUF[7]
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            mprj_bram/user_bram/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj_bram/user_bram/wbs_adr_i_IBUF[8]
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=314, unplaced)       0.259     1.032    mprj_bram/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj_bram/user_bram/RAM_reg/CLKARDCLK





