vendor_name = ModelSim
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/3to8Decoder/Testbench.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/3to8Decoder/Gates.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/3to8Decoder/DUT.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/3to8Decoder/Decoder2to4.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/3to8Decoder/Decoder3to8.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/3to8Decoder/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[3]~I\, input_vector[3], DUT, 1
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \add_instance|I0toI3|Y_0and|Y~0\, add_instance|I0toI3|Y_0and|Y~0, DUT, 1
instance = comp, \add_instance|I0toI3|Y_1and|Y~0\, add_instance|I0toI3|Y_1and|Y~0, DUT, 1
instance = comp, \add_instance|I0toI3|Y_2and|Y~0\, add_instance|I0toI3|Y_2and|Y~0, DUT, 1
instance = comp, \add_instance|I0toI3|Y_3and|Y~0\, add_instance|I0toI3|Y_3and|Y~0, DUT, 1
instance = comp, \add_instance|I4toI7|Y_0and|Y~0\, add_instance|I4toI7|Y_0and|Y~0, DUT, 1
instance = comp, \add_instance|I4toI7|Y_1and|Y~0\, add_instance|I4toI7|Y_1and|Y~0, DUT, 1
instance = comp, \add_instance|I4toI7|Y_2and|Y~0\, add_instance|I4toI7|Y_2and|Y~0, DUT, 1
instance = comp, \add_instance|I4toI7|Y_3and|Y~0\, add_instance|I4toI7|Y_3and|Y~0, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
instance = comp, \output_vector[2]~I\, output_vector[2], DUT, 1
instance = comp, \output_vector[3]~I\, output_vector[3], DUT, 1
instance = comp, \output_vector[4]~I\, output_vector[4], DUT, 1
instance = comp, \output_vector[5]~I\, output_vector[5], DUT, 1
instance = comp, \output_vector[6]~I\, output_vector[6], DUT, 1
instance = comp, \output_vector[7]~I\, output_vector[7], DUT, 1
