// Seed: 2731360460
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_1 = id_2;
  end
  assign id_4 = (1'b0) == id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    inout  tri   id_1,
    input  tri0  id_2,
    input  tri0  id_3
);
  tri id_5;
  id_6 :
  assert property (@(posedge 1 < 1) 1)
  else $display({id_6 ? id_3 : id_1 == id_2, 1}, id_5 == id_2, 1, 1, {1'b0{id_1}});
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
