<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2022.1.0.10</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</p>
        <p>Date: Tue May  9 22:23:49 2023
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>Top</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPF300TS_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_ht, slow_lv_lt, fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>5.000</td>
                <td>200.000</td>
                <td>0.249</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>181.667</td>
                <td>5.505</td>
                <td>-4.028</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</td>
                <td>6.250</td>
                <td>160.000</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h2>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:CLK</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</td>
                <td>4.552</td>
                <td>0.249</td>
                <td>11.246</td>
                <td>11.495</td>
                <td>0.000</td>
                <td>4.616</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:D</td>
                <td>4.506</td>
                <td>0.300</td>
                <td>11.199</td>
                <td>11.499</td>
                <td>0.000</td>
                <td>4.565</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Controler_0/Communication_CMD_MUX_0/state_reg[0]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:D</td>
                <td>4.482</td>
                <td>0.314</td>
                <td>11.185</td>
                <td>11.499</td>
                <td>0.000</td>
                <td>4.551</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect:CLK</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</td>
                <td>4.466</td>
                <td>0.335</td>
                <td>11.160</td>
                <td>11.495</td>
                <td>0.000</td>
                <td>4.530</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect:CLK</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</td>
                <td>4.406</td>
                <td>0.395</td>
                <td>11.100</td>
                <td>11.495</td>
                <td>0.000</td>
                <td>4.470</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.495</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.246</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.249</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.358</td>
                <td>4.551</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.608</td>
                <td>5.159</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.161</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.281</td>
                <td>5.442</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.557</td>
                <td>5.999</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.083</td>
                <td>683</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.611</td>
                <td>6.694</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.217</td>
                <td>6.911</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[1]:B</td>
                <td>net</td>
                <td>Data_Block_0/Input_Data_Part_0_TRG_Detect_Vector[0]</td>
                <td/>
                <td>+</td>
                <td>0.478</td>
                <td>7.389</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.161</td>
                <td>7.550</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:B</td>
                <td>net</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/N_157</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>7.617</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.146</td>
                <td>7.763</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:C</td>
                <td>net</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_Z[2]</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>7.890</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.146</td>
                <td>8.036</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:C</td>
                <td>net</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Edge_Location_i_0[3]</td>
                <td/>
                <td>+</td>
                <td>0.555</td>
                <td>8.591</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.182</td>
                <td>8.773</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[0]</td>
                <td>net</td>
                <td>NET_CC_CONFIG233</td>
                <td/>
                <td>+</td>
                <td>0.017</td>
                <td>8.790</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[5]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.494</td>
                <td>9.284</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG256</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.284</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.072</td>
                <td>9.356</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:A</td>
                <td>net</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_3[4]</td>
                <td/>
                <td>+</td>
                <td>0.590</td>
                <td>9.946</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.061</td>
                <td>10.007</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[4]</td>
                <td>net</td>
                <td>NET_CC_CONFIG1646</td>
                <td/>
                <td>+</td>
                <td>0.018</td>
                <td>10.025</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.430</td>
                <td>10.455</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO1628</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.455</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.145</td>
                <td>10.600</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CI</td>
                <td>net</td>
                <td>CI_TO_CO1629</td>
                <td/>
                <td>+</td>
                <td>0.020</td>
                <td>10.620</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[8]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.245</td>
                <td>10.865</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG1761</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.865</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.051</td>
                <td>10.916</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa:A</td>
                <td>net</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/internal_enable_reset7</td>
                <td/>
                <td>+</td>
                <td>0.237</td>
                <td>11.153</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.067</td>
                <td>11.220</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</td>
                <td>net</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.026</td>
                <td>11.246</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.246</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>5.000</td>
                <td>5.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>8.532</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.306</td>
                <td>8.838</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.483</td>
                <td>9.321</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>9.323</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.245</td>
                <td>9.568</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.478</td>
                <td>10.046</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>10.119</td>
                <td>683</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.547</td>
                <td>10.666</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.964</td>
                <td>11.630</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>11.495</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>11.495</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.495</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>ADC_sdio</td>
                <td>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</td>
                <td>2.081</td>
                <td/>
                <td>2.081</td>
                <td/>
                <td>0.000</td>
                <td>-1.578</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: ADC_sdio</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.081</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ADC_sdio</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>1.173</td>
                <td>1.173</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOBI:YIN</td>
                <td>net</td>
                <td>ADC_sdio_iobuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>1.173</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOBI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOBI_IB_OB_EB</td>
                <td>+</td>
                <td>0.157</td>
                <td>1.330</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</td>
                <td>net</td>
                <td>ADC_sdio_in</td>
                <td/>
                <td>+</td>
                <td>0.751</td>
                <td>2.081</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.081</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.273</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.199</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.354</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.144</td>
                <td>N/C</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.307</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.044</td>
                <td>N/C</td>
                <td>753</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/rx_data_buffer[0]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.336</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Controler_0/ADI_SPI_0/sdio_cl:CLK</td>
                <td>ADC_sdio</td>
                <td>8.120</td>
                <td/>
                <td>14.541</td>
                <td/>
                <td>14.541</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Controler_0/System_Controler_0/SYS_Main_Reset_N:CLK</td>
                <td>DBGport_2</td>
                <td>6.685</td>
                <td/>
                <td>13.391</td>
                <td/>
                <td>13.391</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Controler_0/ADI_SPI_0/sdio_1:CLK</td>
                <td>ADC_sdio</td>
                <td>5.664</td>
                <td/>
                <td>12.371</td>
                <td/>
                <td>12.371</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Controler_0/ADI_SPI_0/sclk:CLK</td>
                <td>DBGport_6</td>
                <td>5.170</td>
                <td/>
                <td>11.877</td>
                <td/>
                <td>11.877</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Controler_0/ADI_SPI_0/ss_n:CLK</td>
                <td>DBGport_7</td>
                <td>5.147</td>
                <td/>
                <td>11.854</td>
                <td/>
                <td>11.854</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Controler_0/ADI_SPI_0/sdio_cl:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: ADC_sdio</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>14.541</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.009</td>
                <td>4.009</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.327</td>
                <td>4.336</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.620</td>
                <td>4.956</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>4.958</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.248</td>
                <td>5.206</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.521</td>
                <td>5.727</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.076</td>
                <td>5.803</td>
                <td>753</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/sdio_cl:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.618</td>
                <td>6.421</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/sdio_cl:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.226</td>
                <td>6.647</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOBI:E</td>
                <td>net</td>
                <td>sdio_cl</td>
                <td/>
                <td>+</td>
                <td>1.164</td>
                <td>7.811</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOBI:EOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOBI_IB_OB_EB</td>
                <td>+</td>
                <td>0.227</td>
                <td>8.038</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOPAD:E</td>
                <td>net</td>
                <td>ADC_sdio_iobuf/EOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.038</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>6.503</td>
                <td>14.541</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.541</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.373</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ADC_sdio</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn</td>
                <td>2.793</td>
                <td>1.668</td>
                <td>9.507</td>
                <td>11.175</td>
                <td>0.241</td>
                <td>3.197</td>
                <td>0.163</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]:ALn</td>
                <td>2.793</td>
                <td>1.668</td>
                <td>9.507</td>
                <td>11.175</td>
                <td>0.241</td>
                <td>3.197</td>
                <td>0.163</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]:ALn</td>
                <td>2.792</td>
                <td>1.669</td>
                <td>9.506</td>
                <td>11.175</td>
                <td>0.241</td>
                <td>3.196</td>
                <td>0.163</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]:ALn</td>
                <td>2.792</td>
                <td>1.669</td>
                <td>9.506</td>
                <td>11.175</td>
                <td>0.241</td>
                <td>3.196</td>
                <td>0.163</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]:ALn</td>
                <td>2.792</td>
                <td>1.669</td>
                <td>9.506</td>
                <td>11.175</td>
                <td>0.241</td>
                <td>3.196</td>
                <td>0.163</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.175</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.507</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.668</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.358</td>
                <td>4.551</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.608</td>
                <td>5.159</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.161</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.281</td>
                <td>5.442</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>5.996</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.080</td>
                <td>753</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.634</td>
                <td>6.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.217</td>
                <td>6.931</td>
                <td>1267</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn</td>
                <td>net</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</td>
                <td/>
                <td>+</td>
                <td>2.576</td>
                <td>9.507</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.507</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>5.000</td>
                <td>5.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>8.532</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.306</td>
                <td>8.838</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.483</td>
                <td>9.321</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>9.323</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.245</td>
                <td>9.568</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.478</td>
                <td>10.046</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>10.119</td>
                <td>683</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.552</td>
                <td>10.671</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.880</td>
                <td>11.551</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>11.416</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.241</td>
                <td>11.175</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.175</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h2>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK</td>
                <td>UART_Protocol_0/mko_0/counter[24]:D</td>
                <td>4.230</td>
                <td>172.708</td>
                <td>10.944</td>
                <td>183.652</td>
                <td>0.000</td>
                <td>4.417</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:CLK</td>
                <td>UART_Protocol_0/mko_0/counter[24]:D</td>
                <td>4.225</td>
                <td>172.711</td>
                <td>10.941</td>
                <td>183.652</td>
                <td>0.000</td>
                <td>4.414</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK</td>
                <td>UART_Protocol_0/mko_0/counter[23]:D</td>
                <td>4.183</td>
                <td>172.755</td>
                <td>10.897</td>
                <td>183.652</td>
                <td>0.000</td>
                <td>4.370</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:CLK</td>
                <td>UART_Protocol_0/mko_0/counter[23]:D</td>
                <td>4.178</td>
                <td>172.758</td>
                <td>10.894</td>
                <td>183.652</td>
                <td>0.000</td>
                <td>4.367</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>UART_Protocol_0/UART_RX_Protocol_0/state_reg[11]:CLK</td>
                <td>UART_Protocol_0/mko_0/counter[24]:D</td>
                <td>4.179</td>
                <td>172.759</td>
                <td>10.893</td>
                <td>183.652</td>
                <td>0.000</td>
                <td>4.366</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_Protocol_0/mko_0/counter[24]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>183.652</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.944</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>172.708</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.360</td>
                <td>4.553</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.604</td>
                <td>5.157</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.159</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.269</td>
                <td>5.428</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.555</td>
                <td>5.983</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.067</td>
                <td>475</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.647</td>
                <td>6.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.217</td>
                <td>6.931</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:A</td>
                <td>net</td>
                <td>UART_Protocol_0/UART_RX_Protocol_0/state_reg_Z[8]</td>
                <td/>
                <td>+</td>
                <td>0.202</td>
                <td>7.133</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.166</td>
                <td>7.299</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:D</td>
                <td>net</td>
                <td>UART_Protocol_0/UART_RX_Protocol_0/N_208</td>
                <td/>
                <td>+</td>
                <td>0.349</td>
                <td>7.648</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.062</td>
                <td>7.710</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:B</td>
                <td>net</td>
                <td>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_Z</td>
                <td/>
                <td>+</td>
                <td>0.109</td>
                <td>7.819</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.060</td>
                <td>7.879</td>
                <td>34</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/OR2_0:A</td>
                <td>net</td>
                <td>UART_Protocol_0/N_206_i</td>
                <td/>
                <td>+</td>
                <td>1.146</td>
                <td>9.025</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/OR2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.144</td>
                <td>9.169</td>
                <td>26</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_3_i_0_a2[4]:A</td>
                <td>net</td>
                <td>UART_Protocol_0/OR2_0_Y</td>
                <td/>
                <td>+</td>
                <td>0.262</td>
                <td>9.431</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_3_i_0_a2[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.061</td>
                <td>9.492</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_axb_4:D</td>
                <td>net</td>
                <td>UART_Protocol_0/mko_0/N_62</td>
                <td/>
                <td>+</td>
                <td>0.117</td>
                <td>9.609</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_axb_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.062</td>
                <td>9.671</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_cry_4:C</td>
                <td>net</td>
                <td>UART_Protocol_0/mko_0/counter_5_axb_4_Z</td>
                <td/>
                <td>+</td>
                <td>0.279</td>
                <td>9.950</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_cry_4:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.182</td>
                <td>10.132</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[0]</td>
                <td>net</td>
                <td>NET_CC_CONFIG1780</td>
                <td/>
                <td>+</td>
                <td>0.017</td>
                <td>10.149</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.447</td>
                <td>10.596</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:CI</td>
                <td>net</td>
                <td>CI_TO_CO1763</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.596</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:CC[8]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.255</td>
                <td>10.851</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_cry_24_0:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG1863</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.851</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter_5_cry_24_0:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.072</td>
                <td>10.923</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter[24]:D</td>
                <td>net</td>
                <td>UART_Protocol_0/mko_0/counter_5[24]</td>
                <td/>
                <td>+</td>
                <td>0.021</td>
                <td>10.944</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.944</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>181.667</td>
                <td>181.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>181.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>185.199</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.307</td>
                <td>185.506</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.480</td>
                <td>185.986</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>185.988</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.234</td>
                <td>186.222</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.476</td>
                <td>186.698</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>186.771</td>
                <td>547</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter[24]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.543</td>
                <td>187.314</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.880</td>
                <td>188.194</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>4.542</td>
                <td>183.652</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>UART_Protocol_0/mko_0/counter[24]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>183.652</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>183.652</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX_1</td>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td>3.195</td>
                <td/>
                <td>3.195</td>
                <td/>
                <td>0.000</td>
                <td>-0.470</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RX_0</td>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td>2.010</td>
                <td/>
                <td>2.010</td>
                <td/>
                <td>0.000</td>
                <td>-1.650</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX_1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.195</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX_1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_1_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX_1</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_1_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.225</td>
                <td>1.225</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_1_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RX_1_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>1.225</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_1_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.152</td>
                <td>1.377</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td>net</td>
                <td>RX_1_c</td>
                <td/>
                <td>+</td>
                <td>1.818</td>
                <td>3.195</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.195</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.272</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.195</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.351</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.141</td>
                <td>N/C</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.306</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.044</td>
                <td>N/C</td>
                <td>475</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.354</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>4.542</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>DBGport_1</td>
                <td>6.332</td>
                <td/>
                <td>13.033</td>
                <td/>
                <td>13.033</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>TX_1</td>
                <td>5.796</td>
                <td/>
                <td>12.489</td>
                <td/>
                <td>12.489</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>TX_0</td>
                <td>5.216</td>
                <td/>
                <td>11.917</td>
                <td/>
                <td>11.917</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>UART_Protocol_0/mko_0/MKO_OUT:CLK</td>
                <td>LED_1</td>
                <td>5.060</td>
                <td/>
                <td>11.761</td>
                <td/>
                <td>11.761</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>UART_Protocol_1/mko_0/MKO_OUT:CLK</td>
                <td>LED_2</td>
                <td>4.927</td>
                <td/>
                <td>11.641</td>
                <td/>
                <td>11.641</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DBGport_1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>13.033</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.360</td>
                <td>4.553</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.604</td>
                <td>5.157</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.159</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.269</td>
                <td>5.428</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.558</td>
                <td>5.986</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.070</td>
                <td>547</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.631</td>
                <td>6.701</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.210</td>
                <td>6.911</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_1_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>TX_0_c</td>
                <td/>
                <td>+</td>
                <td>2.221</td>
                <td>9.132</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_1_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>1.213</td>
                <td>10.345</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_1_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>DBGport_1_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.345</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_1_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.688</td>
                <td>13.033</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_1</td>
                <td>net</td>
                <td>DBGport_1</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>13.033</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.033</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DBGport_1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn</td>
                <td>5.155</td>
                <td>171.558</td>
                <td>11.857</td>
                <td>183.415</td>
                <td>0.258</td>
                <td>5.567</td>
                <td>0.154</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:ALn</td>
                <td>5.146</td>
                <td>171.559</td>
                <td>11.848</td>
                <td>183.407</td>
                <td>0.258</td>
                <td>5.566</td>
                <td>0.162</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:ALn</td>
                <td>5.154</td>
                <td>171.559</td>
                <td>11.856</td>
                <td>183.415</td>
                <td>0.258</td>
                <td>5.566</td>
                <td>0.154</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:ALn</td>
                <td>5.154</td>
                <td>171.559</td>
                <td>11.856</td>
                <td>183.415</td>
                <td>0.258</td>
                <td>5.566</td>
                <td>0.154</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:ALn</td>
                <td>5.154</td>
                <td>171.559</td>
                <td>11.856</td>
                <td>183.415</td>
                <td>0.258</td>
                <td>5.566</td>
                <td>0.154</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>183.415</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.857</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>171.558</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.360</td>
                <td>4.553</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.604</td>
                <td>5.157</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.159</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.269</td>
                <td>5.428</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.555</td>
                <td>5.983</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.067</td>
                <td>475</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.635</td>
                <td>6.702</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.217</td>
                <td>6.919</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:A</td>
                <td>net</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_0_Z[1]</td>
                <td/>
                <td>+</td>
                <td>0.422</td>
                <td>7.341</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.408</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]:A</td>
                <td>net</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_0_Z[1]_CLK_GATING</td>
                <td/>
                <td>+</td>
                <td>2.941</td>
                <td>10.349</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.198</td>
                <td>10.547</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.546</td>
                <td>11.093</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>11.177</td>
                <td>427</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn</td>
                <td>net</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.680</td>
                <td>11.857</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.857</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>181.667</td>
                <td>181.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>181.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>185.199</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.307</td>
                <td>185.506</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.480</td>
                <td>185.986</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>185.988</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.234</td>
                <td>186.222</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.476</td>
                <td>186.698</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>186.771</td>
                <td>547</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.564</td>
                <td>187.335</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.880</td>
                <td>188.215</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>4.542</td>
                <td>183.673</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.258</td>
                <td>183.415</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>183.415</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</td>
                <td>0.424</td>
                <td>-4.028</td>
                <td>7.138</td>
                <td>3.110</td>
                <td/>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[0]:ALn</td>
                <td>0.423</td>
                <td>-4.027</td>
                <td>7.137</td>
                <td>3.110</td>
                <td/>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.110</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.138</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>-4.028</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.358</td>
                <td>4.551</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.608</td>
                <td>5.159</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.161</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.281</td>
                <td>5.442</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>5.996</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.080</td>
                <td>753</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.634</td>
                <td>6.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.217</td>
                <td>6.931</td>
                <td>1267</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</td>
                <td>net</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</td>
                <td/>
                <td>+</td>
                <td>0.207</td>
                <td>7.138</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.138</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>1.667</td>
                <td>1.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>1.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>5.199</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.307</td>
                <td>5.506</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.480</td>
                <td>5.986</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.988</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.234</td>
                <td>6.222</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.473</td>
                <td>6.695</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>6.768</td>
                <td>475</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.543</td>
                <td>7.311</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>7.893</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>4.542</td>
                <td>3.351</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.241</td>
                <td>3.110</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.110</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h2>Clock Domain Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX_0</td>
                <td>DBGport_0</td>
                <td>8.399</td>
                <td/>
                <td>8.399</td>
                <td/>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DBGport_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.399</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_0_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX_0</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_0_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.360</td>
                <td>1.360</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_0_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RX_0_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>1.360</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_0_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.383</td>
                <td>1.743</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>RX_0_c</td>
                <td/>
                <td>+</td>
                <td>2.622</td>
                <td>4.365</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>1.033</td>
                <td>5.398</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>DBGport_0_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.398</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>3.001</td>
                <td>8.399</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0</td>
                <td>net</td>
                <td>DBGport_0</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.399</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.399</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
