// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2015 MediaTek Inc.
 */

#include <linux/delay.h>
#include <linux/platform_device.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_fdt.h>
#include <linux/of_irq.h>
#include <linux/of_address.h>
#include <linux/sched/clock.h>
#include "ccci_config.h"
#include "ccci_common_config.h"
#include <linux/clk.h>
#ifdef USING_PM_RUNTIME
#include <linux/pm_runtime.h>
#else
#include <dt-bindings/clock/mt6779-clk.h>
#endif

#ifdef FEATURE_INFORM_NFC_VSIM_CHANGE
#include <mach/mt6605.h>
#endif

#include <linux/regulator/consumer.h> /* for MD PMIC */

#include "ccci_core.h"
#include "modem_sys.h"
#include "md_sys1_platform.h"
#include "modem_secure_base.h"
#include "modem_reg_base.h"
#include "ap_md_reg_dump.h"
#include "ccci_fsm.h"

#if IS_ENABLED(CONFIG_MTK_PBM)
#include "mtk_pbm.h"
#endif

extern atomic_t md_ee_occurred;

static struct regulator *vcore_reg_ref;
unsigned int ap_plat_info;
struct ccci_plat_val md_cd_plat_val_ptr;
static void __iomem *dpsw_reg;

struct ccci_md_regulator {
	struct regulator *reg_ref;
	unsigned char *reg_name;
	unsigned long reg_vol0;
	unsigned long reg_vol1;
};

static struct ccci_md_regulator md_reg_table[] = {
	{ NULL, "md-vmodem", 825000, 825000},
	{ NULL, "md-vnr", 825000, 825000},
	{ NULL, "md-vmdfe", 0, 0},
	{ NULL, "md-vsram", 825000, 825000},
	{ NULL, "md-vdigrf", 700000, 700000},
};

static struct ccci_clk_node clk_table[] = {
/* #ifdef USING_PM_RUNTIME */
	{ NULL, "scp-sys-md1-main"},
/* #endif */
};

#define TAG "mcd"
#define ROr2W(a, b, c)  ccci_write32(a, b, (ccci_read32(a, b)|c))
#define RAnd2W(a, b, c)  ccci_write32(a, b, (ccci_read32(a, b)&c))
#define RabIsc(a, b, c) ((ccci_read32(a, b)&c) != c)

#ifdef ENABLE_DEBUG_DUMP /* Fix me! */
void md1_subsys_debug_dump(enum subsys_id sys)
{
	struct ccci_modem *md = NULL;

	if (sys != SYS_MD1)
		return;
		/* add debug dump */

	CCCI_NORMAL_LOG(0, TAG, "%s started\n", __func__);
	md = ccci_get_modem();
	if (md != NULL) {
		CCCI_NORMAL_LOG(0, TAG, "%s dump start\n", __func__);
		md->ops->dump_info(md, DUMP_FLAG_CCIF_REG | DUMP_FLAG_CCIF |
			DUMP_FLAG_REG | DUMP_FLAG_QUEUE_0_1 |
			DUMP_MD_BOOTUP_STATUS, NULL, 0);
		mdelay(1000);
		md->ops->dump_info(md, DUMP_FLAG_REG, NULL, 0);
	}
	CCCI_NORMAL_LOG(0, TAG, "%s finished\n", __func__);
}


struct pg_callbacks md1_subsys_handle = {
	.debug_dump = md1_subsys_debug_dump,
};

void ccci_dump(void)
{
	md1_subsys_debug_dump(SYS_MD1);
}
EXPORT_SYMBOL(ccci_dump);
#endif

static void (*s_notify_flightmode)(bool on);
void md_notify_flightmode_cb_register(void (*md_notify_flightmode_cb)(bool on))
{
	s_notify_flightmode = md_notify_flightmode_cb;
}
EXPORT_SYMBOL(md_notify_flightmode_cb_register);

static int md_cd_io_remap_md_side_register(struct ccci_modem *md)
{
	struct arm_smccc_res res;
	unsigned long long buf_addr, buf_size;
	struct md_pll_reg *md_reg;
	struct md_sys1_info *md_info = (struct md_sys1_info *)md->private_data;

	arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_DEBUG_DUMP,
		MD_REG_GET_DUMP_ADDRESS, MD_REG_DUMP_MAGIC, 0, 0, 0, 0, &res);

	buf_addr = res.a1;
	buf_size = res.a2;
	/* only used for gen93 */
	if (md_cd_plat_val_ptr.md_gen == 6293) {
		if(md_info == NULL) {
			CCCI_ERROR_LOG(-1, TAG,"[%s] md_info = null \n", __func__);
			return -1;
		}
		md_reg = kzalloc(sizeof(struct md_pll_reg), GFP_KERNEL);
		if (md_reg == NULL) {
			CCCI_ERROR_LOG(-1, TAG,
				"md_sw_init:alloc md reg map mem fail\n");
			return -1;
		}
		md_reg->md_top_Pll = ioremap(MDTOP_PLLMIXED_BASE, MDTOP_PLLMIXED_LENGTH);
		if (md_reg->md_top_Pll == NULL) {
			CCCI_MEM_LOG_TAG(0, TAG,
				"[%s]md_top_Pll ioremap failed\n", __func__);
			kfree(md_reg);
			return -1;
		}

		md_reg->md_top_clkSW = ioremap(MDTOP_CLKSW_BASE, MDTOP_CLKSW_LENGTH);
		if (md_reg->md_top_clkSW == NULL) {
			CCCI_MEM_LOG_TAG(0, TAG,
				"[%s]md_top_clkSW ioremap failed\n", __func__);
			iounmap(md_reg->md_top_Pll);
			kfree(md_reg);
			return -1;
		}
		md_info->md_pll_base = md_reg;
	}

	if ((res.a0 & 0xffff0000) != 0) {
		CCCI_NORMAL_LOG(-1, TAG, "[%s] kernel md reg dump flow\n", __func__);
		return 0;
	}

	if (buf_addr <= 0 || buf_size <= 0)
		return -1;

	/* get read buffer, remap */
	md->ioremap_buff_src = ioremap_wt(buf_addr, buf_size);
	if (md->ioremap_buff_src == NULL) {
		CCCI_ERROR_LOG(0, TAG,
			"Dump MD failed to ioremap 0x%llx bytes from 0x%llx\n",
			buf_size, buf_addr);
		return -1;
	}

	return 0;
}

static void (*s_md_clock_src_callback)(u8 set);

void ccci_set_spm_mdsrc_cb(void (*md_clock_src_cb)(u8 set))
{
	s_md_clock_src_callback = md_clock_src_cb;
}
EXPORT_SYMBOL(ccci_set_spm_mdsrc_cb);

void md_cd_lock_modem_clock_src(int locked)
{
	int settle;
	struct arm_smccc_res res = {0};

	arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_CLOCK_REQUEST,
		MD_REG_AP_MDSRC_REQ, locked, 0, 0, 0, 0, &res);
	if (res.a0) {
		if (locked)
			CCCI_ERROR_LOG(-1, TAG,
				"md source requeset fail (0x%lX)\n", res.a0);
		else
			CCCI_ERROR_LOG(-1, TAG,
				"md source release fail (0x%lX)\n", res.a0);
	}

	if (res.a0 && md_cd_plat_val_ptr.md_gen < 6295) {
		CCCI_ERROR_LOG(-1, TAG, "[md_gen < 6295] using spm\n");
		if (s_md_clock_src_callback)
			s_md_clock_src_callback(locked);
		return;
	}

	if (locked) {
		arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_CLOCK_REQUEST,
			MD_REG_AP_MDSRC_SETTLE, 0, 0, 0, 0, 0, &res);

		CCCI_MEM_LOG_TAG(-1, TAG,
			"a0 = 0x%lX; a1 = 0x%lX\n", res.a0, res.a1);

		if (res.a1 == 0 && res.a0 > 0 && res.a0 < 40)
			settle = res.a0; /* ATF */
		else if (res.a0 == 0 && res.a1 > 0 && res.a1 < 40)
			settle = res.a1; /* TF-A */
		else {
			settle = 20;
			CCCI_ERROR_LOG(-1, TAG,
				"md source settle fail (0x%lX, 0x%lX) set = %d\n",
				res.a0, res.a1, settle);
		}
		mdelay(settle);

		arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_CLOCK_REQUEST,
			MD_REG_AP_MDSRC_ACK, 0, 0, 0, 0, 0, &res);
		if (res.a0)
			CCCI_ERROR_LOG(-1, TAG,
				"md source ack fail (0x%lX)\n", res.a0);

		CCCI_MEM_LOG_TAG(-1, TAG,
			"settle = %d; ret = 0x%lX\n", settle, res.a0);
		CCCI_NOTICE_LOG(-1, TAG,
			"settle = %d; ret = 0x%lX\n", settle, res.a0);
	}
}

static void md_cd_get_md_bootup_status(unsigned int *buff, int length)
{
	struct arm_smccc_res res = {0};
	void __iomem *md_boot_status0;
	void __iomem *md_boot_status1;
	unsigned int i = 0, reg_val = 0;
	void __iomem *md_boot_status_select;

	if (md_cd_plat_val_ptr.md_gen > 6295) {
		arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_POWER_CONFIG,
			MD_BOOT_STATUS, 0, 0, 0, 0, 0, &res);
		if (buff && (length >= 2)) {
			buff[0] = (unsigned int)res.a1;
			buff[1] = (unsigned int)res.a2;
		}
		CCCI_NOTICE_LOG(-1, TAG,
			"[%s] AP: boot_ret=%lu, boot_status_0=%lX, boot_status_1=%lX\n",
			__func__, res.a0, res.a1, res.a2);
	} else if (md_cd_plat_val_ptr.md_gen == 6295) {
		md_boot_status_select = ioremap(0x1020E700, 0x4);
		md_boot_status0 = ioremap(0x1020E300, 0x4);

		if (md_boot_status_select == NULL || md_boot_status0 == NULL) {
			CCCI_MEM_LOG_TAG(0, TAG, "md_boot_status_select md_boot_status0 ioremap failed\n");
			iounmap(md_boot_status_select);
			iounmap(md_boot_status0);
			return;
		}

		for(i = 0; i < 2; i++) {
			ccci_write32(md_boot_status_select, 0, i);
			ccci_read32(md_boot_status0, 0);	/* dummy read */
			ccci_read32(md_boot_status0, 0);	/* dummy read */
			reg_val = ccci_read32(md_boot_status0, 0);
			if (buff && (length >= 2))
				buff[i] = reg_val;
			CCCI_NORMAL_LOG(0, TAG, "md_boot_status%d: 0x%X\n", i, reg_val);
		}

		iounmap(md_boot_status_select);
		iounmap(md_boot_status0);
	} else {
		md_boot_status0 = ioremap(0x1020E300, 0x4);
		md_boot_status1 = ioremap(0x1020E304, 0x4);

		if (md_boot_status0 == NULL) {
			CCCI_MEM_LOG_TAG(0, TAG, "md_boot_status0 ioremap failed\n");
			return;
		}

		if (md_boot_status1 == NULL) {
			CCCI_MEM_LOG_TAG(0, TAG, "md_boot_status1 ioremap failed\n");
			iounmap(md_boot_status0);
			return;
		}
		if (buff && (length >= 2)) {
			buff[0] = ccci_read32(md_boot_status0, 0);
			buff[1] = ccci_read32(md_boot_status1, 0);
		}

		CCCI_NORMAL_LOG(0, TAG,
			"kernel: md_boot_status0=0x%x, md_boot_status1=0x%x\n",
			ccci_read32(md_boot_status0, 0), ccci_read32(md_boot_status1, 0));
		iounmap(md_boot_status0);
		iounmap(md_boot_status1);
	}
}

/* get MD boot up status default value from dts */
u32 get_expected_boot_status_val(void)
{
/*
 *	if ((md_cd_plat_val_ptr.md_gen <= 6295) && !md_cd_plat_val_ptr.md_sub_ver)
 *		boot_status_val = 0x54430007U;
 *	else if (((md_cd_plat_val_ptr.md_gen == 6295) && md_cd_plat_val_ptr.md_sub_ver) ||
 *		(md_cd_plat_val_ptr.md_gen == 6297) ||
 *		((md_cd_plat_val_ptr.md_gen == 6298) && !md_cd_plat_val_ptr.md_sub_ver))
 *		boot_status_val = 0x5443000CU;
 *	else if ((md_cd_plat_val_ptr.md_gen == 6298) && md_cd_plat_val_ptr.md_sub_ver)
 *		boot_status_val = 0x5443000FU;
 *	else if (md_cd_plat_val_ptr.md_gen >= 6299)
 *		boot_status_val = 0x54430012U;
 *	else {
 *		CCCI_ERROR_LOG(-1, TAG,
 *			"%s, unexpected MD Gen:%d (sub_ver:%d)\n",
 *			__func__, md_cd_plat_val_ptr.md_gen, md_cd_plat_val_ptr.md_sub_ver);
 *		return 0;
 *	}
 */
	if (md_cd_plat_val_ptr.boot_status_value)
		return md_cd_plat_val_ptr.boot_status_value;
	CCCI_ERROR_LOG(-1, TAG,
		"%s, can not get boot_status_value from dts: MD Gen:%d (sub_ver:%d)\n",
		__func__, md_cd_plat_val_ptr.md_gen, md_cd_plat_val_ptr.md_sub_ver);
	return 0;
}

/* MD team need md_regulator pmic dump, so add it as general flow */
static void ccci_md_regulator_dump(void)
{
	unsigned int idx;
	int ret = 0;

	if (in_interrupt()) {
		CCCI_MEM_LOG_TAG(0, TAG,
			"In interrupt, skip dump md pmic info.\n");
		return;
	}

#if IS_ENABLED(CONFIG_DEVICE_MODULES_SPMI_MTK_PMIF)
	spmi_dump_pmif_record_reg();
#endif

	for (idx = 0; idx < ARRAY_SIZE(md_reg_table); idx++) {
		if (md_reg_table[idx].reg_ref == NULL) {
		CCCI_ERROR_LOG(-1, TAG,"%s:fail ref is NULL !\n",__func__);
		continue;
		}
		if (IS_ERR(md_reg_table[idx].reg_ref)) {
			ret = PTR_ERR(md_reg_table[idx].reg_ref);
			if (ret != -ENODEV) {
				CCCI_ERROR_LOG(-1, TAG,
					"%s:get regulator(%s) fail, ret = %d\n",
					__func__, md_reg_table[idx].reg_name, ret);
				continue;
			}
		} else
			CCCI_NORMAL_LOG(-1, TAG, "[PMIC DUMP]pmic get_voltage %s=%d uV\n",
			md_reg_table[idx].reg_name, regulator_get_voltage(md_reg_table[idx].reg_ref));
	}
}

static atomic_t reg_dump_ongoing;
static void md_cd_dump_debug_register(struct ccci_modem *md, bool isr_skip_dump)
{
	/* MD no need dump because of bus hang happened - open for debug */
	unsigned int reg_value[2] = { 0 };
	unsigned int ccif_sram[
		CCCI_EE_SIZE_CCIF_SRAM/sizeof(unsigned int)] = { 0 };
	u32 boot_status_val = 0;

	/* EMI debug feature */
#if IS_ENABLED(CONFIG_MTK_EMI)
	mtk_emidbg_dump();
#endif

	boot_status_val = get_expected_boot_status_val();
	md_cd_get_md_bootup_status(reg_value, 2);
	md->ops->dump_info(md, DUMP_FLAG_CCIF, ccif_sram, 0);
	/* copy from HS1 timeout */
	if ((reg_value[0] == 0) && (ccif_sram[1] == 0)) {
		CCCI_MEM_LOG_TAG(0, TAG,
			"((reg_value[0] == 0) && (ccif_sram[1] == 0))\n");
		if (ap_plat_info != 6989)
			return;
	} else if (!((reg_value[0] == boot_status_val) || (reg_value[0] == 0) ||
		(reg_value[0] >= 0x53310000 && reg_value[0] <= 0x533100FF))) {
		CCCI_MEM_LOG_TAG(0, TAG,
			"get 0x%X, expect 0x%X, no dump\n", reg_value[0], boot_status_val);
		if (ap_plat_info != 6989)
			return;
	}
	if (in_interrupt() && isr_skip_dump) {
		CCCI_MEM_LOG_TAG(0, TAG,
			"In interrupt, skip dump MD debug register.\n");
		return;
	}

	if (atomic_cmpxchg(&reg_dump_ongoing, 0, 1) == 1) {
		CCCI_NORMAL_LOG(-1, TAG, "[%s] one dump already on-going\n", __func__);
		return;
	}

	if (ap_plat_info == 6989) {
		if (dpsw_reg != NULL)
			CCCI_MEM_LOG_TAG(0, TAG, "[DPSW DUMP] reg 0x1c0013b8 = 0x%x\n",
				ccci_read32(dpsw_reg, 0));
	}
	ccci_md_regulator_dump();

	md_cd_lock_modem_clock_src(1);
	md_dump_reg(md);
	md_cd_lock_modem_clock_src(0);

	atomic_set(&reg_dump_ongoing, 0);
}

static void md1_pmic_setting_init(struct platform_device *plat_dev)
{
	int idx, ret = 0;
	int value[2] = { 0, 0 };

	if (plat_dev->dev.of_node == NULL) {
		CCCI_ERROR_LOG(0, TAG, "modem OF node NULL\n");
		return;
	}

	CCCI_BOOTUP_LOG(-1, TAG, "get pmic setting\n");
	for (idx = 0; idx < ARRAY_SIZE(md_reg_table); idx++) {
		md_reg_table[idx].reg_ref =
			devm_regulator_get_optional(&plat_dev->dev,
			md_reg_table[idx].reg_name);
		/* get regulator fail and set reg_vol=0 */
		if (IS_ERR(md_reg_table[idx].reg_ref)) {
			ret = PTR_ERR(md_reg_table[idx].reg_ref);
			if ((ret != -ENODEV) && plat_dev->dev.of_node) {
				CCCI_ERROR_LOG(-1, TAG,
					"%s:get regulator(%s) fail, ret = %d\n",
					__func__, md_reg_table[idx].reg_name, ret);
				md_reg_table[idx].reg_vol0 = 0;
				md_reg_table[idx].reg_vol0 = 0;
			}
		} else {
			/* get regulator success and get value from dts */
			ret = of_property_read_u32_array(plat_dev->dev.of_node,
				md_reg_table[idx].reg_name, value, ARRAY_SIZE(value));
			if (!ret) {
				/* get value success, and update table voltage value */
				md_reg_table[idx].reg_vol0 = value[0];
				md_reg_table[idx].reg_vol1 = value[1];
			} else
				CCCI_ERROR_LOG(-1, TAG, "update vol:%s fail ret=%d\n",
					md_reg_table[idx].reg_name, ret);

			CCCI_BOOTUP_LOG(-1, TAG,
				"get regulator(%s=%ld %lu) successfully\n",
				md_reg_table[idx].reg_name,
				md_reg_table[idx].reg_vol0, md_reg_table[idx].reg_vol1);
		}
	}
}
static void dpsw_io_remap(void)
{
	dpsw_reg = ioremap_wc(0x1c0013B8, 0x4);

	if (!dpsw_reg)
		CCCI_ERROR_LOG(0, TAG, "%s, ioremap_wc dpsw_reg fail\n", __func__);
}

static void md1_pmic_setting_on(void)
{
	int ret, idx;

	CCCI_BOOTUP_LOG(-1, TAG, "[POWER ON]%s start\n", __func__);
	CCCI_NORMAL_LOG(-1, TAG, "[POWER ON]%s start\n", __func__);

	for (idx = 0; idx < ARRAY_SIZE(md_reg_table); idx++) {
		if (IS_ERR(md_reg_table[idx].reg_ref)) {
			ret = PTR_ERR(md_reg_table[idx].reg_ref);
			if (ret != -ENODEV) {
				CCCI_ERROR_LOG(-1, TAG,
					"%s:get regulator(%s) fail, ret = %d\n",
					__func__, md_reg_table[idx].reg_name, ret);
				continue;
			}
		} else {
			/* VMODEM+NR+FE->2ms->VSRAM_MD */
			if (strcmp(md_reg_table[idx].reg_name, "md-vsram") == 0)
				udelay(2000);
			ret = regulator_set_voltage(md_reg_table[idx].reg_ref,
				md_reg_table[idx].reg_vol0,
				md_reg_table[idx].reg_vol1);
			if (ret) {
				CCCI_ERROR_LOG(-1, TAG, "pmic_%s set fail\n",
					md_reg_table[idx].reg_name);
				continue;
			} else
				CCCI_NORMAL_LOG(-1, TAG,
					"[POWER ON]pmic set_voltage %s=%ld uV\n",
					md_reg_table[idx].reg_name,
					md_reg_table[idx].reg_vol0);

			ret = regulator_sync_voltage(
				md_reg_table[idx].reg_ref);
			if (ret)
				CCCI_ERROR_LOG(-1, TAG, "pmic_%s sync fail\n",
					md_reg_table[idx].reg_name);
			else
				CCCI_NORMAL_LOG(-1, TAG,
					"[POWER ON]pmic get_voltage %s=%d uV\n",
					md_reg_table[idx].reg_name,
					regulator_get_voltage(
					md_reg_table[idx].reg_ref));
		}
	}
	CCCI_BOOTUP_LOG(-1, TAG, "[POWER ON]%s end\n", __func__);
	CCCI_NORMAL_LOG(-1, TAG, "[POWER ON]%s end\n", __func__);

}

static void md1_dpsw_pmic_setting_on(void)
{
	int ret, idx;

	CCCI_NORMAL_LOG(-1, TAG, "[POWER ON]%s start\n", __func__);

	for (idx = 0; idx < ARRAY_SIZE(md_reg_table); idx++) {
		if (IS_ERR(md_reg_table[idx].reg_ref)) {
			ret = PTR_ERR(md_reg_table[idx].reg_ref);
			if (ret != -ENODEV) {
				CCCI_ERROR_LOG(-1, TAG, "%s:get regulator(%s) fail, ret = %d\n",
					__func__, md_reg_table[idx].reg_name, ret);
				CCCI_NORMAL_LOG(-1, TAG, "bypass pmic_%s set\n", md_reg_table[idx].reg_name);
				continue;
			}
		} else {
			/* seting Vdigrf to 0.7 */
			if (strcmp(md_reg_table[idx].reg_name, "md-vdigrf") == 0) {
				ret = regulator_set_voltage(md_reg_table[idx].reg_ref, 700000, 700000);
				if (ret)
					CCCI_ERROR_LOG(-1, TAG, "md-vdigrf set fail\n");
				else {
					CCCI_NORMAL_LOG(-1, TAG,
						"[POWER ON]pmic get %s=%d uV\n",
						md_reg_table[idx].reg_name,
						regulator_get_voltage(md_reg_table[idx].reg_ref));
				}
			}

		}
	}
}

static void md1_dpsw_pmic_setting_off(void)
{
	int ret, idx;
	int r_value = 0;
	struct regulator *Vmodem_reg_ref = NULL;

	if (!(md_cd_plat_val_ptr.power_flow_config & (1 << MD_DPSW_SETTING))) {
		CCCI_NORMAL_LOG(0, TAG,
			"[POWER OFF] bypass %s step\n", __func__);
		return;
	}
	CCCI_NORMAL_LOG(-1, TAG, "[POWER OFF]%s start\n", __func__);

	for (idx = 0; idx < ARRAY_SIZE(md_reg_table); idx++) {
		if (IS_ERR(md_reg_table[idx].reg_ref) || (md_reg_table[idx].reg_ref == NULL)) {
			ret = PTR_ERR(md_reg_table[idx].reg_ref);
			if (ret != -ENODEV) {
				CCCI_ERROR_LOG(-1, TAG, "%s:get regulator(%s) fail, ret = %d\n",
					__func__, md_reg_table[idx].reg_name, ret);
				CCCI_BOOTUP_LOG(-1, TAG, "bypass pmic_%s set\n", md_reg_table[idx].reg_name);
				continue;
			}
		} else {
			/* get Vsram value */
			if (strcmp(md_reg_table[idx].reg_name, "md-vsram") == 0) {
				r_value = regulator_get_voltage(md_reg_table[idx].reg_ref);
				CCCI_NORMAL_LOG(-1, TAG,
					"[POWER OFF]pmic get_voltage %s=%d uV\n",
					md_reg_table[idx].reg_name, r_value);
			/* get Vmodem value */
			} else if (strcmp(md_reg_table[idx].reg_name, "md-vmodem") == 0) {
				Vmodem_reg_ref = md_reg_table[idx].reg_ref;
				CCCI_NORMAL_LOG(-1, TAG,
					"[POWER OFF]pmic get_voltage %s=%d uV\n",
					md_reg_table[idx].reg_name,
					regulator_get_voltage(md_reg_table[idx].reg_ref));
			}
		}
	}

	if (r_value && (Vmodem_reg_ref != NULL)) {
		/* set Vmodem same as Vsram */
		ret = regulator_set_voltage(Vmodem_reg_ref, r_value, 750000);
		if (ret)
			CCCI_ERROR_LOG(-1, TAG, "set Vsram value to Vmodem fail\n");
		ret = regulator_sync_voltage(Vmodem_reg_ref);
		if (ret)
			CCCI_ERROR_LOG(-1, TAG, "Vmodem sync fail\n");
	} else if (Vmodem_reg_ref != NULL) {
		/* set Vmodem to 0.75V */
		ret = regulator_set_voltage(Vmodem_reg_ref, 750000, 750000);
		if (ret)
			CCCI_ERROR_LOG(-1, TAG, "pmic set Vmodem 0.75v fail\n");
		ret = regulator_sync_voltage(Vmodem_reg_ref);
		if (ret)
			CCCI_ERROR_LOG(-1, TAG, "Vmodem sync fail\n");
	}

}

static int md_cd_dpsw_setting(struct ccci_modem *md)
{
	int ret, idx;
	void __iomem *reg = NULL;

	if (!(md_cd_plat_val_ptr.power_flow_config & (1 << MD_DPSW_SETTING))) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON] bypass %s step\n", __func__);
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON] bypass %s step\n", __func__);
		return 0;
	}

	reg = ioremap_wc(0x21AC0000, 0x4000);
	if (!reg) {
		CCCI_ERROR_LOG(0, TAG, "%s, ioremap_wc fail\n", __func__);
		return -1;
	}

	/* seting DPSW reg */
	CCCI_NORMAL_LOG(0, TAG, "[POWER ON] get MD_DVFS_DPSW_CTRL_INTF_RW=0x%x\n",
		ccci_read32(reg, 0xA00));
	ccci_write32(reg, 0xA00, 0X0);
	ccci_write32(reg, 0x300C, 0X01);
	ccci_write32(reg, 0x300C, 0X0);
	ccci_write32(reg, 0xA20, 0X0);
	ccci_write32(reg, 0x302C, 0X341);
	ccci_write32(reg, 0xA04, 0X01);

	/* seting Vmodem to 0.8V */
	for (idx = 0; idx < ARRAY_SIZE(md_reg_table); idx++) {
		if (IS_ERR(md_reg_table[idx].reg_ref)) {
			ret = PTR_ERR(md_reg_table[idx].reg_ref);
			if (ret != -ENODEV) {
				CCCI_ERROR_LOG(-1, TAG,
					"%s:get regulator(%s) fail, ret = %d\n",
					__func__, md_reg_table[idx].reg_name, ret);
				CCCI_BOOTUP_LOG(-1, TAG, "bypass pmic_%s set\n",
					md_reg_table[idx].reg_name);
				continue;
			}
		} else {
			/* seting Vmodem pmic to 0.8 */
			if (strcmp(md_reg_table[idx].reg_name, "md-vmodem") == 0) {
				ret = regulator_set_voltage(md_reg_table[idx].reg_ref, 800000, 800000);
				if (ret)
					CCCI_ERROR_LOG(-1, TAG, "pmic_%s set fail\n",
						md_reg_table[idx].reg_name);
				ret = regulator_sync_voltage(md_reg_table[idx].reg_ref);
				if (ret)
					CCCI_ERROR_LOG(-1, TAG, "pmic_%s sync fail\n", md_reg_table[idx].reg_name);
				else
					CCCI_BOOTUP_LOG(-1, TAG, "[POWER ON]pmic get_voltage %s=%d uV\n",
						md_reg_table[idx].reg_name,
						regulator_get_voltage(md_reg_table[idx].reg_ref));
				udelay(38);
			}
		}
	}
	CCCI_NORMAL_LOG(0, TAG, "[POWER ON] after set vmoden 0.8V, MD_DVFS_DPSW_CTRL_INTF_RW=0x%x\n",
		ccci_read32(reg, 0xA00));
	iounmap(reg);
	return 0;
}

static void flight_mode_set_by_atf(struct ccci_modem *md,
		unsigned int flightMode)
{
	struct arm_smccc_res res;

	arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_FLIGHT_MODE_SET,
		flightMode, 0, 0, 0, 0, 0, &res);

	CCCI_BOOTUP_LOG(0, TAG,
		"[%s] flag_1=%lu, flag_2=%lu, flag_3=%lu, flag_4=%lu\n",
		__func__, res.a0, res.a1, res.a2, res.a3);
}

static int md_cd_topclkgen_off(struct ccci_modem *md)
{
	unsigned int reg_value;
	int ret;

	if (md_cd_plat_val_ptr.power_flow_config & (1 << TOP_CLK_GEN_ON)) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER OFF] bypass %s step\n", __func__);
		CCCI_ERROR_LOG(0, TAG,
			"[POWER OFF] bypass %s step\n", __func__);
		return 0;
	}

	CCCI_BOOTUP_LOG(0, TAG, "[POWER OFF]%s start\n", __func__);
	CCCI_NORMAL_LOG(0, TAG, "[POWER OFF]%s start\n", __func__);

	ret = regmap_read(md_cd_plat_val_ptr.topckgen_clk_base, 0, &reg_value);
	if (ret) {
		CCCI_ERROR_LOG(0, TAG,
			"%s:read topckgen_clk_base fail,ret=%d\n",
			__func__, ret);
		return ret;
	}
	reg_value |= ((1<<8) | (1<<9));
	regmap_write(md_cd_plat_val_ptr.topckgen_clk_base, 0, reg_value);

	ret = regmap_read(md_cd_plat_val_ptr.topckgen_clk_base, 0, &reg_value);
	if (ret) {
		CCCI_ERROR_LOG(0, TAG,
			"%s:read topckgen_clk_base fail,ret=%d\n",
			__func__, ret);
		return ret;
	}
	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER OFF]%s end: set md1_clk_mod = 0x%x\n",
		__func__, reg_value);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER OFF]%s end: set md1_clk_mod = 0x%x\n",
		__func__, reg_value);


	return 0;
}

/*
 * revert sequencer setting to AOC1.0 for gen98:
 * 1.disable sequencer
 * 2.wait sequencer done
 * 3.revert mux of sequencer to AOC1.0
 */
int md1_revert_sequencer_setting(struct ccci_modem *md)
{
	void __iomem *reg = NULL;
	int count = 0;

	CCCI_NORMAL_LOG(0, TAG,
		"[POWER OFF] %s start\n", __func__);

	if (!(md_cd_plat_val_ptr.power_flow_config & (1 << REVERT_SEQUENCER_BIT))) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER OFF] bypass %s\n", __func__);
		CCCI_NORMAL_LOG(0, TAG,
			"[POWER OFF] bypass %s\n", __func__);
		return 0;
	}

	reg = md->hw_info->sequencer_base;
	if (reg == NULL) {
		CCCI_ERROR_LOG(0, TAG,
			"[POWER OFF] ioremap 0x100 bytes from %p fail\n",
			md->hw_info->sequencer_base);
		return -1;
	}

	/* disable sequencer */
	ccci_write32(reg, 0x204, 0x0);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER OFF] disable sequencer done\n");

	/* retry 1000 * 1ms = 1s*/
	while (1) {
		/* wait sequencer done */
		if (ccci_read32(reg, 0x310) == 0x1010001)
			break;
		count++;
		udelay(1000);
		if (count == 1000) {
			CCCI_ERROR_LOG(0, TAG,
				"[POWER OFF] wait sequencer fail,+0x200=0x%x,+0x204=0x%x,+0x208=0x%x,+0x310=0x%x\n",
				ccci_read32(reg, 0x200), ccci_read32(reg, 0x204),
				ccci_read32(reg, 0x208), ccci_read32(reg, 0x310));
			return -2;
		}
	}

	CCCI_NORMAL_LOG(0, TAG, "[POWER OFF] wait sequencer done\n");

	/* revert mux of sequencer to AOC1.0 */
	ccci_write32(reg, 0x208, 0x5000D);

	CCCI_NORMAL_LOG(0, TAG, "[POWER OFF] %s end\n", __func__);

	return 0;
}

static int md1_enable_sequencer_setting(struct ccci_modem *md)
{
	void __iomem *reg = NULL;
	int count = 0;
	u32 wait_seq_val;

	if (!md_cd_plat_val_ptr.md_first_power_on) {
		CCCI_NORMAL_LOG(0, TAG, "[POWER OFF]%s:md_first_power_on=%u,exit\n",
			__func__, md_cd_plat_val_ptr.md_first_power_on);
		return 0;
	}

	CCCI_NORMAL_LOG(0, TAG, "[POWER OFF] %s start\n", __func__);

	reg = md->hw_info->sequencer_base;
	if (reg == NULL) {
		CCCI_ERROR_LOG(0, TAG,
			"[POWER OFF] %s:ioremap 0x100 bytes from %p fail\n",
			__func__, md->hw_info->sequencer_base);
		return -1;
	}

	/* enable sequencer */
	ccci_write32(reg, 0x204, 0x1);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER OFF] %s enable sequencer done\n", __func__);

	/* retry (1000 * 1)ms = 1s */
	while (1) {
		/* wait sequencer done */
		if (!md_cd_plat_val_ptr.md_sub_ver)
			wait_seq_val = 0x4040040; // for md 6298
		else
			wait_seq_val = 0x4040080; // for md 6298+

		if (ccci_read32(reg, 0x310) == wait_seq_val)
			break;
		count++;
		udelay(1000);
		if (count == 1000) {
			CCCI_ERROR_LOG(0, TAG,
				"[POWER OFF] wait sequencer fail,+0x200=0x%x,+0x204=0x%x,+0x208=0x%x,+0x310=0x%x\n",
				ccci_read32(reg, 0x200),
				ccci_read32(reg, 0x204),
				ccci_read32(reg, 0x208),
				ccci_read32(reg, 0x310));
			return -2;
		}
	}

	CCCI_NORMAL_LOG(0, TAG, "[POWER OFF] %s end\n", __func__);

	return 0;
}

static int md1_disable_sequencer_setting(struct ccci_modem *md)
{
	void __iomem *reg = NULL;
	int count = 0;

	if (!md_cd_plat_val_ptr.md_first_power_on) {
		CCCI_NORMAL_LOG(0, TAG, "[POWER ON]%s:md_first_power_on=%u,exit\n",
			__func__, md_cd_plat_val_ptr.md_first_power_on);
		return 0;
	}

	CCCI_NORMAL_LOG(0, TAG, "[POWER ON] %s start\n", __func__);

	reg = md->hw_info->sequencer_base;
	if (reg == NULL) {
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON] %s:ioremap 0x100 bytes from %p fail\n",
			__func__, md->hw_info->sequencer_base);
		return -1;
	}

	/* disable sequencer */
	ccci_write32(reg, 0x204, 0x0);
	CCCI_NORMAL_LOG(0, TAG,
			"[POWER ON] %s:disable sequencer done\n", __func__);

	/* retry 1000 * 1ms = 1s*/
	while (1) {
		/* wait sequencer done */
		if (ccci_read32(reg, 0x310) == 0x1010001)
			break;
		count++;
		udelay(1000);
		if (count == 1000) {
			CCCI_ERROR_LOG(0, TAG,
				"[POWER OFF] wait sequencer fail,+0x200=0x%x,+0x204=0x%x,+0x208=0x%x,+0x310=0x%x\n",
				ccci_read32(reg, 0x200),
				ccci_read32(reg, 0x204),
				ccci_read32(reg, 0x208),
				ccci_read32(reg, 0x310));
			return -2;
		}
	}

	CCCI_NORMAL_LOG(0, TAG, "[POWER ON] %s end\n", __func__);

	return 0;
}

static int md_cd_power_off(struct ccci_modem *md, unsigned int timeout)
{
	int ret= 0;
	unsigned int reg_value = 0;
	void __iomem *reg;
	struct arm_smccc_res res;

#ifdef FEATURE_INFORM_NFC_VSIM_CHANGE
	/* notify NFC */
	inform_nfc_vsim_change(0, 0);
#endif

	/* only gen98+ and no_MD_EE_happeded to stop MD UART */
	if (!atomic_read(&md_ee_occurred) &&
	    (md_cd_plat_val_ptr.md_gen == 6298) && md_cd_plat_val_ptr.md_sub_ver) {
		reg = ioremap_wc(0x20020000, 0x1000);
		if (!reg) {
			CCCI_ERROR_LOG(0, TAG, "%s, ioremap_wc fail\n", __func__);
			return -1;
		}

		CCCI_BOOTUP_LOG(0, TAG, "[POWER OFF] gen98+ stop MD UART\n");
		CCCI_NORMAL_LOG(0, TAG, "[POWER OFF] gen98+ stop MD UART\n");

		md_cd_lock_modem_clock_src(1);
		ccci_write32(reg, 0x180, ccci_read32(reg, 0x180) | 0x4);
		ccci_write32(reg, 0x1A0, ccci_read32(reg, 0x1A0) | 0x4);
		md_cd_lock_modem_clock_src(0);
		iounmap(reg);
	}

	/* revert sequencer setting to AOC1.0 for gen98 */
	if (md_cd_plat_val_ptr.md_gen == 6298) {
		ret = md1_revert_sequencer_setting(md);
		if (ret)
			return ret;
	}

	md1_dpsw_pmic_setting_off();
	if (ap_plat_info == 6991) {
		CCCI_NORMAL_LOG(0, TAG, "[POWER OFF] MD emi bus protect set\n");
		arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_EMI_BUS_SET,
			0, 0, 0, 0, 0, 0, &res);
		if (res.a0)
			CCCI_ERROR_LOG(-1, TAG,
				"[POWER OFF] MD emi bus protect set fail (0x%lx)\n", res.a0);
		else
			CCCI_NORMAL_LOG(0, TAG, "[POWER OFF] MD emi bus protect set done\n");
	}

	/* 1. power off MD MTCMOS */
	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER OFF] MD MTCMOS OFF start\n");
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER OFF] MD MTCMOS OFF start\n");
#if IS_ENABLED(CONFIG_COMMON_CLK_PG_LEGACY_V1) || IS_ENABLED(CONFIG_COMMON_CLK_PG_LEGACY)
	clk_disable_unprepare(clk_table[0].clk_ref);
#else
	ret = pm_runtime_put_sync(&md->plat_dev->dev);
#endif

	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER OFF] MD MTCMOS OFF end: ret = %d\n", ret);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER OFF] MD MTCMOS OFF end: ret = %d\n", ret);
	/* mtcmos off done, unblock md block io */
	ccci_ufs_io_operate(0);

	/* mtcmos off done, then delay 4ms, gen99 spec request */
	if (md_cd_plat_val_ptr.md_gen == 6299) {
		mdelay(4);
		CCCI_BOOTUP_LOG(0, TAG, "[POWER OFF] OFF done delay 4ms\n");
		CCCI_NORMAL_LOG(0, TAG, "[POWER OFF] OFF done delay 4ms\n");
	}

	/* 1. power off srclkena for gen97 */
	if ((md_cd_plat_val_ptr.md_gen == 6297 || md_cd_plat_val_ptr.md_gen == 6295) &&
	    (md_cd_plat_val_ptr.power_flow_config & (1 << SRCCLKENA_SETTING_BIT))) {
		ret = regmap_read(md->hw_info->plat_val->infra_ao_base,
			INFRA_AO_MD_SRCCLKENA, &reg_value);
		if (ret) {
			CCCI_ERROR_LOG(0, TAG,
				"%s:read INFRA_AO_MD_SRCCLKENA fail,ret=%d",
				__func__, ret);
			return ret;
		}
		reg_value &= ~(0xFF);
		regmap_write(md->hw_info->plat_val->infra_ao_base,
			INFRA_AO_MD_SRCCLKENA, reg_value);
		ret = regmap_read(md->hw_info->plat_val->infra_ao_base,
					INFRA_AO_MD_SRCCLKENA, &reg_value);
		if (ret) {
			CCCI_ERROR_LOG(0, TAG,
				"%s:read INFRA_AO_MD_SRCCLKENA fail,ret=%d",
				__func__, ret);
			return ret;
		}
		CCCI_BOOTUP_LOG(0, TAG,
			"%s: set md1_srcclkena=0x%x\n", __func__, reg_value);
	}

	flight_mode_set_by_atf(md, true);

	/* enable sequencer setting to AOC2.5 for gen98 */
	if ((md_cd_plat_val_ptr.md_gen == 6298) && ccci_get_hs2_done_status()) {
		ret = md1_enable_sequencer_setting(md);
		reset_modem_hs2_status();
		if (ret)
			return ret;
	}

	/* modem topclkgen off setting */
	md_cd_topclkgen_off(md);

	/* 5. DLPT */
#if IS_ENABLED(CONFIG_MTK_PBM)
	kicker_pbm_by_md(KR_MD1, false);
	CCCI_BOOTUP_LOG(0, TAG,
		"Call end kicker_pbm_by_md(0,false)\n");
#endif

	return ret;
}

static int md_cd_soft_power_off(struct ccci_modem *md, unsigned int mode)
{
	flight_mode_set_by_atf(md, true);
	if (s_notify_flightmode)
		s_notify_flightmode(true);
	return 0;
}

static int md_cd_soft_power_on(struct ccci_modem *md, unsigned int mode)
{
	flight_mode_set_by_atf(md, false);
	if (s_notify_flightmode)
		s_notify_flightmode(false);
	return 0;
}

static int md_start_platform(struct ccci_modem *md)
{
	struct arm_smccc_res res;

	struct device_node *node = NULL;
	void __iomem *sec_ao_base = NULL;

	int timeout = 100; /* 100 * 20ms = 2s */
	unsigned long ret = 0xFFFF;
#ifndef USING_PM_RUNTIME
	int retval = 0;
#endif

	if ((md->per_md_data.config.setting&MD_SETTING_FIRST_BOOT) == 0)
		return 0;
	md_cd_io_remap_md_side_register(md);
	md1_pmic_setting_init(md->plat_dev);

	if (ap_plat_info == 6989)
		dpsw_io_remap();

	if (md_cd_plat_val_ptr.md_gen > 6295) {
		while (timeout > 0) {
			arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_POWER_CONFIG, MD_CHECK_DONE,
				0, 0, 0, 0, 0, &res);
			ret = res.a0;
			if (!ret) {
				CCCI_ERROR_LOG(0, TAG, "BROM PASS\n");
				break;
			}
			timeout--;
			msleep(20);
		}
		arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_POWER_CONFIG,
			MD_CHECK_FLAG, 0, 0, 0, 0, 0, &res);
		CCCI_ERROR_LOG(0, TAG,
			"flag_1=%lu, flag_2=%lu, flag_3=%lu, flag_4=%lu\n",
			res.a0, res.a1, res.a2, res.a3);
	} else if (md_cd_plat_val_ptr.md_gen == 6295) {
		if ((md->per_md_data.config.setting&MD_SETTING_FIRST_BOOT) == 0)
			return 0;

		node = of_find_compatible_node(NULL, NULL, "mediatek,security_ao");
		if (node) {
			sec_ao_base = of_iomap(node, 0);
			if (sec_ao_base == NULL) {
				CCCI_ERROR_LOG(0, TAG, "sec_ao_base NULL\n");
				return -1;
			}
		} else {
			CCCI_ERROR_LOG(0, TAG, "sec_ao NULL\n");
			return -1;
		}

		while (timeout > 0) {
			if (ccci_read32(sec_ao_base, 0x824) == 0x01 &&
				ccci_read32(sec_ao_base, 0x828) == 0x01 &&
				ccci_read32(sec_ao_base, 0x82C) == 0x01 &&
				ccci_read32(sec_ao_base, 0x830) == 0x01) {
				CCCI_NORMAL_LOG(0, TAG, "BROM Pass\n");
				ret = 0;
				break;
			}
			timeout--;
			msleep(20);
		}
	} else
		return 0;

	md_cd_get_md_bootup_status(NULL, 0);

	if (ret != 0) {
		/* BROM */
		CCCI_ERROR_LOG(0, TAG, "BROM Failed\n");
		md_cd_dump_debug_register(md, true);
	}

	md_cd_power_off(md, 0);

	return ret;
}

static int md_cd_topclkgen_on(struct ccci_modem *md)
{
	unsigned int reg_value = 0;
	int ret;

	if (md_cd_plat_val_ptr.power_flow_config & (1 << TOP_CLK_GEN_ON)) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON] bypass %s step\n", __func__);
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON] bypass %s step\n", __func__);
		return 0;
	}

	CCCI_NORMAL_LOG(0, TAG,
		"[POWER ON]%s start\n", __func__);

	ret = regmap_read(md_cd_plat_val_ptr.topckgen_clk_base, 0, &reg_value);
	if (ret)
		return -1;
	reg_value &= ~((1<<8) | (1<<9));
	regmap_write(md_cd_plat_val_ptr.topckgen_clk_base, 0, reg_value);

	ret = regmap_read(md_cd_plat_val_ptr.topckgen_clk_base, 0, &reg_value);
	if (ret)
		return -2;

	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER ON]%s end: set md1_clk_mod = 0x%x\n",
		__func__, reg_value);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER ON]%s end: set md1_clk_mod = 0x%x\n",
		__func__, reg_value);

	return 0;
}

static int mtk_ccci_cfg_srclken_o1_on(struct ccci_modem *md)
{
	unsigned int val = 0;
	int ret;

	if (!(md_cd_plat_val_ptr.power_flow_config & (1 << SRCLKEN_O1_BIT))) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON] bypass %s step\n", __func__);
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON] bypass %s step\n", __func__);
		return 0;
	}

	if (md_cd_plat_val_ptr.srclken_o1_bit < 0)
		return -1;

	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER ON]%s: set srclken_o1_on start\n", __func__);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER ON]%s: set srclken_o1_on start\n", __func__);

	if (IS_ERR(md_cd_plat_val_ptr.spm_sleep_base)) {
		ret = -1;
		goto SRC_CLK_O1_DONE;
	}
	ret = regmap_write(md_cd_plat_val_ptr.spm_sleep_base, 0,
		0x0B160001);
	if (ret) {
		ret = -2;
		goto SRC_CLK_O1_DONE;
	}
	ret = regmap_read(md_cd_plat_val_ptr.spm_sleep_base, 0, &val);
	if (ret)
		CCCI_ERROR_LOG(0, TAG,
			"%s:read spm_sleep_base fail,ret=%d\n",
				__func__, ret);
	CCCI_INIT_LOG(-1, TAG,
		"[POWER ON]%s:spm_sleep_base: val:0x%x\n",
		__func__, val);

	ret = regmap_read(md_cd_plat_val_ptr.spm_sleep_base, 8, &val);
	if (ret) {
		ret = -3;
		goto SRC_CLK_O1_DONE;
	}
	CCCI_INIT_LOG(-1, TAG,
		"[POWER ON]%s:spm_sleep_base+8: val:0x%x +\n",
		__func__, val);
	val |= md_cd_plat_val_ptr.srclken_o1_bit;

	ret = regmap_write(md_cd_plat_val_ptr.spm_sleep_base, 8, val);
	if (ret) {
		ret = -4;
		goto SRC_CLK_O1_DONE;
	}
	ret = regmap_read(md_cd_plat_val_ptr.spm_sleep_base, 8, &val);
	if (ret)
		CCCI_ERROR_LOG(0, TAG,
			"%s:read spm_sleep_base+8 fail,ret=%d\n",
				__func__, ret);
	CCCI_NORMAL_LOG(-1, TAG,
		"[POWER ON]%s:spm_sleep_base+8: val:0x%x -\n",
		__func__, val);
SRC_CLK_O1_DONE:
	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER ON]%s: set srclken_o1_on done, ret = %d\n",
		__func__, ret);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER ON]%s: set srclken_o1_on done, ret = %d\n",
		__func__, ret);

	return ret;
}

static int md_cd_srcclkena_setting(struct ccci_modem *md)
{
	unsigned int reg_value;
	int ret;

	if (!(md_cd_plat_val_ptr.power_flow_config & (1 << SRCCLKENA_SETTING_BIT))) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON] bypass %s step\n", __func__);
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON] bypass %s step\n", __func__);
		return 0;
	}

	ret = regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_AO_MD_SRCCLKENA, &reg_value);
	if (ret) {
		CCCI_ERROR_LOG(0, TAG,
			"%s:read INFRA_AO_MD_SRCCLKENA fail,ret=%d\n",
			__func__, ret);
		return ret;
	}

	reg_value &= ~(0xFF);
	reg_value |= 0x21;
	ret = regmap_write(md->hw_info->plat_val->infra_ao_base,
		INFRA_AO_MD_SRCCLKENA, reg_value);
	if (ret) {
		CCCI_ERROR_LOG(0, TAG,
			"%s:write INFRA_AO_MD_SRCCLKENA value=%u fail,ret=%d\n",
			__func__, reg_value, ret);
		return -1;
	}

	ret = regmap_read(md->hw_info->plat_val->infra_ao_base,
			INFRA_AO_MD_SRCCLKENA, &reg_value);
	if (ret) {
		CCCI_ERROR_LOG(0, TAG,
			"%s:re-read INFRA_AO_MD_SRCCLKENA fail,ret=%d\n",
			__func__, ret);
	}
	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER ON]%s: set md1_srcclkena bit(0x1000_0F0C)=0x%x\n",
		__func__, reg_value);

	return 0;
}

static int ccci_md_pll_sec(unsigned long stage)
{
	struct arm_smccc_res res = {0};

	CCCI_NORMAL_LOG(-1, TAG, "Trigger MD pll setting, %d\n", (int)stage);

	arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_POWER_CONFIG,
		MD_LK_BOOT_PLAT, stage, 0, 0, 0, 0, &res);
	if (res.a0)
		return -1;
	return 0;
}

static int delay_and_wait(int wait_us, int set_val, int wait_val)
{
#define WAITE_UNIT   (10)
	int wait_counter = 1000000/WAITE_UNIT; // 1s
	int ret;
	unsigned int val = 0;

	udelay(wait_us);
	ret = regmap_write(md_cd_plat_val_ptr.spm_sleep_base, 0x404, set_val);
	if (ret)
		return -2;

	CCCI_NORMAL_LOG(-1, TAG, "[POWER ON] polling after %dus wait\n", wait_us);

	do {
		ret = regmap_read(md_cd_plat_val_ptr.spm_sleep_base, 0x404, &val);
		if (ret) {
			CCCI_ERROR_LOG(-1, TAG,
				"%s:read spm_sleep_base fail,ret=%d\n",
					__func__, ret);
			return -3;
		}
		if ((val & 0x10) == wait_val)
			break;
		udelay(WAITE_UNIT);
		wait_counter--;
	} while (wait_counter);

	if (!wait_counter && ((val & 0x10) != wait_val)) {
		CCCI_NORMAL_LOG(-1, TAG, "[POWER ON] polling end after %dus wait, 0x%x\n",
			wait_us, val);
		return -1;
	}

	CCCI_NORMAL_LOG(-1, TAG, "[POWER ON] polling end after %dus wait\n", wait_us);

	return 0;
}

static int set_pll_wa_flow(void)
{
	unsigned long stage = 0;
	int ret;

	if (IS_ERR(md_cd_plat_val_ptr.spm_sleep_base)) {
		ret = -1;
		goto SET_PLL_END;
	}

	for (stage = 0; stage < 3; stage++) {
		ret = ccci_md_pll_sec(stage);
		switch (stage) {
		case 0:
			ret = delay_and_wait(90, 1, 0x10);
			if (ret < 0) {
				ret = -2;
				goto SET_PLL_END;
			}
			break;
		case 1:
			ret = delay_and_wait(60, 0, 0x00);
			if (ret < 0) {
				ret = -3;
				goto SET_PLL_END;
			}
			ret = delay_and_wait(250, 1, 0x10);
			if (ret < 0) {
				ret = -4;
				goto SET_PLL_END;
			}

			break;
		case 2:
			ret = delay_and_wait(500, 0, 0x00);
			if (ret < 0) {
				ret = -5;
				goto SET_PLL_END;
			}
			break;
		}
	}
SET_PLL_END:

	return ret;

}

static void md_pll_setting(struct ccci_modem *md)
{
	int ret = 0;

	if (!(md_cd_plat_val_ptr.power_flow_config & (1 << MD_PLL_SETTING)))
		return;

	CCCI_BOOTUP_LOG(0, TAG, "[POWER ON] %s start\n", __func__);
	CCCI_NORMAL_LOG(0, TAG, "[POWER ON] %s start\n", __func__);

	ret = set_pll_wa_flow();

	CCCI_BOOTUP_LOG(0, TAG, "[POWER ON] %s end, %d\n", __func__, ret);
	CCCI_NORMAL_LOG(0, TAG, "[POWER ON] %s end, %d\n", __func__, ret);
}

static void md1_pre_access_md_reg(struct ccci_modem *md)
{
	unsigned int reg_value = 0, reg_value1 = 0;

	/* clear dummy reg flag to access modem reg */
	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_AP2MD_DUMMY_REG, &reg_value);
	reg_value &= (~(0x1 << INFRA_AP2MD_DUMMY_BIT));
	regmap_write(md->hw_info->plat_val->infra_ao_base,
		INFRA_AP2MD_DUMMY_REG, reg_value);
	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_AP2MD_DUMMY_REG, &reg_value);
	CCCI_NORMAL_LOG(0, TAG,
		"pre: ap2md dummy reg 0x%X: 0x%X\n", INFRA_AP2MD_DUMMY_REG, reg_value);

	/* disable MD to AP */
	regmap_write(md->hw_info->plat_val->infra_ao_base,
		INFRA_MD2PERI_PROT_SET, (0x1 << INFRA_MD2PERI_PROT_BIT));
	reg_value = 0;
	while (reg_value != (0x1 << INFRA_MD2PERI_PROT_BIT)) {
		regmap_read(md->hw_info->plat_val->infra_ao_base,
			INFRA_MD2PERI_PROT_RDY, &reg_value);
		reg_value &= (0x1 << INFRA_MD2PERI_PROT_BIT);
	}

	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_MD2PERI_PROT_EN, &reg_value);
	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_MD2PERI_PROT_RDY, &reg_value1);
	CCCI_NORMAL_LOG(0, TAG,
		"md2peri: en[0x%X], rdy[0x%X]\n", reg_value, reg_value1);
}

static void md1_post_access_md_reg(struct ccci_modem *md)
{
	unsigned int reg_value = 0;
	unsigned int reg_value1 = 0;

	// disable AP to MD
	regmap_write(md->hw_info->plat_val->infra_ao_base, INFRA_PERI2MD_PROT_SET,
		(0x1 << INFRA_PERI2MD_PROT_BIT));

	do {
		regmap_read(md->hw_info->plat_val->infra_ao_base,
			INFRA_PERI2MD_PROT_RDY, &reg_value);
		reg_value &= (0x1 << INFRA_PERI2MD_PROT_BIT);
	} while (reg_value != (0x1 << INFRA_PERI2MD_PROT_BIT));

	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_MD2PERI_PROT_EN, &reg_value);
	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_MD2PERI_PROT_RDY, &reg_value1);
	CCCI_BOOTUP_LOG(0, TAG,
		"peri2md: en[0x%X], rdy[0x%X]\n", reg_value, reg_value1);

	// enable MD to AP
	regmap_write(md->hw_info->plat_val->infra_ao_base, INFRA_MD2PERI_PROT_CLR,
		(0x1 << INFRA_MD2PERI_PROT_BIT));

	do {
		regmap_read(md->hw_info->plat_val->infra_ao_base,
			INFRA_MD2PERI_PROT_RDY, &reg_value);
		reg_value &= (0x1 << INFRA_MD2PERI_PROT_BIT);
	} while (reg_value);

	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_MD2PERI_PROT_EN, &reg_value);
	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_MD2PERI_PROT_RDY, &reg_value1);
	CCCI_BOOTUP_LOG(0, TAG,
		"md2peri: en[0x%X], rdy[0x%X]\n", reg_value, reg_value1);

	// set dummy reg flag and let md access AP
	regmap_read(md->hw_info->plat_val->infra_ao_base,
		INFRA_AP2MD_DUMMY_REG, &reg_value);
	reg_value |= (0x1 << INFRA_AP2MD_DUMMY_BIT);
	regmap_write(md->hw_info->plat_val->infra_ao_base,
		INFRA_AP2MD_DUMMY_REG, reg_value);

	CCCI_BOOTUP_LOG(0, TAG,
		"post: ap2md dummy reg 0x%X: 0x%X\n", INFRA_AP2MD_DUMMY_REG,
		reg_value);
}

void md1_pll_init_6739(struct ccci_modem *md)
{
	struct md_sys1_info *md_info;
	struct md_pll_reg *md_pll;
	void __iomem *map_addr;
	int cnt = 0;
	unsigned int reg_val;

	md_info = (struct md_sys1_info *)md->private_data;
	if (md_info == NULL) {
		CCCI_ERROR_LOG(0, TAG, "<%s> md->private_data is NULL,bypass pll init\n", __func__);
		return;
	}
	md_pll = md_info->md_pll_base;
	map_addr = ioremap(0x1000C000, 0x1000);
	if (map_addr == NULL) {
		CCCI_ERROR_LOG(0, TAG, "<%s> 0x1000C000 ioremap fail\n", __func__);
		return;
	}
	while (1) {
		reg_val = ccci_read32(md_pll->md_top_Pll, 0x0);
		CCCI_NORMAL_LOG(0, TAG, "Curr pll:0x%X\n", reg_val);
		if (reg_val != 0)
			break;
		msleep(20);
	}
	/* Enables clock square1 low-pass filter for 26M quality. */
	ROr2W(map_addr, 0x0, 0x2);
	iounmap(map_addr);
	udelay(100);

	/* Default md_srclkena_ack settle time = 136T 32K */
	/* cldma_write32(md_pll->md_top_Pll, 0x4, 0x02020E88); */

	/* PLL init */
	ccci_write32(md_pll->md_top_Pll, 0x60, 0x80118000);
	ccci_write32(md_pll->md_top_Pll, 0x58, 0x800B8A00);
	ccci_write32(md_pll->md_top_Pll, 0x50, 0x80114E00);
	ccci_write32(md_pll->md_top_Pll, 0x48, 0x80114E00);
	ccci_write32(md_pll->md_top_Pll, 0x40, 0x800B8A00);

	while ((ccci_read32(md_pll->md_top_Pll, 0xC00) >> 14) & 0x1)
		;

	RAnd2W(md_pll->md_top_Pll, 0x108, ~(0x10000));

	ccci_write32(md_pll->md_top_Pll, 0x14, 0x10000);
	ccci_write32(md_pll->md_top_Pll, 0x14, 0x10001);
	udelay(100);
	ccci_write32(md_pll->md_top_Pll, 0x14, 0x10000);
	ccci_write32(md_pll->md_top_Pll, 0x14, 0x0);

	ROr2W(md_pll->md_top_Pll, 0x108, 0x10000);
	udelay(1);
	RAnd2W(md_pll->md_top_Pll, 0x104, ~(0x4000000));
	udelay(1);
	ccci_write32(md_pll->md_top_Pll, 0x10, 0x100010);

	do {
		reg_val = ccci_read32(md_pll->md_top_Pll, 0x10);
		cnt++;
		if ((cnt % 5) == 0) {
			CCCI_BOOTUP_LOG(0, TAG,
				"pll init: rewrite 0x100010(%d)\n", cnt);
			ccci_write32(md_pll->md_top_Pll, 0x10, 0x100010);
		}
		msleep(20);
	} while (reg_val != 0x100010);
	CCCI_BOOTUP_LOG(0, TAG,
		"pll init: check 0x100010[0x%X], cnt:%d\n", reg_val, cnt);

	while ((ccci_read32(md_pll->md_top_clkSW, 0x84) & 0x8000) != 0x8000) {
		msleep(20);
		CCCI_BOOTUP_LOG(0, TAG,
			"pll init: [0x%x]=0x%x\n", MDTOP_CLKSW_BASE + 0x84,
			ccci_read32(md_pll->md_top_clkSW, 0x84));
	}

	ROr2W(md_pll->md_top_clkSW, 0x24, 0x3);
	ROr2W(md_pll->md_top_clkSW, 0x24, 0x58103FC);
	ROr2W(md_pll->md_top_clkSW, 0x28, 0x10);

	ccci_write32(md_pll->md_top_clkSW, 0x20, 0x1);

	ccci_write32(md_pll->md_top_Pll, 0x314, 0xFFFF);
	ccci_write32(md_pll->md_top_Pll, 0x318, 0xFFFF);

	/*make a record that means MD pll has been initialized.*/
	ccci_write32(md_pll->md_top_Pll, 0xF00, 0x62930000);
	CCCI_BOOTUP_LOG(0, TAG, "pll init: end\n");
}

void md1_pll_init(struct ccci_modem *md)
{
	struct md_sys1_info *md_info;
	struct md_pll_reg *md_pll;
	void __iomem *map_addr;
	int cnt = 0;
	unsigned int reg_val = 0;

	md_info = (struct md_sys1_info *)md->private_data;
	if (md_info == NULL) {
		CCCI_ERROR_LOG(0, TAG, "<%s> md->private_data is NULL,bypass pll init\n", __func__);
		return;
	}
	md_pll = md_info->md_pll_base;
	map_addr = ioremap(0x1000C000, 0x1000);
	if (map_addr == NULL) {
		CCCI_ERROR_LOG(0, TAG, "<%s> 0x1000C000 ioremap fail\n", __func__);
		return;
	}
	if (!md_pll->md_top_Pll || !md_pll->md_top_clkSW) {
		CCCI_ERROR_LOG(0, TAG, "pll init: missing mapping\n");
		return;
	}
	reg_val = ccci_read32(md_pll->md_top_Pll, 0x0);
	CCCI_NORMAL_LOG(0, TAG, "md_top_Pll val:0x%X before\n", reg_val);

	while (1) {
		reg_val = ccci_read32(md_pll->md_top_Pll, 0x0);
		CCCI_NORMAL_LOG(0, TAG, "md_top_Pll val:0x%X\n", reg_val);
		if (reg_val != 0)
			break;
		msleep(20);
	}

	CCCI_BOOTUP_LOG(0, TAG, "md_top_Pll val:0x%X after\n", reg_val);
	/* Enables clock square1 low-pass filter for 26M quality. */
	ROr2W(map_addr, 0x0, 0x2);
	udelay(100);
	iounmap(map_addr);

	/* Default md_srclkena_ack settle time = 147T 32K */
	ccci_write32(md_pll->md_top_Pll, 0x4, 0x02020E93);
	if (ap_plat_info == 6765 || ap_plat_info == 6761) {
		/* Default md_srclkena_ack settle time = 136T 32K */
		ccci_write32(md_pll->md_top_Pll, 0x4, 0x02020E88);
	} else {
		/* Default md_srclkena_ack settle time = 147T 32K */
		ccci_write32(md_pll->md_top_Pll, 0x4, 0x02020E93);
	}
	/* PLL init */
	ccci_write32(md_pll->md_top_Pll, 0x60, 0x801713B1);
	ccci_write32(md_pll->md_top_Pll, 0x58, 0x80171400);
	ccci_write32(md_pll->md_top_Pll, 0x50, 0x80229E00);
	ccci_write32(md_pll->md_top_Pll, 0x48, 0x80204E00);
	ccci_write32(md_pll->md_top_Pll, 0x40, 0x80213C00);

	while ((ccci_read32(md_pll->md_top_Pll, 0xC00) >> 14) & 0x1)
		;

	RAnd2W(md_pll->md_top_Pll, 0x64, ~(0x80));
	if (ap_plat_info == 6761)
		CCCI_BOOTUP_LOG(0, TAG, "[POWER ON] by pass set 0x4C43100\n");
	else {
		CCCI_NORMAL_LOG(0, TAG, "[POWER ON] do write 0x4C43100\n");
		ccci_write32(md_pll->md_top_Pll, 0x104, 0x4C43100);
	}
	ccci_write32(md_pll->md_top_Pll, 0x10, 0x100010);
	do {
		reg_val = ccci_read32(md_pll->md_top_Pll, 0x10);
		cnt++;
		if ((cnt % 5) == 0) {
			CCCI_BOOTUP_LOG(0, TAG,
				"pll init: rewrite 0x100010(%d)\n", cnt);
			ccci_write32(md_pll->md_top_Pll, 0x10, 0x100010);
		}
		msleep(20);
	} while (reg_val != 0x100010);
	CCCI_BOOTUP_LOG(0, TAG,
		"pll init: check 0x100010[0x%X], cnt:%d\n", reg_val, cnt);

	while ((ccci_read32(md_pll->md_top_clkSW, 0x84) & 0x8000) != 0x8000) {
		msleep(20);
		CCCI_BOOTUP_LOG(0, TAG, "pll init: [0x%x]=0x%x\n",
			MDTOP_CLKSW_BASE + 0x84,
			ccci_read32(md_pll->md_top_clkSW, 0x84));
	}

	ROr2W(md_pll->md_top_clkSW, 0x24, 0x3);
	ROr2W(md_pll->md_top_clkSW, 0x24, 0x58103FC);
	ROr2W(md_pll->md_top_clkSW, 0x28, 0x10);

	ccci_write32(md_pll->md_top_clkSW, 0x20, 0x1);

	ccci_write32(md_pll->md_top_Pll, 0x314, 0xFFFF);
	ccci_write32(md_pll->md_top_Pll, 0x318, 0xFFFF);

	/* make a record that means MD pll has been initialized. */
	ccci_write32(md_pll->md_top_Pll, 0xF00, 0x62930000);
	CCCI_BOOTUP_LOG(0, TAG, "pll init: end\n");
}


#ifdef SUPPORT_MT6739
static int (*vcorefs_request_dvfs_callback)(enum dvfs_kicker, enum dvfs_opp);
void ccci_set_svcorefs_request_dvfs_cb(int (*vcorefs_request_dvfs_opp)(enum dvfs_kicker, enum dvfs_opp))
{
	vcorefs_request_dvfs_callback = vcorefs_request_dvfs_opp;
}
EXPORT_SYMBOL(ccci_set_svcorefs_request_dvfs_cb);
#endif


/* mt6739 used vcore old fun to set value */
static int md_cd_vcore_config_old (unsigned int hold_req)
{
	static int is_hold;
	int ret = -1;
#ifdef SUPPORT_MT6739
	if (!vcorefs_request_dvfs_callback) {
		CCCI_ERROR_LOG(0, TAG,
			"register vcorefs_request_dvfs_callback func fail\n");
		return ret;
	}
#endif

	CCCI_BOOTUP_LOG(0, TAG,
		"md_cd_vcore_config: is_hold=%d, hold_req=%d\n", is_hold, hold_req);
	if (hold_req && is_hold == 0) {
		//ret = vcorefs_request_dvfs_callback(KIR_APCCCI, OPP_0);
		is_hold = 1;
	} else if (hold_req == 0 && is_hold) {
		//ret = vcorefs_request_dvfs_callback(KIR_APCCCI, OPP_UNREQ);
		is_hold = 0;
	} else
		CCCI_ERROR_LOG(0, TAG,
			"invalid hold_req: is_hold=%d, hold_req=%d\n", is_hold, hold_req);
	if (ret)
		CCCI_ERROR_LOG(0, TAG,
			"md_cd_vcore_config fail: ret=%d, hold_req=%d\n", ret, hold_req);
	return ret;
}

int md_cd_vcore_config(unsigned int hold_req)
{
	static int is_hold;
	int volt_cnt, volt;
	int ret = 0;
	struct ccci_modem *md;

	md = ccci_get_modem();;
	if (!md)
		return -1;
	if (md_cd_plat_val_ptr.md_gen >= 6295)
		return 0;
	/* mt6739 used vcore old fun to set value */
	if (ap_plat_info == 6739) {
		ret = md_cd_vcore_config_old(hold_req);
		return ret;
	}

	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER ON]%s: is_hold=%d, hold_req=%d\n", __func__, is_hold, hold_req);
	if (hold_req && is_hold == 0) {
		vcore_reg_ref = devm_regulator_get(&md->plat_dev->dev, "dvfsrc-vcore");
		if (IS_ERR(vcore_reg_ref)) {
			pr_notice("%s: get regulator fail(%ld)\n",
				__func__, PTR_ERR(vcore_reg_ref));
			return PTR_ERR(vcore_reg_ref);
		}
		volt_cnt = regulator_count_voltages(vcore_reg_ref);
		if (volt_cnt <= 0) {
			CCCI_NORMAL_LOG(0, TAG, "%s: regulator_count_voltages fail(%d)\n",
				__func__, volt_cnt);
			return -EINVAL;
		}
		volt = regulator_list_voltage(vcore_reg_ref, volt_cnt - 1);

		CCCI_NORMAL_LOG(0, TAG,
			"[POWER ON]%s: set vcore voltage(%d)\n", __func__, volt);
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON]%s: set vcore voltage(%d)\n", __func__, volt);
		regulator_set_voltage(vcore_reg_ref, volt, INT_MAX);
		ret = regulator_get_voltage(vcore_reg_ref);
		if (ret < 0)
			CCCI_BOOTUP_LOG(0, TAG, "[POWER ON]%s: get voltage fail, ret:%d\n",
					__func__, ret);
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON]%s: get vcore voltage(%d)\n", __func__, ret);

		is_hold = 1;
	} else if (hold_req == 0 && is_hold) {
		if (!IS_ERR(vcore_reg_ref)) {
			regulator_put(vcore_reg_ref);
			vcore_reg_ref = NULL;
		}
		is_hold = 0;
	} else
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON]%s: invalid hold_req: is_hold=%d, hold_req=%d\n",
			__func__, is_hold, hold_req);

	return 0;
}

static int md_cd_power_on(struct ccci_modem *md)
{
	int ret = 0;
	void __iomem *md_rgu_base;
	struct arm_smccc_res res;

	/* step 1: PMIC setting,if setting DPSW bypass this step */
	if (!(md_cd_plat_val_ptr.power_flow_config & (1 << MD_DPSW_SETTING)))
		md1_pmic_setting_on();
	else
		md1_dpsw_pmic_setting_on();

	/* modem topclkgen on setting */
	ret = md_cd_topclkgen_on(md);
	if (ret) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON] md_cd_topclkgen_on fail, ret=%d\n", ret);
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON] md_cd_topclkgen_on fail, ret=%d\n", ret);
		return ret;
	}

	/* step 2: MD srcclkena setting */
	ret = md_cd_srcclkena_setting(md);
	if (ret) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON] md_cd_srcclkena_setting fail, ret=%d\n", ret);
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON] md_cd_srcclkena_setting fail, ret=%d\n", ret);
		return ret;
	}

	ret = mtk_ccci_cfg_srclken_o1_on(md);
	if (ret) {
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON] mtk_ccci_cfg_srclken_o1_on fail, ret=%d\n", ret);
		CCCI_ERROR_LOG(0, TAG,
			"[POWER ON] mtk_ccci_cfg_srclken_o1_on fail, ret=%d\n", ret);
		return ret;
	}

	/* disable sequencer setting to AOC2.5 for gen98 */
	if (md_cd_plat_val_ptr.md_gen == 6298) {
		ret = md1_disable_sequencer_setting(md);
		if (ret)
			return ret;
	}

	/* step 3: power on MD_INFRA and MODEM_TOP */
	flight_mode_set_by_atf(md, false);
	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER ON] MD MTCMOS ON start\n");
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER ON] MD MTCMOS ON start\n");
#if IS_ENABLED(CONFIG_COMMON_CLK_PG_LEGACY_V1) || IS_ENABLED(CONFIG_COMMON_CLK_PG_LEGACY)
	ret = clk_prepare_enable(clk_table[0].clk_ref);
#else
	ret = pm_runtime_get_sync(&md->plat_dev->dev);
#endif
	CCCI_BOOTUP_LOG(0, TAG,
		"[POWER ON] MD MTCMOS ON end: ret = %d\n", ret);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER ON] MD MTCMOS ON end: ret = %d\n", ret);

	if (ap_plat_info == 6991) {
		CCCI_NORMAL_LOG(0, TAG, "[POWER ON] md emi bus protect clear\n");
		arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_EMI_BUS_CLEAR,
			0, 0, 0, 0, 0, 0, &res);
		if (res.a0)
			CCCI_ERROR_LOG(-1, TAG,
				"[POWER ON] md emi bus protect clear fail (0x%lx)\n", res.a0);
		else
			CCCI_NORMAL_LOG(0, TAG,
				"[POWER ON] MD emi bus protect clear done\n");
	}
	/* step 4: md DPSW set */
	md_cd_dpsw_setting(md);

#if IS_ENABLED(CONFIG_MTK_PBM)
	kicker_pbm_by_md(KR_MD1, true);
	CCCI_BOOTUP_LOG(0, TAG,
		"Call end kicker_pbm_by_md(0,true)\n");
#endif

	if (ret)
		return ret;

	if (md_cd_plat_val_ptr.md_gen == 6293)
		md1_pre_access_md_reg(md);

#ifdef FEATURE_INFORM_NFC_VSIM_CHANGE
	/* notify NFC */
	inform_nfc_vsim_change(1, 0);
#endif

	if (md_cd_plat_val_ptr.md_gen < 6295) {
		/* step 5: pll init */
		md1_pll_init(md);
		/* step 8: disable MD WDT */
		md_rgu_base = ioremap(0x200f0100, 0x300);
		ccci_write32(md_rgu_base, 0, 0x55000030); //0x200f0000 + 0x100
	} else
		md_pll_setting(md);

	/* md_first_power_on set 1 */
	md_cd_plat_val_ptr.md_first_power_on = 1;

	return 0;
}

static int md_cd_let_md_go(struct ccci_modem *md)
{
	struct arm_smccc_res res;
	void __iomem *md_boot_slave_en;

	if (MD_IN_DEBUG(md))
		return -1;
	CCCI_BOOTUP_LOG(0, TAG, "[POWER ON]set MD boot slave\n");
	CCCI_NORMAL_LOG(0, TAG, "[POWER ON]set MD boot slave\n");

	if(md_cd_plat_val_ptr.md_gen > 6295) {
		/* make boot vector take effect */
		arm_smccc_smc(MTK_SIP_KERNEL_CCCI_CONTROL, MD_POWER_CONFIG,
			MD_KERNEL_BOOT_UP, 0, 0, 0, 0, 0, &res);
		CCCI_BOOTUP_LOG(0, TAG,
			"[POWER ON]set MD boot slave done: ret=%lu, boot_status_0=%lu, boot_status_1=%lu, boot_slave = %lu\n",
			res.a0, res.a1, res.a2, res.a3);
		CCCI_NORMAL_LOG(0, TAG,
			"[POWER ON]set MD boot slave done: ret=%lu, boot_status_0=%lu, boot_status_1=%lu, boot_slave = %lu\n",
			res.a0, res.a1, res.a2, res.a3);
	} else if (md_cd_plat_val_ptr.md_gen == 6295) {
		md_boot_slave_en = ioremap(0x20000024, 0x4);
		if(md_boot_slave_en == NULL) {
			CCCI_ERROR_LOG(0, TAG, "%s boot_slave_en remap fail\n", __func__);
			return -1;
		}
		ccci_write32(md_boot_slave_en, 0, 1);
		CCCI_NORMAL_LOG(0, TAG, "MD boot slave = 0x%x\n",
			ccci_read32(md_boot_slave_en, 0));
		iounmap(md_boot_slave_en);
		md_cd_get_md_bootup_status(NULL, 0);
	} else {
		md_boot_slave_en = ioremap(0x20000024, 0x4);
		if(md_boot_slave_en == NULL) {
			CCCI_ERROR_LOG(0, TAG, "%s boot_slave_en remap fail\n", __func__);
			return -1;
		}
		ccci_write32(md_boot_slave_en, 0, 1);
		iounmap(md_boot_slave_en);
		md1_post_access_md_reg(md);
		md_cd_get_md_bootup_status(NULL, 0);
	}

	CCCI_BOOTUP_LOG(0, TAG, "[POWER ON] %s done\n", __func__);
	return 0;
}

static struct ccci_plat_ops md_cd_plat_ptr = {
	.md_dump_reg = &legacy_md_dump_register,
	//.cldma_hw_rst = &md_cldma_hw_reset,
	//.set_clk_cg = &ccci_set_clk_cg,
	//.remap_md_reg = &md_cd_io_remap_md_side_register,
	.lock_modem_clock_src = &md_cd_lock_modem_clock_src,
	.get_md_bootup_status = &md_cd_get_md_bootup_status,
	.debug_reg = &md_cd_dump_debug_register,
	//.check_emi_state = &md_cd_check_emi_state,
	.soft_power_off = &md_cd_soft_power_off,
	.soft_power_on = &md_cd_soft_power_on,
	.start_platform = &md_start_platform,
	.power_on = &md_cd_power_on,
	.let_md_go = &md_cd_let_md_go,
	.power_off = &md_cd_power_off,
	.vcore_config = md_cd_vcore_config,
};

static int md_cd_get_modem_hw_info(struct platform_device *dev_ptr,
	struct ccci_dev_cfg *dev_cfg, struct md_hw_info *hw_info)
{
	int idx = 0;
	int ret;
#ifdef USING_PM_RUNTIME
	int retval = 0;
#endif

	if (dev_ptr->dev.of_node == NULL) {
		CCCI_ERROR_LOG(0, TAG, "modem OF node NULL\n");
		return -1;
	}

	if (!get_modem_is_enabled()) {
		CCCI_ERROR_LOG(0, TAG, "modem is not enabled, exit\n");
		return -1;
	}

	ret = of_property_read_u32(dev_ptr->dev.of_node,
		"mediatek,ap-plat-info", &ap_plat_info);
	if (ret < 0)
		CCCI_ERROR_LOG(0, TAG, "%s: get DTS: ap-plat-info fail\n", __func__);
	else
		CCCI_NORMAL_LOG(0, TAG, "ap_plat_info: %u\n", ap_plat_info);


	memset(dev_cfg, 0, sizeof(struct ccci_dev_cfg));

	dev_cfg->major = 0;
	dev_cfg->minor_base = 0;
	ret = of_property_read_u32(dev_ptr->dev.of_node,
		"mediatek,cldma-capability", &dev_cfg->capability);
	if (ret < 0) {
		CCCI_ERROR_LOG(0, TAG, "%s:get DTS:cldma-capability fail\n",
			__func__);
		return -1;
	}
	ret = of_property_read_u32(dev_ptr->dev.of_node,
		"mediatek,offset-epon-md1", &hw_info->md_epon_offset);
	if (ret < 0) {
		CCCI_ERROR_LOG(0, TAG, "%s:get DTS:mediatek,offset-epon-md1 fail\n",
			__func__);
		hw_info->md_epon_offset = 0;
	}
	ret = of_property_read_u32_index(dev_ptr->dev.of_node,
			"mediatek,offset-epon-md1", 1, &retval);
	if (ret < 0)
		hw_info->md_l2sram_base = NULL;
	else {
		hw_info->md_l2sram_base = of_iomap(dev_ptr->dev.of_node, 0);
		ret = of_property_read_u32_index(dev_ptr->dev.of_node,
			"reg", 3, &retval);
		if (ret < 0)
			hw_info->md_l2sram_size = 0;
		else
			hw_info->md_l2sram_size = retval;
	}
	hw_info->sequencer_base = of_iomap(dev_ptr->dev.of_node, 1);
	if (hw_info->sequencer_base == NULL) {
		hw_info->sequencer_base = ioremap_wc(0x1C803000, 0x1000);
		CCCI_ERROR_LOG(0, TAG, "%s:get DTS:sequencer_base fail\n",
			__func__);
	}

	CCCI_NORMAL_LOG(0, TAG, "%s, val: %s, 0x%x, l2sram_size: %d\n",
			__func__, hw_info->md_l2sram_base?"l2sram":"mddbgss",
			hw_info->md_epon_offset, hw_info->md_l2sram_size);

	hw_info->md_wdt_irq_id =
	 irq_of_parse_and_map(dev_ptr->dev.of_node, 0);
	/* Device tree using none flag to register irq,
	 * sensitivity has set at "irq_of_parse_and_map"
	 */
	hw_info->md_wdt_irq_flags = IRQF_TRIGGER_NONE;
	ret = of_property_read_u32(dev_ptr->dev.of_node,
		"mediatek,md-generation", &md_cd_plat_val_ptr.md_gen);
	if (ret < 0) {
		CCCI_ERROR_LOG(0, TAG, "%s:get DTS:md_gen fail\n",
			__func__);
		return -1;
	}

	/* "mediatek,md-sub-version" = 0 or can't find this properity
	 * defaults to the MD major generation, such as Gen98;
	 * when this value is set to 1 in dts, it refers to an advanced
	 * subversion of the same MD major generation, such as Gen98+
	 */
	ret = of_property_read_u32(dev_ptr->dev.of_node,
		"mediatek,md-sub-version", &md_cd_plat_val_ptr.md_sub_ver);
	if (ret < 0) {
		CCCI_NORMAL_LOG(0, TAG, "%s: No md-sun-ver found\n",
			       __func__);
		md_cd_plat_val_ptr.md_sub_ver = 0;
	}

	md_cd_plat_val_ptr.infra_ao_base =
			syscon_regmap_lookup_by_phandle(dev_ptr->dev.of_node,
			"ccci-infracfg");
	if (IS_ERR(md_cd_plat_val_ptr.infra_ao_base)) {
		CCCI_ERROR_LOG(0, TAG,
			"infra_ao fail: NULL!\n");
		return -1;
	}

	hw_info->plat_ptr = &md_cd_plat_ptr;
	hw_info->plat_val = &md_cd_plat_val_ptr;
	if ((hw_info->plat_ptr == NULL) || (hw_info->plat_val == NULL))
		return -1;
	hw_info->plat_val->offset_epof_md1 = 7*1024+0x234;
	for (idx = 0; idx < ARRAY_SIZE(clk_table); idx++) {
		clk_table[idx].clk_ref = devm_clk_get(&dev_ptr->dev,
			clk_table[idx].clk_name);
		if (IS_ERR(clk_table[idx].clk_ref)) {
			CCCI_ERROR_LOG(0, TAG,
				 "md get %s failed\n",
					clk_table[idx].clk_name);
			clk_table[idx].clk_ref = NULL;
		}
	}
	md_cd_plat_val_ptr.topckgen_clk_base =
			syscon_regmap_lookup_by_phandle(dev_ptr->dev.of_node,
			"ccci-topckgen");
	if (IS_ERR(md_cd_plat_val_ptr.topckgen_clk_base))
		CCCI_ERROR_LOG(0, TAG, "topckgen_clk_base fail: NULL!\n");

/*
 * md_cd_plat_val_ptr.power_flow_config will decide use which flow:
 * bit0: means to set srcclkena
 * bit1: means to set srclken_o1_on
 * bit2: means to config md1_revert_sequencer_setting
 */
	ret = of_property_read_u32(dev_ptr->dev.of_node,
		"mediatek,power-flow-config",
		&md_cd_plat_val_ptr.power_flow_config);
	if (ret < 0) {
		md_cd_plat_val_ptr.power_flow_config = 0;
		CCCI_ERROR_LOG(0, TAG, "%s:get DTS:power-flow-config fail\n",
			__func__);
	} else
		CCCI_NORMAL_LOG(0, TAG,
			"%s:power_flow_config=0x%x\n",
			__func__, md_cd_plat_val_ptr.power_flow_config);

	ret = of_property_read_u32(dev_ptr->dev.of_node,
		"mediatek,srclken-o1", &md_cd_plat_val_ptr.srclken_o1_bit);
	if (ret < 0) {
		CCCI_ERROR_LOG(0, TAG,
			"%s:get DTS: srclken-o1 fail, no need set\n",
			__func__);
		md_cd_plat_val_ptr.srclken_o1_bit = -1;
	} else
		CCCI_NORMAL_LOG(0, TAG,
			"%s:srclken_o1_bit=0x%x\n",
			__func__, md_cd_plat_val_ptr.srclken_o1_bit);

	if (hw_info->md_wdt_irq_id == 0) {
		CCCI_ERROR_LOG(0, TAG,
			"md_wdt_irq:%d\n", hw_info->md_wdt_irq_id);
		return -1;
	}

	ret = of_property_read_u32(dev_ptr->dev.of_node,
		"mediatek,boot-status-value",
		&md_cd_plat_val_ptr.boot_status_value);
	if (ret < 0) {
		md_cd_plat_val_ptr.boot_status_value = 0;
		CCCI_ERROR_LOG(0, TAG, "%s:get DTS:boot-status-value fail\n",
			__func__);
	} else
		CCCI_NORMAL_LOG(0, TAG, "%s: boot_status_value = 0x%x\n",
			__func__, md_cd_plat_val_ptr.boot_status_value);

	/* Get spm sleep base */
	md_cd_plat_val_ptr.spm_sleep_base =
			syscon_regmap_lookup_by_phandle(dev_ptr->dev.of_node,
			"ccci-spmsleep");
	if (IS_ERR(md_cd_plat_val_ptr.spm_sleep_base))
		CCCI_ERROR_LOG(0, TAG,
			"%s: get spm_sleep_base reg failed\n",
			__func__);
	else
		CCCI_INIT_LOG(-1, TAG, "spm_sleep_base:0x%lx\n",
			(unsigned long)md_cd_plat_val_ptr.spm_sleep_base);

	CCCI_DEBUG_LOG(0, TAG,
		"dev_major:%d,minor_base:%d,capability:%d\n",
		dev_cfg->major, dev_cfg->minor_base, dev_cfg->capability);

	CCCI_DEBUG_LOG(0, TAG,
		"md_wdt_irq:%d\n", hw_info->md_wdt_irq_id);

	if (md_cd_plat_val_ptr.md_gen == 6293) {
		CCCI_NORMAL_LOG(0, TAG, "[POWER ON] skip dummy clk enable for md gen93\n");
		return 0;
	}
	/* used to match mtcmos ref count for symmetrical on-off */
#if (IS_ENABLED(CONFIG_COMMON_CLK_PG_LEGACY_V1) || IS_ENABLED(CONFIG_COMMON_CLK_PG_LEGACY))
	ret = clk_prepare_enable(clk_table[0].clk_ref);
	CCCI_NORMAL_LOG(0, TAG, "[POWER ON] dummy: clk: MD MTCMOS ON %d\n", ret);
#else
	pm_runtime_enable(&dev_ptr->dev);
	dev_pm_syscore_device(&dev_ptr->dev, true);
	retval = pm_runtime_get_sync(&dev_ptr->dev);
	CCCI_NORMAL_LOG(0, TAG,
		"[POWER ON] dummy: pm: MD MTCMOS ON %d\n", retval);
#endif

	return 0;
}

unsigned int ccci_get_ap_plat(void)
{
	return ap_plat_info;
}

static int ccci_modem_remove(struct platform_device *dev)
{
	ccci_remove_spm_resource();
	return 0;
}

static void ccci_modem_shutdown(struct platform_device *dev)
{
}

static int ccci_modem_suspend(struct platform_device *dev, pm_message_t state)
{
	CCCI_DEBUG_LOG(0, TAG, "%s empty now\n", __func__);
	return 0;
}

static int ccci_modem_resume(struct platform_device *dev)
{
	CCCI_DEBUG_LOG(0, TAG, "%s empty now\n", __func__);
	return 0;
}

static int ccci_modem_pm_suspend(struct device *device)
{
	struct platform_device *pdev = to_platform_device(device);

	if (pdev == NULL) {
		CCCI_ERROR_LOG(MD_SYS1, TAG, "%s pdev == NULL\n", __func__);
		return -1;
	}
	return ccci_modem_suspend(pdev, PMSG_SUSPEND);
}

static int ccci_modem_pm_resume(struct device *device)
{
	struct platform_device *pdev = to_platform_device(device);

	if (pdev == NULL) {
		CCCI_ERROR_LOG(MD_SYS1, TAG, "%s pdev == NULL\n", __func__);
		return -1;
	}
	return ccci_modem_resume(pdev);
}

static int ccci_modem_pm_restore_noirq(struct device *device)
{
	struct ccci_modem *md = (struct ccci_modem *)device->platform_data;

	/* set flag for next md_start */
	md->per_md_data.config.setting |= MD_SETTING_RELOAD;
	md->per_md_data.config.setting |= MD_SETTING_FIRST_BOOT;
	/* restore IRQ */
#ifdef FEATURE_PM_IPO_H
	irq_set_irq_type(md_ctrl->cldma_irq_id, IRQF_TRIGGER_HIGH);
	irq_set_irq_type(md_ctrl->md_wdt_irq_id, IRQF_TRIGGER_RISING);
#endif
	return 0;
}

static int ccci_modem_probe(struct platform_device *plat_dev)
{
	struct ccci_dev_cfg dev_cfg;
	int ret;
	struct md_hw_info *md_hw;
	unsigned long long time_total = sched_clock();

	/* Allocate modem hardware info structure memory */
	md_hw = kzalloc(sizeof(struct md_hw_info), GFP_KERNEL);
	if (md_hw == NULL) {
		CCCI_ERROR_LOG(-1, TAG,
			"%s:alloc md hw mem fail\n", __func__);
		return -1;
	}
	ret = md_cd_get_modem_hw_info(plat_dev, &dev_cfg, md_hw);
	if (ret != 0) {
		CCCI_ERROR_LOG(-1, TAG,
			"%s:get hw info fail(%d)\n", __func__, ret);
		kfree(md_hw);
		return -1;
	}
#ifdef CCCI_KMODULE_ENABLE
	ccci_init();
#endif
	ret = ccci_modem_init_common(plat_dev, &dev_cfg, md_hw);
	if (ret < 0) {
		kfree(md_hw);
	}
	time_total = sched_clock() - time_total;
	CCCI_NORMAL_LOG(-1, TAG, "%s cost: %llu\n", __func__, time_total);
	ccci_dump_write(CCCI_DUMP_MD_INIT,
		CCCI_DUMP_TIME_FLAG | CCCI_DUMP_ANDROID_TIME_FLAG,
		"%s cost: %llu\n", __func__, time_total);

	return ret;
}

static const struct dev_pm_ops ccci_modem_pm_ops = {
	.suspend = ccci_modem_pm_suspend,
	.resume = ccci_modem_pm_resume,
	.freeze = ccci_modem_pm_suspend,
	.thaw = ccci_modem_pm_resume,
	.poweroff = ccci_modem_pm_suspend,
	.restore = ccci_modem_pm_resume,
	.restore_noirq = ccci_modem_pm_restore_noirq,
};

#if IS_ENABLED(CONFIG_OF)
static const struct of_device_id ccci_modem_of_ids[] = {
	{.compatible = "mediatek,mddriver",},
	{}
};
#endif

static struct platform_driver ccci_modem_driver = {

	.driver = {
		   .name = "driver_modem",
#if IS_ENABLED(CONFIG_OF)
		   .of_match_table = ccci_modem_of_ids,
#endif

#if IS_ENABLED(CONFIG_PM)
		   .pm = &ccci_modem_pm_ops,
#endif
		   },
	.probe = ccci_modem_probe,
	.remove = ccci_modem_remove,
	.shutdown = ccci_modem_shutdown,
	.suspend = ccci_modem_suspend,
	.resume = ccci_modem_resume,
};

static int __init modem_cd_init(void)
{
	int ret;

	ret = platform_driver_register(&ccci_modem_driver);
	if (ret) {
		CCCI_ERROR_LOG(-1, TAG,
			"modem platform driver register fail(%d)\n",
			ret);
		return ret;
	}
	return 0;
}

static void __exit modem_cd_exit(void)
{
}

module_init(modem_cd_init);
module_exit(modem_cd_exit);

MODULE_AUTHOR("CCCI");
MODULE_DESCRIPTION("CCCI modem driver v0.1");
MODULE_LICENSE("GPL");

