Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 19:10:45 2019
| Host         : Photonics running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file func1_timing_summary_routed.rpt -pb func1_timing_summary_routed.pb -rpx func1_timing_summary_routed.rpx -warn_on_violation
| Design       : func1
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 46 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.183        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.183        0.000                      0                   66        0.154        0.000                      0                   66        4.500        0.000                       0                    47  
sys_clk_pin         8.183        0.000                      0                   66        0.154        0.000                      0                   66        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 8.183        0.000                      0                   66        0.119        0.000                      0                   66  
clk           sys_clk_pin         8.183        0.000                      0                   66        0.119        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.715ns (38.933%)  route 1.121ns (61.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     5.594 r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.716    func1_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.296     7.012 r  func1_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     7.012    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.195    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.741ns (39.785%)  route 1.121ns (60.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     5.594 r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.716    func1_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.322     7.038 r  func1_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     7.038    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.118    15.236    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.642ns (47.948%)  route 0.697ns (52.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.318     6.011    func1_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  func1_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_i_1/O
                         net (fo=1, routed)           0.379     6.514    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_0
    SLICE_X0Y94          FDSE                                         r  func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y94          FDSE                                         r  func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y94          FDSE (Setup_fdse_C_CE)      -0.205    14.910    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.715ns (46.010%)  route 0.839ns (53.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.839     6.433    func1_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.296     6.729 r  func1_default_clock_driver/clockdriver_x0/clk_num[0]_i_1/O
                         net (fo=1, routed)           0.000     6.729    func1_default_clock_driver/clockdriver_x0/clk_num[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver_x0/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.144    func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.746ns (46.118%)  route 0.872ns (53.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.872     6.465    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.327     6.792 r  func1_default_clock_driver/clockdriver_x1/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.792    func1_default_clock_driver/clockdriver_x1/clk_num[1]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.075    15.214    func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  func1_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    func1_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.048     1.803 r  func1_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.803    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131     1.648    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  func1_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    func1_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  func1_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.800    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.637    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.108     1.752    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.048     1.800 r  func1_default_clock_driver/clockdriver_x1/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.800    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X1Y92          FDSE                                         r  func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.107     1.623    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.108     1.752    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  func1_default_clock_driver/clockdriver_x1/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    func1_default_clock_driver/clockdriver_x1/clk_num[2]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091     1.607    func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.109     1.753    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_0
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__4/O
                         net (fo=1, routed)           0.000     1.798    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__4_n_0
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.092     1.608    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/parallel_to_serial/src_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.118     1.787    func1_struct/parallel_to_serial/p_0_out_0
    SLICE_X0Y93          FDSE                                         r  func1_struct/parallel_to_serial/src_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/parallel_to_serial/clk_IBUF_BUFG
    SLICE_X0Y93          FDSE                                         r  func1_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism             -0.499     1.520    
    SLICE_X0Y93          FDSE (Hold_fdse_C_D)         0.075     1.595    func1_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    51.668 r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.113    51.782    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X1Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    52.020    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.520    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070    51.590    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.590    
                         arrival time                          51.782    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.105     1.751    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_1
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.047     1.551    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.056     1.701    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/p_0_out_1
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.501    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.056     1.701    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/p_0_out_1
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.501    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.715ns (38.933%)  route 1.121ns (61.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     5.594 r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.716    func1_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.296     7.012 r  func1_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     7.012    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.195    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.741ns (39.785%)  route 1.121ns (60.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     5.594 r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.716    func1_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.322     7.038 r  func1_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     7.038    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.118    15.236    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.642ns (47.948%)  route 0.697ns (52.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.318     6.011    func1_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  func1_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_i_1/O
                         net (fo=1, routed)           0.379     6.514    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_0
    SLICE_X0Y94          FDSE                                         r  func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y94          FDSE                                         r  func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y94          FDSE (Setup_fdse_C_CE)      -0.205    14.910    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.715ns (46.010%)  route 0.839ns (53.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.839     6.433    func1_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.296     6.729 r  func1_default_clock_driver/clockdriver_x0/clk_num[0]_i_1/O
                         net (fo=1, routed)           0.000     6.729    func1_default_clock_driver/clockdriver_x0/clk_num[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver_x0/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.144    func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.746ns (46.118%)  route 0.872ns (53.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.872     6.465    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.327     6.792 r  func1_default_clock_driver/clockdriver_x1/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.792    func1_default_clock_driver/clockdriver_x1/clk_num[1]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.075    15.214    func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  func1_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    func1_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.048     1.803 r  func1_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.803    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131     1.648    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  func1_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    func1_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  func1_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.800    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.637    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.108     1.752    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.048     1.800 r  func1_default_clock_driver/clockdriver_x1/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.800    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X1Y92          FDSE                                         r  func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.107     1.623    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.108     1.752    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  func1_default_clock_driver/clockdriver_x1/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    func1_default_clock_driver/clockdriver_x1/clk_num[2]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091     1.607    func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.109     1.753    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_0
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__4/O
                         net (fo=1, routed)           0.000     1.798    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__4_n_0
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.092     1.608    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/parallel_to_serial/src_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.118     1.787    func1_struct/parallel_to_serial/p_0_out_0
    SLICE_X0Y93          FDSE                                         r  func1_struct/parallel_to_serial/src_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/parallel_to_serial/clk_IBUF_BUFG
    SLICE_X0Y93          FDSE                                         r  func1_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism             -0.499     1.520    
    SLICE_X0Y93          FDSE (Hold_fdse_C_D)         0.075     1.595    func1_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    51.668 r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.113    51.782    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X1Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    52.020    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.520    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070    51.590    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.590    
                         arrival time                          51.782    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.105     1.751    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_1
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.047     1.551    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.056     1.701    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/p_0_out_1
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.501    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.056     1.701    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/p_0_out_1
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.501    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.715ns (38.933%)  route 1.121ns (61.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     5.594 r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.716    func1_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.296     7.012 r  func1_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     7.012    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.195    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.741ns (39.785%)  route 1.121ns (60.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     5.594 r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.716    func1_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.322     7.038 r  func1_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     7.038    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.118    15.236    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.642ns (47.948%)  route 0.697ns (52.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.318     6.011    func1_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  func1_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_i_1/O
                         net (fo=1, routed)           0.379     6.514    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_0
    SLICE_X0Y94          FDSE                                         r  func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y94          FDSE                                         r  func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y94          FDSE (Setup_fdse_C_CE)      -0.205    14.910    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.715ns (46.010%)  route 0.839ns (53.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.839     6.433    func1_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.296     6.729 r  func1_default_clock_driver/clockdriver_x0/clk_num[0]_i_1/O
                         net (fo=1, routed)           0.000     6.729    func1_default_clock_driver/clockdriver_x0/clk_num[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver_x0/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.144    func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.746ns (46.118%)  route 0.872ns (53.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.872     6.465    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.327     6.792 r  func1_default_clock_driver/clockdriver_x1/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.792    func1_default_clock_driver/clockdriver_x1/clk_num[1]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.075    15.214    func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  func1_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    func1_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.048     1.803 r  func1_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.803    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.517    
                         clock uncertainty            0.035     1.553    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131     1.684    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  func1_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    func1_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  func1_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.800    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.517    
                         clock uncertainty            0.035     1.553    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.673    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.108     1.752    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.048     1.800 r  func1_default_clock_driver/clockdriver_x1/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.800    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X1Y92          FDSE                                         r  func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.107     1.659    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.108     1.752    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  func1_default_clock_driver/clockdriver_x1/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    func1_default_clock_driver/clockdriver_x1/clk_num[2]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091     1.643    func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.109     1.753    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_0
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__4/O
                         net (fo=1, routed)           0.000     1.798    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__4_n_0
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.092     1.644    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/parallel_to_serial/src_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.118     1.787    func1_struct/parallel_to_serial/p_0_out_0
    SLICE_X0Y93          FDSE                                         r  func1_struct/parallel_to_serial/src_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/parallel_to_serial/clk_IBUF_BUFG
    SLICE_X0Y93          FDSE                                         r  func1_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism             -0.499     1.520    
                         clock uncertainty            0.035     1.556    
    SLICE_X0Y93          FDSE (Hold_fdse_C_D)         0.075     1.631    func1_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    51.668 r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.113    51.782    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X1Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    52.020    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.520    
                         clock uncertainty            0.035    51.556    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070    51.626    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.626    
                         arrival time                          51.782    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.105     1.751    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_1
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.504    
                         clock uncertainty            0.035     1.540    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.047     1.587    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.056     1.701    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/p_0_out_1
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.517    
                         clock uncertainty            0.035     1.553    
    SLICE_X2Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.537    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.056     1.701    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/p_0_out_1
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.517    
                         clock uncertainty            0.035     1.553    
    SLICE_X2Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.537    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.715ns (38.933%)  route 1.121ns (61.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     5.594 r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.716    func1_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.296     7.012 r  func1_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     7.012    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.195    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.741ns (39.785%)  route 1.121ns (60.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     5.594 r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.716    func1_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.322     7.038 r  func1_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     7.038    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.118    15.236    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.642ns (47.948%)  route 0.697ns (52.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.318     6.011    func1_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  func1_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_i_1/O
                         net (fo=1, routed)           0.379     6.514    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_0
    SLICE_X0Y94          FDSE                                         r  func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y94          FDSE                                         r  func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y94          FDSE (Setup_fdse_C_CE)      -0.205    14.910    func1_struct/counter/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.715ns (46.010%)  route 0.839ns (53.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  func1_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.839     6.433    func1_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.296     6.729 r  func1_default_clock_driver/clockdriver_x0/clk_num[0]_i_1/O
                         net (fo=1, routed)           0.000     6.729    func1_default_clock_driver/clockdriver_x0/clk_num[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver_x0/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.144    func1_default_clock_driver/clockdriver_x0/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.746ns (46.118%)  route 0.872ns (53.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.872     6.465    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.327     6.792 r  func1_default_clock_driver/clockdriver_x1/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.792    func1_default_clock_driver/clockdriver_x1/clk_num[1]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                         clock pessimism              0.298    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.075    15.214    func1_default_clock_driver/clockdriver_x1/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clk_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.222    func1_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[4]/C
                         clock pessimism              0.276    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.689    func1_default_clock_driver/clockdriver/clk_num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  func1_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    func1_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.048     1.803 r  func1_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.803    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.517    
                         clock uncertainty            0.035     1.553    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131     1.684    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  func1_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    func1_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  func1_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.800    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.517    
                         clock uncertainty            0.035     1.553    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.673    func1_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.108     1.752    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.048     1.800 r  func1_default_clock_driver/clockdriver_x1/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.800    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X1Y92          FDSE                                         r  func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.107     1.659    func1_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.108     1.752    func1_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  func1_default_clock_driver/clockdriver_x1/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    func1_default_clock_driver/clockdriver_x1/clk_num[2]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091     1.643    func1_default_clock_driver/clockdriver_x1/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    func1_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  func1_default_clock_driver/clockdriver_x1/clk_num_reg[0]/Q
                         net (fo=5, routed)           0.109     1.753    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_0
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__4/O
                         net (fo=1, routed)           0.000     1.798    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__4_n_0
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.092     1.644    func1_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/parallel_to_serial/src_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  func1_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.118     1.787    func1_struct/parallel_to_serial/p_0_out_0
    SLICE_X0Y93          FDSE                                         r  func1_struct/parallel_to_serial/src_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/parallel_to_serial/clk_IBUF_BUFG
    SLICE_X0Y93          FDSE                                         r  func1_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism             -0.499     1.520    
                         clock uncertainty            0.035     1.556    
    SLICE_X0Y93          FDSE (Hold_fdse_C_D)         0.075     1.631    func1_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    51.668 r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.113    51.782    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X1Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    52.020    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.520    
                         clock uncertainty            0.035    51.556    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070    51.626    func1_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.626    
                         arrival time                          51.782    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.105     1.751    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_1
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.504    
                         clock uncertainty            0.035     1.540    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.047     1.587    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.056     1.701    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/p_0_out_1
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.517    
                         clock uncertainty            0.035     1.553    
    SLICE_X2Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.537    func1_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.504    func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  func1_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.056     1.701    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/p_0_out_1
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     2.020    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.517    
                         clock uncertainty            0.035     1.553    
    SLICE_X2Y94          FDRE (Hold_fdre_C_CE)       -0.016     1.537    func1_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.165    





