/* linux/arch/arm/plat-s5pc1xx/include/plat/regs-fimv.h
 *
 * Register definition file for Samsung MFC V4.0 Interface (FIMV) driver
 *
 * PyoungJae Jung, JiUn Yu, Copyright (c) 2009 Samsung Electronics
 * 	http://www.samsungsemi.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef _REGS_FIMV_H
#define _REGS_FIMV_H

#define S3C_FIMV_REG_SIZE		(S3C_FIMV_END_ADDR - S3C_FIMV_START_ADDR)
#define S3C_FIMV_REG_COUNT		((S3C_FIMV_END_ADDR - S3C_FIMV_START_ADDR) / 4)

#define S3C_FIMVREG(x)			(x)

#define S3C_FIMV_START_ADDR		S3C_FIMVREG(0x000)
#define S3C_FIMV_END_ADDR		S3C_FIMVREG(0xd0c)

#define S3C_FIMV_DMA_START		S3C_FIMVREG(0x000)
#define S3C_FIMV_RESERVE1		/* 0x004 */
#define S3C_FIMV_DMA_INTERNAL_ADDR	S3C_FIMVREG(0x008)
#define S3C_FIMV_BOOTCODE_SIZE 		S3C_FIMVREG(0x00c)
#define S3C_FIMV_RESERVE2		/* 0x010 */
#define S3C_FIMV_DMA_EXTADDR		S3C_FIMVREG(0x014)
#define S3C_FIMV_EXT_BUF_START_ADDR	S3C_FIMVREG(0x018) /* StreamBuf0 START */
#define S3C_FIMV_EXT_BUF_END_ADDR	S3C_FIMVREG(0x01c) /* StreamBuf0 END  */
#define S3C_FIMV_DMA_INTADDR		S3C_FIMVREG(0x020)
#define S3C_FIMV_HOST_PTR		S3C_FIMVREG(0x024)
#define S3C_FIMV_LAST_DEC		S3C_FIMVREG(0x028)	
#define S3C_FIMV_DONE_M			S3C_FIMVREG(0x02c)
#define S3C_FIMV_RESERVE3		/* 0x030 */
#define	S3C_FIMV_CODEC_PTR		S3C_FIMVREG(0x034)
#define S3C_FIMV_ENC_ENDADDR		S3C_FIMVREG(0x038)
#define S3C_FIMV_RESERVE4		/* 0x03c - 0x40 */
#define S3C_FIMV_BITS_ENDIAN		S3C_FIMVREG(0x044)
#define S3C_FIMV_RESERVE5		/* [(0x054 -0x044)/4 - 1 ] */

#define S3C_FIMV_DEC_UNIT_SIZE		S3C_FIMVREG(0x054)
#define S3C_FIMV_ENC_UNIT_SIZE		S3C_FIMVREG(0x058)
#define S3C_FIMV_START_BYTE_NUM		S3C_FIMVREG(0x05c)
#define S3C_FIMV_ENC_HEADER_SIZE	S3C_FIMVREG(0x060)
#define S3C_FIMV_RESERVE6		/* [(0x100 -0x060)/4 -1 ] */

/* Commn */
#define S3C_FIMV_STANDARD_SEL		S3C_FIMVREG(0x100)
#define S3C_FIMV_CH_ID			S3C_FIMVREG(0x104)
#define S3C_FIMV_CPU_RESET		S3C_FIMVREG(0x108)
#define S3C_FIMV_FW_END			S3C_FIMVREG(0x10c)
#define S3C_FIMV_BUS_MASTER		S3C_FIMVREG(0x110)
#define S3C_FIMV_FRAME_START		S3C_FIMVREG(0x114)
#define S3C_FIMV_IMG_SIZE_X		S3C_FIMVREG(0x118)
#define S3C_FIMV_IMG_SIZE_Y		S3C_FIMVREG(0x11c)
#define S3C_FIMV_RESERVE7		/* 0x120 */
#define S3C_FIMV_POST_ON		S3C_FIMVREG(0x124)
#define S3C_FIMV_FRAME_RATE		S3C_FIMVREG(0x128)
#define S3C_FIMV_SEQ_START		S3C_FIMVREG(0x12c)
#define S3C_FIMV_SW_RESET		S3C_FIMVREG(0x130)
#define S3C_FIMV_FW_START		S3C_FIMVREG(0x134)
#define S3C_FIMV_ARM_ENDIAN		S3C_FIMVREG(0x138)
#define S3C_FIMV_RESERVE8		/* [(0x200-0x138)/4-1] */

/* Firmare loading */
#define S3C_FIMV_FW_STT_ADR_0		S3C_FIMVREG(0x200) /* MPEG4 encoder */
#define S3C_FIMV_FW_STT_ADR_1		S3C_FIMVREG(0x204) /* MPEG4 decoder */
#define S3C_FIMV_FW_STT_ADR_2		S3C_FIMVREG(0x208) /* H.264 encoder */
#define S3C_FIMV_FW_STT_ADR_3		S3C_FIMVREG(0x20c) /* H.264 decoder */
#define S3C_FIMV_FW_STT_ADR_4		S3C_FIMVREG(0x210) /* VC-1 decoder */
#define S3C_FIMV_FW_STT_ADR_5		S3C_FIMVREG(0x214) /* MPEG2 decoder */
#define S3C_FIMV_FW_STT_ADR_6		S3C_FIMVREG(0x218) /* H.263 decoder */
#define S3C_FIMV_RESERVE9		/* [(0x230-0x218)/4-1] */
#define S3C_FIMV_VSP_BUF_ADDR		S3C_FIMVREG(0x230)
#define S3C_FIMV_DB_STT_ADDR		S3C_FIMVREG(0x234) 
#define S3C_FIMV_RESERVE10		/* [(0x300-0x234)/4-1] */

/* Initencoder */
#define S3C_FIMV_PROFILE		S3C_FIMVREG(0x300)
#define S3C_FIMV_IDR_PERIOD		S3C_FIMVREG(0x304)
#define S3C_FIMV_I_PERIOD		S3C_FIMVREG(0x308)
#define S3C_FIMV_FRAME_QP_INIT		S3C_FIMVREG(0x30c)
#define S3C_FIMV_ENTROPY_CON		S3C_FIMVREG(0x310)
#define S3C_FIMV_DEBLOCK_FILTER_OPTION	S3C_FIMVREG(0x314)
#define S3C_FIMV_SHORT_HD_ON		S3C_FIMVREG(0x318)
#define S3C_FIMV_MSLICE_ENA		S3C_FIMVREG(0x31c)	
#define S3C_FIMV_MSLICE_SEL		S3C_FIMVREG(0x320)
#define S3C_FIMV_MSLICE_MB		S3C_FIMVREG(0x324)
#define S3C_FIMV_MSLICE_BYTE		S3C_FIMVREG(0x328)	
#define S3C_FIMV_RESERVE11		/* [(0x400-0x328)/4-1] */

/* Initdecoder */
#define S3C_FIMV_DISPLAY_Y_ADR		S3C_FIMVREG(0x400)
#define S3C_FIMV_DISPLAY_C_ADR		S3C_FIMVREG(0x404)
#define S3C_FIMV_DISPLAY_STATUS		S3C_FIMVREG(0x408)
#define S3C_FIMV_HEADER_DONE		S3C_FIMVREG(0x40c)
#define S3C_FIMV_FRAME_NUM		S3C_FIMVREG(0x410)
#define S3C_FIMV_RESERVE12		/* [(0x500-0x410)/4-1] */

/* Commn Interrupt */
#define S3C_FIMV_INT_OFF		S3C_FIMVREG(0x500)
#define S3C_FIMV_INT_MODE		S3C_FIMVREG(0x504)
#define S3C_FIMV_INT_DONE_CLEAR		S3C_FIMVREG(0x508)
#define S3C_FIMV_OPERATION_DONE		S3C_FIMVREG(0x50c)
#define S3C_FIMV_FW_DONE		S3C_FIMVREG(0x510)
#define S3C_FIMV_INT_STATUS		S3C_FIMVREG(0x514)
#define S3C_FIMV_INT_MASK		S3C_FIMVREG(0x518)
#define S3C_FIMV_RESERVE13		/* [(0x600-0x518)/4-1] */

/* Mem onfig */
#define S3C_FIMV_TILE_MODE		S3C_FIMVREG(0x600)
#define S3C_FIMV_RESERVE14		/* [(0x700-0x600)/4-1] */

/* DEBU (will be removed) */
#define S3C_FIMV_ENC_STATUS_RDY		S3C_FIMVREG(0x700)
#define S3C_FIMV_DEC_STATUS_RDY		S3C_FIMVREG(0x704)
#define S3C_FIMV_RESERVE15		/* [(0x800-0x704)/4-1] */

/* Run ncoder */
#define S3C_FIMV_ENC_CUR_Y_ADR		S3C_FIMVREG(0x800)
#define S3C_FIMV_ENC_CUR_CBCR_ADR	S3C_FIMVREG(0x804)
#define S3C_FIMV_RESERVE16		/* 0x808 */
#define S3C_FIMV_ENC_DPB_ADR		S3C_FIMVREG(0x80c)
#define S3C_FIMV_CIR_MB_NUM		S3C_FIMVREG(0x810)
#define S3C_FIMV_RESERVE17		/* [(0x900-0x810)/4-1] */

/* Run ecoder */
#define S3C_FIMV_DEC_DPB_ADR		S3C_FIMVREG(0x900)
#define S3C_FIMV_DPB_COMV_ADR		S3C_FIMVREG(0x904)
#define S3C_FIMV_POST_ADR		S3C_FIMVREG(0x908)
#define S3C_FIMV_DPB_SIZE		S3C_FIMVREG(0x90c)
#define S3C_FIMV_RESERVE18		/* [(0xA00-0x90C)/4-1] */

/* Rat Control */
#define S3C_FIMV_RC_CONFIG		S3C_FIMVREG(0xa00)
#define S3C_FIMV_RC_FRAME_RATE		S3C_FIMVREG(0xa04)
#define S3C_FIMV_RC_BIT_RATE		S3C_FIMVREG(0xa08)
#define S3C_FIMV_RC_QBOUND		S3C_FIMVREG(0xa0c)
#define S3C_FIMV_RC_RPARA		S3C_FIMVREG(0xa10)
#define S3C_FIMV_RC_MB_CTRL		S3C_FIMVREG(0xa14)
#define S3C_FIMV_RC_QOUT		S3C_FIMVREG(0xa18)
#define S3C_FIMV_RC_FQCTRL		S3C_FIMVREG(0xa1c)
#define S3C_FIMV_RC_VBFULL		S3C_FIMVREG(0xa20)
#define S3C_FIMV_RC_RSEQ		S3C_FIMVREG(0xa24)
#define S3C_FIMV_RC_ACT_CONTROL		S3C_FIMVREG(0xa28)
#define S3C_FIMV_RC_ACT_SCALE		S3C_FIMVREG(0xa2C)
#define S3C_FIMV_RC_ACT_LIMIT		S3C_FIMVREG(0xa30)
#define S3C_FIMV_RC_ACT_SUM		S3C_FIMVREG(0xa34)
#define S3C_FIMV_RC_ACT_STATIC		S3C_FIMVREG(0xa38)
#define S3C_FIMV_RC_FLAT		S3C_FIMVREG(0xa3c)
#define S3C_FIMV_RC_FLAT_LIMIT		S3C_FIMVREG(0xa40)
#define S3C_FIMV_RC_DARK		S3C_FIMVREG(0xa44)
#define S3C_FIMV_RESERVE19		/* [(0xC00-0xA44)/4-1] */

#define S3C_FIMV_CROP_INFO1		S3C_FIMVREG(0xc00) /* Left[15:0]Right[31:16] OFFSET */
#define S3C_FIMV_CROP_INFO2		S3C_FIMVREG(0xc04) /* Top[15:0]Bottom[31:16] OFFSET */
#define S3C_FIMV_RET_VALUE		S3C_FIMVREG(0xc08) /* decoding size for decoder, frame vop type for encoder */
#define S3C_FIMV_FRAME_TYPE		S3C_FIMVREG(0xc0C)
#define S3C_FIMV_RESERVE20		/* [(0xD00-0xC0C)/4-1] */

#define S3C_FIMV_COMMAND_TYPE		S3C_FIMVREG(0xd00)
#define S3C_FIMV_NUM_EXTRA_BUF		S3C_FIMVREG(0xd04)
#define S3C_FIMV_CODEC_COMMAND		S3C_FIMVREG(0xd08)

#endif
