// Seed: 244288394
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output tri   id_2
    , id_4
);
  assign id_2 = 1 & 1;
  assign module_1.id_3 = 0;
  tri0 id_5;
  assign id_1 = -1;
  logic id_6;
  ;
  assign id_5 = -1'h0;
  localparam id_7 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    output supply0 id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd63,
    parameter id_2 = 32'd66
) (
    input uwire id_0,
    input tri _id_1,
    input supply1 _id_2,
    output tri1 id_3,
    output wor id_4
);
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3
  );
  assign id_3 = -1;
  assign id_3 = -1'd0;
  wire [id_2 : id_1] id_6, id_7;
  parameter id_8 = 1;
endmodule
