Archive member included to satisfy reference by file (symbol)

.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
                              .\CortexM0\ARM_GCC_541\Release\millis.o (Millis_TMR_Start)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
                              .\CortexM0\ARM_GCC_541\Release\millis.o (Millis_ISR_StartEx)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                              .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o (CyIntSetVector)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o) (CySysClkWcoEnabled)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (USB_UART_Start)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (USB_UART_SpiUartReadRxData)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o) (USB_UART_UartInit)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (UART_Start)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (UART_SpiUartReadRxData)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o) (UART_UartInit)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (nRF24_set_rx_mode)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o) (nRF24_read_register)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o) (nRF24_reuse_tx_payload_cmd)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o) (SPI_Start)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (SPI_SpiUartReadRxData)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o) (SPI_SpiPostEnable)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o) (CE_Write)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (SS_Write)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (LED_Write)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o) (SPI_sclk_m_Write)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (MASTER_UNIT_Read)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
                              .\CortexM0\ARM_GCC_541\Release\main.o (NRF_ISR_Read)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o) (CyDelayCycles)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o) (CySysFlashSetWaitCycles)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o) (USB_UART_SPI_UART_ISR)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o) (UART_SPI_UART_ISR)
.\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o) (SPI_SPI_UART_ISR)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_thumb1_case_uqi.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o) (__gnu_thumb1_case_uqi)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o) (__aeabi_uidiv)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o) (__aeabi_idiv)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o) (__aeabi_idiv0)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM0\ARM_GCC_541\Release\Cm0Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o)
                              .\CortexM0\ARM_GCC_541\Release\ring_buffer.o (malloc)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
                              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o) (memcpy)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (memset)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-freer.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o) (_free_r)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o) (_malloc_r)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-sbrkr.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o) (_sbrk_r)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-mlock.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-freer.o) (__malloc_lock)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-sbrkr.o) (errno)

Allocating common symbols
Common symbol       size              file

USB_UART_txBufferTail
                    0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
errno               0x4               c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
USB_UART_rxBufferTail
                    0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
USB_UART_txBufferInternal
                    0x100             .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
SPI_rxBufferOverflow
                    0x1               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
UART_txBufferTail   0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
UART_txBufferHead   0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
SPI_rxBufferHead    0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
SPI_txBufferHead    0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
UART_rxBufferTail   0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
USB_UART_rxBufferHead
                    0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
USB_UART_txBufferHead
                    0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
UART_txBufferInternal
                    0x100             .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
nrf24_TX_buf        0x20              .\CortexM0\ARM_GCC_541\Release\main.o
UART_rxBufferInternal
                    0x101             .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
USB_UART_rxBufferInternal
                    0x101             .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
USB_UART_rxBufferOverflow
                    0x1               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
cbuf                0x10              .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
SPI_txBufferInternal
                    0x40              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
SPI_rxBufferInternal
                    0x41              .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
SPI_txBufferTail    0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
SPI_rxBufferTail    0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
UART_rxBufferOverflow
                    0x1               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
UART_rxBufferHead   0x4               .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
nrf24_RX_buf        0x100             .\CortexM0\ARM_GCC_541\Release\main.o

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .text          0x00000000       0x78 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\main.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\main.o
 .text.transparent_bridge
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\main.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\millis.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\millis.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .text.circular_buf_reset
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .text.circular_buf_empty
                0x00000000        0xe .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .text.circular_buf_full
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .text.ring_buffer_isEmpty
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .text.ring_buffer_isFull
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .text._exit    0x00000000        0xa .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_Stop
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetMode
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetQDMode
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetPrescaler
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetOneShot
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetPWMMode
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetPWMSyncKill
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetPWMStopOnKill
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetPWMDeadTime
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetPWMInvert
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_WriteCounter
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_ReadCounter
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetCounterMode
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_WritePeriod
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_ReadPeriod
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetCompareSwap
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_WritePeriodBuf
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_ReadPeriodBuf
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetPeriodSwap
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_WriteCompare
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_ReadCompare
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_WriteCompareBuf
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_ReadCompareBuf
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_ReadCapture
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_ReadCaptureBuf
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetCaptureMode
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetReloadMode
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetStartMode
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetStopMode
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetCountMode
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_ReadStatus
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetInterruptMode
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_GetInterruptSourceMasked
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_GetInterruptSource
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text.Millis_TMR_SetInterrupt
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_Interrupt
                0x00000000        0x2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_Stop
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_SetVector
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_GetVector
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_Start
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_GetPriority
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_Enable
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_GetState
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_Disable
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text.Millis_ISR_SetPending
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .bss           0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysClkImoStart
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysClkImoStop
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysClkWriteHfclkDirect
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysEnablePumpClock
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysClkGetSysclkSource
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysClkWriteSysclkDiv
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysLvdDisable
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysLvdGetInterruptSource
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysLvdClearInterrupt
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysGetResetReason
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyEnableInts
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000        0xe .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyIntSetPending
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyIntClearPending
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyHalt   0x00000000        0x4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysLvdEnable
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x54 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickClear
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CyGetUniqueId
                0x00000000       0x74 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysSetRamAccessArbPriority
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysSetFlashAccessArbPriority
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysSetDmacAccessArbPriority
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text.CySysSetPeripheralAccessArbPriority
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkWcoSetHighPowerMode
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkIloStart
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkIloStartMeasurement
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkIloStopMeasurement
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkIloCompensate
                0x00000000       0xe8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkIloUpdateTrimReg
                0x00000000       0x90 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkIloTrim
                0x00000000       0xbc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkIloRestoreFactoryTrim
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkWcoStart
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkWcoSetPowerMode
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkWcoClockOutSelect
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetEnabledStatus
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtSetMode
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkLfclkPosedgeRestore
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetMode
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtSetClearOnMatch
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetClearOnMatch
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtEnable
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtDisable
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtSetCascade
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetCascade
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtSetMatch
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtSetToggleBit
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetToggleBit
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetMatch
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetCount
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkLfclkPosedgeCatch
                0x00000000       0x68 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkIloStop
                0x00000000       0x54 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkSetLfclkSource
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysClkWcoStop
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtResetCounters
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtSetInterruptCallback
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtGetInterruptCallback
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtEnableCounterIsr
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWdtDisableCounterIsr
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysWatchdogFeed
                0x00000000       0x4e .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysTimerDelayUntilMatch
                0x00000000       0x64 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text.CySysTimerDelay
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .rodata        0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .text.USB_UART_Init
                0x00000000        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .text.USB_UART_Stop
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .text.USB_UART_SetRxFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .text.USB_UART_SetTxFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .text.USB_UART_SetCustomInterruptHandler
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .text.USB_UART_SpiUartClearRxBuffer
                0x00000000       0x54 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .text.USB_UART_SpiUartGetTxBufferSize
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .text.USB_UART_SpiUartClearTxBuffer
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .text.USB_UART_SpiUartDisableIntRx
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .text.USB_UART_SpiUartDisableIntTx
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartStop
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartSetRxAddress
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartSetRxAddressMask
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartGetChar
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartGetByte
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartSetRtsPolarity
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartSetRtsFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartPutString
                0x00000000       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartPutCRLF
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartEnableCts
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartDisableCts
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartSetCtsPolarity
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text.USB_UART_UartSendBreakBlocking
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .text.UART_Init
                0x00000000        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .text.UART_Stop
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .text.UART_SetRxFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .text.UART_SetTxFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .text.UART_SetCustomInterruptHandler
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .text.UART_SpiUartClearRxBuffer
                0x00000000       0x54 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .text.UART_SpiUartGetTxBufferSize
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .text.UART_SpiUartClearTxBuffer
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .text.UART_SpiUartDisableIntRx
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .text.UART_SpiUartDisableIntTx
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartStop
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartSetRxAddress
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartSetRxAddressMask
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartGetChar
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartGetByte
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartSetRtsPolarity
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartSetRtsFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartPutString
                0x00000000       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartPutCRLF
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartEnableCts
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartDisableCts
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartSetCtsPolarity
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text.UART_UartSendBreakBlocking
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_enable
                0x00000000        0x2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_stop
                0x00000000        0x2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_wakeup
                0x00000000       0x12 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_save_config
                0x00000000        0x2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_restore_config
                0x00000000        0x2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_set_power_down_mode
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_set_mode
                0x00000000       0x12 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_enable_auto_ack
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_disable_auto_ack
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_channel
                0x00000000        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_set_address_width
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_address_width
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_rx_pipe_address
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_tx_address
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_set_payload_size
                0x00000000       0x12 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_payload_size
                0x00000000        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_enable_dynamic_payload
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_enable_dynamic_payload_on_pipe
                0x00000000       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_disable_dynamic_payload
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_disable_dynamic_payload_on_pipe
                0x00000000       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_disable_dynamic_payload_length
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_enable_payload_with_ack
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_disable_payload_with_ack
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_enable_payload_with_no_ack
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_disable_payload_with_no_ack
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_set_standby_ii_mode
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_set_standby_i_mode
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_sleep
                0x00000000        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_reuse_last_transmitted_payload
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_status
                0x00000000        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_fifo_status
                0x00000000        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_retransmissions_count
                0x00000000        0xe .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_lost_packets_count
                0x00000000        0xe .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_put_in_tx_fifo
                0x00000000       0x12 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_transmit
                0x00000000       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_rx_write_payload
                0x00000000       0x12 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_data_pipe_with_payload
                0x00000000        0xe .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_received_power_detector
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_is_tx_fifo_full
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_is_rx_fifo_empty
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_test_carrier
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_clear_irq_flag
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_irq_flag
                0x00000000       0x22 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_poll_interrupt
                0x00000000        0x2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text.nRF24_get_status_clear_irq
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .text.nRF24_read_long_register
                0x00000000       0x4e .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .text.nRF24_read_bit
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .text.nRF24_reuse_tx_payload_cmd
                0x00000000        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .text.nRF24_write_tx_payload_cmd
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .text.nRF24_read_payload_width_cmd
                0x00000000       0x40 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .text.nRF24_write_ack_payload_cmd
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .text.SPI_Init
                0x00000000        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .text.SPI_Stop
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .text.SPI_SetRxFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .text.SPI_SetTxFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .text.SPI_SetCustomInterruptHandler
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartGetTxBufferSize
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartDisableIntRx
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartDisableIntTx
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .text.SPI_SpiStop
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .text.SPI_SpiSetSlaveSelectPolarity
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .text.CE_SetDriveMode
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .text.CE_Read  0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .text.CE_ReadDataReg
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .text.CE_SetInterruptMode
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .text.CE_ClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .text.SS_SetDriveMode
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .text.SS_Read  0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .text.SS_ReadDataReg
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .text.SS_SetInterruptMode
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .text.SS_ClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .text.LED_SetDriveMode
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .text.LED_ReadDataReg
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .text.LED_SetInterruptMode
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .text.LED_ClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_SetDriveMode
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_Write
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_Read
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_ReadDataReg
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_SetInterruptMode
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_ClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .text.MASTER_UNIT_SetDriveMode
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .text.MASTER_UNIT_Write
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .text.MASTER_UNIT_ReadDataReg
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .text.MASTER_UNIT_SetInterruptMode
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .text.MASTER_UNIT_ClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .text.NRF_ISR_SetDriveMode
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .text.NRF_ISR_Write
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .text.NRF_ISR_ReadDataReg
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .text.NRF_ISR_SetInterruptMode
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .text.NRF_ISR_ClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .text.CySysFlashWriteRow
                0x00000000       0xe0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .text.CySysSFlashWriteUserRow
                0x00000000       0xb4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_thumb1_case_uqi.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_thumb1_case_uqi.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .text          0x00000000      0x1d4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o)
 .text.free     0x00000000       0x14 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text.memcpy   0x00000000       0x12 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-freer.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-freer.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-freer.o)
 .text._free_r  0x00000000       0x98 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-freer.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-sbrkr.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-sbrkr.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-sbrkr.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-mlock.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-mlock.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-mlock.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
 .text.cleanup_glue
                0x00000000       0x1a c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
 .text._reclaim_reent
                0x00000000       0xcc c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00020000         xr
ram              0x20000000         0x00004000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
START GROUP
LOAD .\CortexM0\ARM_GCC_541\Release\main.o
LOAD .\CortexM0\ARM_GCC_541\Release\millis.o
LOAD .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
LOAD .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
LOAD .\CortexM0\ARM_GCC_541\Release\cymetadata.o
LOAD .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
LOAD .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM0\ARM_GCC_541\Release\CyComponentLibrary.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000080                CY_FLASH_ROW_SIZE = 0x80
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                0x00000000                CY_APP_FOR_STACK_AND_COPIER = 0x0
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20004000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x800))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0000ff80                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000001                cy_project_type_bootloader = (appl_start == 0x0)?0x1:0x0
                0x00000000                cy_project_type_app_for_stack_and_copier = (CY_APP_FOR_STACK_AND_COPIER == 0x1)?0x1:0x0

.text           0x00000000     0x1c50
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010        0x6 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.psocinit)
 *fill*         0x00000016        0x2 
 .psocinit      0x00000018      0x1c4 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
                0x00000018                cyfitter_cfg
                0x000001dc                . = MAX (., 0x100)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x000001dc       0x60 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .text.nRF24_activate_cmd
                0x0000023c       0x2c .\CortexM0\ARM_GCC_541\Release\main.o
                0x0000023c                nRF24_activate_cmd
 .text.nRF24_read_rx_payload_width_cmd
                0x00000268       0x38 .\CortexM0\ARM_GCC_541\Release\main.o
                0x00000268                nRF24_read_rx_payload_width_cmd
 .text.MyInst_Start
                0x000002a0       0x64 .\CortexM0\ARM_GCC_541\Release\main.o
                0x000002a0                MyInst_Start
 .text.usb_uart_new_frame
                0x00000304       0x3c .\CortexM0\ARM_GCC_541\Release\main.o
                0x00000304                usb_uart_new_frame
 .text.uart_new_frame
                0x00000340       0x40 .\CortexM0\ARM_GCC_541\Release\main.o
                0x00000340                uart_new_frame
 .text.nrf_new_frame
                0x00000380       0x88 .\CortexM0\ARM_GCC_541\Release\main.o
                0x00000380                nrf_new_frame
 .text.startup.main
                0x00000408      0x154 .\CortexM0\ARM_GCC_541\Release\main.o
                0x00000408                main
 .text.Millis_Tick
                0x0000055c       0x24 .\CortexM0\ARM_GCC_541\Release\millis.o
                0x0000055c                Millis_Tick
 .text.Millis_Start
                0x00000580       0x14 .\CortexM0\ARM_GCC_541\Release\millis.o
                0x00000580                Millis_Start
 .text.circular_buf_put
                0x00000594       0x36 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x00000594                circular_buf_put
 .text.circular_buf_get
                0x000005ca       0x2e .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x000005ca                circular_buf_get
 .text.circular_buf_available
                0x000005f8       0x18 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x000005f8                circular_buf_available
 .text.ring_buffer_init
                0x00000610       0x20 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x00000610                ring_buffer_init
 .text.ring_buffer_push
                0x00000630       0x10 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x00000630                ring_buffer_push
 .text.ring_buffer_pop
                0x00000640       0x18 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x00000640                ring_buffer_pop
 .text.ring_buffer_available
                0x00000658       0x18 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x00000658                ring_buffer_available
 .text.ring_buffer_flush
                0x00000670       0x10 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x00000670                ring_buffer_flush
 .text.IntDefaultHandler
                0x00000680       0x10 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                0x00000680                IntDefaultHandler
 .text._sbrk    0x00000690       0x30 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                0x00000690                _sbrk
 .text.Start_c  0x000006c0       0x4c .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                0x000006c0                Start_c
 .text.startup.initialize_psoc
                0x0000070c       0x48 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                0x0000070c                initialize_psoc
 .text.Millis_TMR_Init
                0x00000754       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
                0x00000754                Millis_TMR_Init
 .text.Millis_TMR_TriggerCommand
                0x0000078c       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
                0x0000078c                Millis_TMR_TriggerCommand
 .text.Millis_TMR_Enable
                0x000007a8       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
                0x000007a8                Millis_TMR_Enable
 .text.Millis_TMR_Start
                0x000007cc       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
                0x000007cc                Millis_TMR_Start
 .text.Millis_TMR_ClearInterrupt
                0x000007e8        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
                0x000007e8                Millis_TMR_ClearInterrupt
 .text.Millis_ISR_SetPriority
                0x000007f4       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
                0x000007f4                Millis_ISR_SetPriority
 .text.Millis_ISR_StartEx
                0x00000814       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
                0x00000814                Millis_ISR_StartEx
 .text.Millis_ISR_ClearPending
                0x0000083c       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
                0x0000083c                Millis_ISR_ClearPending
 .text.CySysClkImoDisableWcoLock
                0x0000084c       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x0000084c                CySysClkImoDisableWcoLock
 .text.CySysClkImoGetWcoLock
                0x00000860       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x00000860                CySysClkImoGetWcoLock
 .text.CyIntSetVector
                0x00000870       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x00000870                CyIntSetVector
 .text.CyIntSetPriority
                0x00000880       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x00000880                CyIntSetPriority
 .text.CyIntEnable
                0x000008b4       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x000008b4                CyIntEnable
 .text.CyIntDisable
                0x000008c8       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x000008c8                CyIntDisable
 .text.CyDelay  0x000008dc       0x2c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x000008dc                CyDelay
 .text.CySysClkImoEnableWcoLock
                0x00000908       0xd4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x00000908                CySysClkImoEnableWcoLock
 .text.CySysClkWriteImoFreq
                0x000009dc       0x80 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x000009dc                CySysClkWriteImoFreq
 .text.CyDelayUs
                0x00000a5c       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x00000a5c                CyDelayUs
 .text.CySysClkWcoEnabled
                0x00000a70        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
                0x00000a70                CySysClkWcoEnabled
 .text.CySysWdtLock
                0x00000a7c       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
                0x00000a7c                CySysWdtLock
 .text.CySysWdtUnlock
                0x00000a98       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
                0x00000a98                CySysWdtUnlock
 .text.CySysWdtClearInterrupt
                0x00000ac8       0x54 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
                0x00000ac8                CySysWdtClearInterrupt
 .text.CySysWdtIsr
                0x00000b1c       0xa0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
                0x00000b1c                CySysWdtIsr
 .text.USB_UART_Enable
                0x00000bbc       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
                0x00000bbc                USB_UART_Enable
 .text.USB_UART_Start
                0x00000bdc       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
                0x00000bdc                USB_UART_Start
 .text.USB_UART_SpiUartReadRxData
                0x00000bf8       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
                0x00000bf8                USB_UART_SpiUartReadRxData
 .text.USB_UART_SpiUartGetRxBufferSize
                0x00000c2c       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
                0x00000c2c                USB_UART_SpiUartGetRxBufferSize
 .text.USB_UART_SpiUartWriteTxData
                0x00000c4c       0x6c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
                0x00000c4c                USB_UART_SpiUartWriteTxData
 .text.USB_UART_SpiUartPutArray
                0x00000cb8       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
                0x00000cb8                USB_UART_SpiUartPutArray
 *fill*         0x00000cce        0x2 
 .text.USB_UART_UartInit
                0x00000cd0       0xec .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
                0x00000cd0                USB_UART_UartInit
 .text.USB_UART_UartPostEnable
                0x00000dbc       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
                0x00000dbc                USB_UART_UartPostEnable
 .text.UART_Enable
                0x00000de0       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
                0x00000de0                UART_Enable
 .text.UART_Start
                0x00000e00       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
                0x00000e00                UART_Start
 .text.UART_SpiUartReadRxData
                0x00000e1c       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
                0x00000e1c                UART_SpiUartReadRxData
 .text.UART_SpiUartGetRxBufferSize
                0x00000e50       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
                0x00000e50                UART_SpiUartGetRxBufferSize
 .text.UART_SpiUartWriteTxData
                0x00000e70       0x6c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
                0x00000e70                UART_SpiUartWriteTxData
 .text.UART_SpiUartPutArray
                0x00000edc       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
                0x00000edc                UART_SpiUartPutArray
 *fill*         0x00000ef2        0x2 
 .text.UART_UartInit
                0x00000ef4       0xec .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
                0x00000ef4                UART_UartInit
 .text.UART_UartPostEnable
                0x00000fe0       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
                0x00000fe0                UART_UartPostEnable
 .text.nRF24_init
                0x00000ff4       0x60 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x00000ff4                nRF24_init
 .text.nRF24_set_rx_mode
                0x00001054        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x00001054                nRF24_set_rx_mode
 .text.nRF24_set_tx_mode
                0x00001060        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x00001060                nRF24_set_tx_mode
 .text.nRF24_set_channel
                0x0000106c       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x0000106c                nRF24_set_channel
 .text.nRF24_set_rx_pipe_address
                0x00001088       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x00001088                nRF24_set_rx_pipe_address
 .text.nRF24_set_tx_address
                0x000010bc       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x000010bc                nRF24_set_tx_address
 .text.nRF24_enable_dynamic_payload_length
                0x000010dc        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x000010dc                nRF24_enable_dynamic_payload_length
 .text.nRF24_start_listening
                0x000010e8        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x000010e8                nRF24_start_listening
 .text.nRF24_stop_listening
                0x000010f2        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x000010f2                nRF24_stop_listening
 .text.nRF24_transmit_pulse
                0x000010fc       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x000010fc                nRF24_transmit_pulse
 .text.nRF24_is_data_ready
                0x00001112        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x00001112                nRF24_is_data_ready
 .text.nRF24_get_rx_payload
                0x0000111e       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x0000111e                nRF24_get_rx_payload
 .text.nRF24_tx_transmit_no_ack
                0x0000113e       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x0000113e                nRF24_tx_transmit_no_ack
 .text.nRF24_clear_all_irqs
                0x00001152        0xc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x00001152                nRF24_clear_all_irqs
 .text.nRF24_start
                0x0000115e       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x0000115e                nRF24_start
 .text.nRF24_flush_rx
                0x0000118e        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x0000118e                nRF24_flush_rx
 .text.nRF24_flush_tx
                0x00001196        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                0x00001196                nRF24_flush_tx
 .text.nRF24_read_register
                0x0000119e       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
                0x0000119e                nRF24_read_register
 .text.nRF24_write_register
                0x000011d6       0x32 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
                0x000011d6                nRF24_write_register
 .text.nRF24_write_long_register
                0x00001208       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
                0x00001208                nRF24_write_long_register
 .text.nRF24_clear_bit
                0x00001240       0x26 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
                0x00001240                nRF24_clear_bit
 .text.nRF24_set_bit
                0x00001266       0x26 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
                0x00001266                nRF24_set_bit
 .text.nRF24_send_command
                0x0000128c       0x26 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
                0x0000128c                nRF24_send_command
 .text.nRF24_flush_rx_cmd
                0x000012b2        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
                0x000012b2                nRF24_flush_rx_cmd
 .text.nRF24_flush_tx_cmd
                0x000012bc        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
                0x000012bc                nRF24_flush_tx_cmd
 .text.nRF24_read_rx_payload_cmd
                0x000012c6       0x4c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
                0x000012c6                nRF24_read_rx_payload_cmd
 .text.nRF24_no_ack_payload_cmd
                0x00001312       0x34 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
                0x00001312                nRF24_no_ack_payload_cmd
 .text.nRF24_nop_cmd
                0x00001346       0x2a .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
                0x00001346                nRF24_nop_cmd
 .text.SPI_Enable
                0x00001370       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
                0x00001370                SPI_Enable
 .text.SPI_Start
                0x00001390       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
                0x00001390                SPI_Start
 .text.SPI_SpiUartReadRxData
                0x000013ac       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                0x000013ac                SPI_SpiUartReadRxData
 .text.SPI_SpiUartGetRxBufferSize
                0x000013dc       0x1c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                0x000013dc                SPI_SpiUartGetRxBufferSize
 .text.SPI_SpiUartClearRxBuffer
                0x000013f8       0x54 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                0x000013f8                SPI_SpiUartClearRxBuffer
 .text.SPI_SpiUartWriteTxData
                0x0000144c       0x6c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                0x0000144c                SPI_SpiUartWriteTxData
 .text.SPI_SpiUartPutArray
                0x000014b8       0x16 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                0x000014b8                SPI_SpiUartPutArray
 *fill*         0x000014ce        0x2 
 .text.SPI_SpiUartClearTxBuffer
                0x000014d0       0x58 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                0x000014d0                SPI_SpiUartClearTxBuffer
 .text.SPI_SpiPostEnable
                0x00001528       0x24 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
                0x00001528                SPI_SpiPostEnable
 .text.SPI_SpiSetActiveSlaveSelect
                0x0000154c       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
                0x0000154c                SPI_SpiSetActiveSlaveSelect
 .text.SPI_SpiInit
                0x0000156c       0xd4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
                0x0000156c                SPI_SpiInit
 .text.CE_Write
                0x00001640       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
                0x00001640                CE_Write
 .text.SS_Write
                0x00001658       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
                0x00001658                SS_Write
 .text.LED_Write
                0x00001670       0x18 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
                0x00001670                LED_Write
 .text.LED_Read
                0x00001688       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
                0x00001688                LED_Read
 .text.MASTER_UNIT_Read
                0x00001698       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
                0x00001698                MASTER_UNIT_Read
 .text.NRF_ISR_Read
                0x000016a8       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
                0x000016a8                NRF_ISR_Read
 .text          0x000016b8       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
                0x000016b8                CyDelayCycles
                0x000016ca                CyEnterCriticalSection
                0x000016d2                CyExitCriticalSection
 .text.CySysFlashSetWaitCycles
                0x000016d8       0x44 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
                0x000016d8                CySysFlashSetWaitCycles
 .text.USB_UART_SPI_UART_ISR
                0x0000171c       0xe4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
                0x0000171c                USB_UART_SPI_UART_ISR
 .text.UART_SPI_UART_ISR
                0x00001800       0xe4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
                0x00001800                UART_SPI_UART_ISR
 .text.SPI_SPI_UART_ISR
                0x000018e4       0xdc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)
                0x000018e4                SPI_SPI_UART_ISR
 .text          0x000019c0       0x14 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_thumb1_case_uqi.o)
                0x000019c0                __gnu_thumb1_case_uqi
 .text          0x000019d4      0x114 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
                0x000019d4                __aeabi_uidiv
                0x000019d4                __udivsi3
                0x00001ae0                __aeabi_uidivmod
 .text          0x00001ae8        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
                0x00001ae8                __aeabi_idiv0
                0x00001ae8                __aeabi_ldiv0
 .text.__errno  0x00001aec        0xc c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
                0x00001aec                __errno
 .text.__libc_init_array
                0x00001af8       0x4c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
                0x00001af8                __libc_init_array
 .text.malloc   0x00001b44       0x14 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o)
                0x00001b44                malloc
 .text.memset   0x00001b58       0x10 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
                0x00001b58                memset
 .text._malloc_r
                0x00001b68       0xc0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
                0x00001b68                _malloc_r
 .text._sbrk_r  0x00001c28       0x24 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-sbrkr.o)
                0x00001c28                _sbrk_r
 .text.__malloc_lock
                0x00001c4c        0x2 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-mlock.o)
                0x00001c4c                __malloc_lock
 .text.__malloc_unlock
                0x00001c4e        0x2 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-mlock.o)
                0x00001c4e                __malloc_unlock
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x00001c50        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x00001c50        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x00001c50        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x00001c50        0x0
 .v4_bx         0x00001c50        0x0 linker stubs

.iplt           0x00001c50        0x0
 .iplt          0x00001c50        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x00001c50        0x4
 *(.eh_frame)
 .eh_frame      0x00001c50        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .eh_frame      0x00001c50        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x00001c54                __exidx_end = .

.rodata         0x00001c54       0x8c
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x00001c54        0xa .\CortexM0\ARM_GCC_541\Release\main.o
                0x00001c54                M2S
                0x00001c59                S2M
 .rodata        0x00001c5e       0x45 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x00001c5e                cyImoFreqMhz2Reg
                0x00001c8c                cyImoFreqMhz2DpllOffset
 .rodata.str1.1
                0x00001ca3        0x2 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                0x00001ca8                . = ALIGN (0x4)
 *fill*         0x00001ca5        0x3 
 *(.init)
 .init          0x00001ca8        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
                0x00001ca8                _init
 .init          0x00001cac        0x8 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
                0x00001cb4                . = ALIGN (0x4)
                0x00001cb4                __preinit_array_start = .
 *(.preinit_array)
                0x00001cb4                __preinit_array_end = .
                0x00001cb4                . = ALIGN (0x4)
                0x00001cb4                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x00001cb4        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .init_array    0x00001cb8        0x4 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                0x00001cbc                __init_array_end = .
                0x00001cbc                . = ALIGN (0x4)
 *(.fini)
 .fini          0x00001cbc        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
                0x00001cbc                _fini
 .fini          0x00001cc0        0x8 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
                0x00001cc8                . = ALIGN (0x4)
                0x00001cc8                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x00001cc8        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x00001ccc                __fini_array_end = .
                0x00001ccc                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x00001ccc                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x00001ccc                . = ALIGN (0x4)
                0x00001ccc                __cy_regions = .
                0x00001ccc        0x4 LONG 0x1ce0 __cy_region_init_ram
                0x00001cd0        0x4 LONG 0x200000c0 __cy_region_start_data
                0x00001cd4        0x4 LONG 0x90 __cy_region_init_size_ram
                0x00001cd8        0x4 LONG 0x698 __cy_region_zero_size_ram
                0x00001cdc                __cy_regions_end = .
                0x00001ce0                . = ALIGN (0x8)
 *fill*         0x00001cdc        0x4 
                0x00001ce0                _etext = .

.cy_checksum_exclude
                0x00001ce0        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x20000000       0xc0
                0x20000000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x20000000       0xc0 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                0x20000000                CyRamVectors

.noinit
 *(.noinit)

.data           0x200000c0       0x90 load address 0x00001ce0
                0x200000c0                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x200000c0        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .jcr           0x200000c0        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x200000c4        0x4 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .data          0x200000c8       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                0x200000c8                CySysClkPumpConfig
                0x200000cc                cydelay32kMs
                0x200000d0                cydelayFreqKhz
                0x200000d4                cydelayFreqMhz
                0x200000d8                cydelayFreqHz
 .data          0x200000dc        0x8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .data          0x200000e4        0x1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 *fill*         0x200000e5        0x3 
 .data.impure_data
                0x200000e8       0x60 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x20000148        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                0x20000148                _impure_ptr
                0x20000150                . = ALIGN (0x8)
 *fill*         0x2000014c        0x4 
 *(.ram)
                0x20000150                _edata = .

.igot.plt       0x20000150        0x0 load address 0x00001d70
 .igot.plt      0x20000150        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.bss            0x20000150      0x698 load address 0x00001d70
                0x20000150                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x20000150       0x1c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .bss           0x2000016c       0x1e .\CortexM0\ARM_GCC_541\Release\main.o
                0x20000184                done_receiving_from_nRF_flag
                0x20000185                done_receiving_from_usb_flag
                0x20000186                done_receiving_from_uart_flag
                0x20000187                number_of_char_received_nRF
                0x20000188                number_of_char_received_usb
                0x20000189                number_of_char_received_uart
 *fill*         0x2000018a        0x6 
 .bss           0x20000190        0x8 .\CortexM0\ARM_GCC_541\Release\millis.o
                0x20000190                long_millis
 .bss           0x20000198        0x1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
                0x20000198                Millis_TMR_initVar
 *fill*         0x20000199        0x3 
 .bss           0x2000019c       0x28 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .bss           0x200001c4        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
                0x200001c4                USB_UART_initVar
                0x200001c8                USB_UART_customIntrHandler
                0x200001cc                USB_UART_IntrTxMask
 *fill*         0x200001ce        0x2 
 .bss           0x200001d0        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
                0x200001d0                UART_initVar
                0x200001d4                UART_customIntrHandler
                0x200001d8                UART_IntrTxMask
 *fill*         0x200001da        0x2 
 .bss           0x200001dc        0xa .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
                0x200001dc                SPI_initVar
                0x200001e0                SPI_customIntrHandler
                0x200001e4                SPI_IntrTxMask
 *fill*         0x200001e6        0x2 
 .bss.__malloc_sbrk_start
                0x200001e8        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
                0x200001e8                __malloc_sbrk_start
 .bss.__malloc_free_list
                0x200001ec        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
                0x200001ec                __malloc_free_list
 *(COMMON)
 COMMON         0x200001f0      0x120 .\CortexM0\ARM_GCC_541\Release\main.o
                0x200001f0                nrf24_TX_buf
                0x20000210                nrf24_RX_buf
 COMMON         0x20000310       0x10 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                0x20000310                cbuf
 COMMON         0x20000320      0x212 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
                0x20000320                USB_UART_txBufferTail
                0x20000324                USB_UART_rxBufferTail
                0x20000328                USB_UART_txBufferInternal
                0x20000428                USB_UART_rxBufferHead
                0x2000042c                USB_UART_txBufferHead
                0x20000430                USB_UART_rxBufferInternal
                0x20000531                USB_UART_rxBufferOverflow
 *fill*         0x20000532        0x2 
 COMMON         0x20000534      0x214 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
                0x20000534                UART_txBufferTail
                0x20000538                UART_txBufferHead
                0x2000053c                UART_rxBufferTail
                0x20000540                UART_txBufferInternal
                0x20000640                UART_rxBufferInternal
                0x20000741                UART_rxBufferOverflow
                0x20000744                UART_rxBufferHead
 COMMON         0x20000748       0x98 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                0x20000748                SPI_rxBufferOverflow
                0x2000074c                SPI_rxBufferHead
                0x20000750                SPI_txBufferHead
                0x20000754                SPI_txBufferInternal
                0x20000794                SPI_rxBufferInternal
                0x200007d8                SPI_txBufferTail
                0x200007dc                SPI_rxBufferTail
 COMMON         0x200007e0        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
                0x200007e0                errno
                0x200007e8                . = ALIGN (0x8)
 *fill*         0x200007e4        0x4 
 *(.ram.b)
                0x200007e8                _end = .
                0x200007e8                __end = .
                0x200007e8                PROVIDE (end, .)
                0x200007e8                PROVIDE (__bss_end__, .)
                0x00001ce0                __cy_region_init_ram = LOADADDR (.data)
                0x00000090                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000698                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x200007e8      0x800 load address 0x00001d70
                0x200007e8                . = _end
                0x20000fe8                . = (. + 0x800)
 *fill*         0x200007e8      0x800 
                0x20000fe8                __cy_heap_limit = .

.stack          0x20003800      0x800
                0x20003800                __cy_stack_limit = .
                0x20004000                . = (. + 0x800)
 *fill*         0x20003800      0x800 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)
                0x0001ffc0                cyloadermeta_start = (cy_project_type_bootloader || cy_project_type_app_for_stack_and_copier)?(LENGTH (rom) - CY_METADATA_SIZE):0xf0000000

.cyloadermeta
 *(.cyloadermeta)
                0x0001ffc0                cyloadablemeta_start = cy_project_type_app_for_stack_and_copier?((LENGTH (rom) - CY_FLASH_ROW_SIZE) - CY_METADATA_SIZE):((LENGTH (rom) - (CY_FLASH_ROW_SIZE * (CY_APPL_NUM - 0x1))) - CY_METADATA_SIZE)

.cyloadablemeta
 *(.cyloadablemeta)

.cyflashprotect
                0x90400000       0x80
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000       0x80 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM0\ARM_GCC_541\Release\cymetadata.o
                0x90500000                cy_metadata

.cychipprotect  0x90600000        0x1
 *(.cychipprotect)
 .cychipprotect
                0x90600000        0x1 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
                0x90600000                cy_meta_chipprotect

.rel.dyn        0x00001d70        0x0 load address 0x90600004
 .rel.iplt      0x00001d70        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0xef8
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Release\main.o
 .debug_aranges
                0x00000058       0x28 .\CortexM0\ARM_GCC_541\Release\millis.o
 .debug_aranges
                0x00000080       0x80 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .debug_aranges
                0x00000100       0x20 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_aranges
                0x00000120       0x18 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .debug_aranges
                0x00000138       0x48 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .debug_aranges
                0x00000180      0x148 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .debug_aranges
                0x000002c8       0x80 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .debug_aranges
                0x00000348      0x1c8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .debug_aranges
                0x00000510      0x178 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .debug_aranges
                0x00000688       0x50 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .debug_aranges
                0x000006d8       0x60 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .debug_aranges
                0x00000738       0x90 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .debug_aranges
                0x000007c8       0x50 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .debug_aranges
                0x00000818       0x60 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .debug_aranges
                0x00000878       0x90 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .debug_aranges
                0x00000908      0x1e8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .debug_aranges
                0x00000af0       0x50 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .debug_aranges
                0x00000b40       0x68 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .debug_aranges
                0x00000ba8       0x50 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .debug_aranges
                0x00000bf8       0x60 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .debug_aranges
                0x00000c58       0x40 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .debug_aranges
                0x00000c98       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .debug_aranges
                0x00000ce0       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .debug_aranges
                0x00000d28       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .debug_aranges
                0x00000d70       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .debug_aranges
                0x00000db8       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .debug_aranges
                0x00000e00       0x48 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .debug_aranges
                0x00000e48       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
 .debug_aranges
                0x00000e68       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .debug_aranges
                0x00000e98       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .debug_aranges
                0x00000eb8       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .debug_aranges
                0x00000ed8       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x9af4
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0xc52 .\CortexM0\ARM_GCC_541\Release\main.o
 .debug_info    0x00000c52      0x320 .\CortexM0\ARM_GCC_541\Release\millis.o
 .debug_info    0x00000f72      0x5ce .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .debug_info    0x00001540      0x2aa .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_info    0x000017ea       0xf8 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .debug_info    0x000018e2      0x39e .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .debug_info    0x00001c80      0x923 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .debug_info    0x000025a3      0x352 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .debug_info    0x000028f5      0xdd8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .debug_info    0x000036cd     0x1143 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .debug_info    0x00004810      0x2f6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .debug_info    0x00004b06      0x3a4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .debug_info    0x00004eaa      0x49d .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .debug_info    0x00005347      0x2f6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .debug_info    0x0000563d      0x3a4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .debug_info    0x000059e1      0x49d .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .debug_info    0x00005e7e     0x1499 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .debug_info    0x00007317      0x6b1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .debug_info    0x000079c8      0x682 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .debug_info    0x0000804a      0x2f6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .debug_info    0x00008340      0x3a3 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .debug_info    0x000086e3      0x248 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .debug_info    0x0000892b      0x19b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .debug_info    0x00008ac6      0x19b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .debug_info    0x00008c61      0x19b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .debug_info    0x00008dfc      0x19b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .debug_info    0x00008f97      0x19b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .debug_info    0x00009132      0x19b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .debug_info    0x000092cd       0xa3 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
 .debug_info    0x00009370      0x2f0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .debug_info    0x00009660      0x187 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .debug_info    0x000097e7      0x187 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .debug_info    0x0000996e      0x186 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)

.debug_abbrev   0x00000000     0x2d80
 *(.debug_abbrev)
 .debug_abbrev  0x00000000      0x1a9 .\CortexM0\ARM_GCC_541\Release\main.o
 .debug_abbrev  0x000001a9       0xee .\CortexM0\ARM_GCC_541\Release\millis.o
 .debug_abbrev  0x00000297      0x25b .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .debug_abbrev  0x000004f2      0x181 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_abbrev  0x00000673       0x5d .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .debug_abbrev  0x000006d0      0x1d5 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .debug_abbrev  0x000008a5      0x193 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .debug_abbrev  0x00000a38      0x233 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .debug_abbrev  0x00000c6b      0x343 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .debug_abbrev  0x00000fae      0x381 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .debug_abbrev  0x0000132f      0x152 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .debug_abbrev  0x00001481      0x1d2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .debug_abbrev  0x00001653      0x145 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .debug_abbrev  0x00001798      0x152 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .debug_abbrev  0x000018ea      0x1d2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .debug_abbrev  0x00001abc      0x145 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .debug_abbrev  0x00001c01      0x201 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .debug_abbrev  0x00001e02      0x1d4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .debug_abbrev  0x00001fd6      0x181 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .debug_abbrev  0x00002157      0x152 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .debug_abbrev  0x000022a9      0x1c9 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .debug_abbrev  0x00002472      0x108 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .debug_abbrev  0x0000257a       0xc6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .debug_abbrev  0x00002640       0xc6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .debug_abbrev  0x00002706       0xc6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .debug_abbrev  0x000027cc       0xc6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .debug_abbrev  0x00002892       0xc6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .debug_abbrev  0x00002958       0xc6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .debug_abbrev  0x00002a1e       0x14 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
 .debug_abbrev  0x00002a32      0x16e .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .debug_abbrev  0x00002ba0       0xa3 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .debug_abbrev  0x00002c43       0xa3 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .debug_abbrev  0x00002ce6       0x9a .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)

.debug_line     0x00000000     0x41b1
 *(.debug_line)
 .debug_line    0x00000000      0x37a .\CortexM0\ARM_GCC_541\Release\main.o
 .debug_line    0x0000037a       0xae .\CortexM0\ARM_GCC_541\Release\millis.o
 .debug_line    0x00000428      0x391 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .debug_line    0x000007b9      0x163 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_line    0x0000091c      0x141 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .debug_line    0x00000a5d      0x22e .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .debug_line    0x00000c8b      0x3c0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .debug_line    0x0000104b      0x19a .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .debug_line    0x000011e5      0x5b3 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .debug_line    0x00001798      0x6ce .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .debug_line    0x00001e66      0x13f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .debug_line    0x00001fa5      0x17f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .debug_line    0x00002124      0x24c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .debug_line    0x00002370      0x137 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .debug_line    0x000024a7      0x17b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .debug_line    0x00002622      0x22e .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .debug_line    0x00002850      0x6c0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .debug_line    0x00002f10      0x2d0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .debug_line    0x000031e0      0x320 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .debug_line    0x00003500      0x137 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .debug_line    0x00003637      0x177 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .debug_line    0x000037ae      0x13a .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .debug_line    0x000038e8       0xc5 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .debug_line    0x000039ad       0xc5 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .debug_line    0x00003a72       0xc6 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .debug_line    0x00003b38       0xcd .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .debug_line    0x00003c05       0xce .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .debug_line    0x00003cd3       0xca .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .debug_line    0x00003d9d       0x68 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
 .debug_line    0x00003e05      0x14c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .debug_line    0x00003f51       0xd7 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .debug_line    0x00004028       0xcb .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .debug_line    0x000040f3       0xbe .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)

.debug_frame    0x00000000     0x2714
 *(.debug_frame)
 .debug_frame   0x00000000      0x108 .\CortexM0\ARM_GCC_541\Release\main.o
 .debug_frame   0x00000108       0x4c .\CortexM0\ARM_GCC_541\Release\millis.o
 .debug_frame   0x00000154      0x15c .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .debug_frame   0x000002b0       0x30 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_frame   0x000002e0       0xc8 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .debug_frame   0x000003a8      0x384 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .debug_frame   0x0000072c      0x104 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .debug_frame   0x00000830      0x460 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .debug_frame   0x00000c90      0x424 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .debug_frame   0x000010b4       0xb0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .debug_frame   0x00001164       0xd4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .debug_frame   0x00001238      0x160 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .debug_frame   0x00001398       0xb0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .debug_frame   0x00001448       0xd4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .debug_frame   0x0000151c      0x160 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .debug_frame   0x0000167c      0x698 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .debug_frame   0x00001d14       0xe8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .debug_frame   0x00001dfc      0x138 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .debug_frame   0x00001f34       0xb0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .debug_frame   0x00001fe4       0xd4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .debug_frame   0x000020b8       0x78 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .debug_frame   0x00002130       0x70 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .debug_frame   0x000021a0       0x70 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .debug_frame   0x00002210       0x70 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .debug_frame   0x00002280       0x70 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .debug_frame   0x000022f0       0x70 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .debug_frame   0x00002360       0x70 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .debug_frame   0x000023d0       0x7c .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .debug_frame   0x0000244c       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .debug_frame   0x0000247c       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .debug_frame   0x000024ac       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)
 .debug_frame   0x000024dc       0x20 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .debug_frame   0x000024fc       0x20 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .debug_frame   0x0000251c       0x20 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x0000253c       0x28 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x00002564       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x00002590       0x40 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o)
 .debug_frame   0x000025d0       0x28 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .debug_frame   0x000025f8       0x20 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .debug_frame   0x00002618       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-freer.o)
 .debug_frame   0x00002644       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
 .debug_frame   0x00002670       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-sbrkr.o)
 .debug_frame   0x0000269c       0x30 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-mlock.o)
 .debug_frame   0x000026cc       0x48 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)

.debug_str      0x00000000     0x3a04
 *(.debug_str)
 .debug_str     0x00000000      0xbf4 .\CortexM0\ARM_GCC_541\Release\main.o
                                0xcda (size before relaxing)
 .debug_str     0x00000bf4       0x72 .\CortexM0\ARM_GCC_541\Release\millis.o
                                0x71b (size before relaxing)
 .debug_str     0x00000c66       0xde .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
                                0x7ec (size before relaxing)
 .debug_str     0x00000d44       0xc5 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
                                0x26e (size before relaxing)
 .debug_str     0x00000e09       0x59 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
                                0x1db (size before relaxing)
 .debug_str     0x00000e62      0x135 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
                                0x314 (size before relaxing)
 .debug_str     0x00000f97      0x486 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
                                0x665 (size before relaxing)
 .debug_str     0x0000141d      0x128 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
                                0x343 (size before relaxing)
 .debug_str     0x00001545      0x5dd .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
                                0x828 (size before relaxing)
 .debug_str     0x00001b22      0x6eb .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
                                0x929 (size before relaxing)
 .debug_str     0x0000220d      0x185 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
                                0x367 (size before relaxing)
 .debug_str     0x00002392      0x1a3 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
                                0x3d8 (size before relaxing)
 .debug_str     0x00002535      0x1cd .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
                                0x4dc (size before relaxing)
 .debug_str     0x00002702       0x1e .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
                                0x323 (size before relaxing)
 .debug_str     0x00002720       0x27 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
                                0x394 (size before relaxing)
 .debug_str     0x00002747       0x23 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
                                0x478 (size before relaxing)
 .debug_str     0x0000276a      0xae2 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
                               0x1380 (size before relaxing)
 .debug_str     0x0000324c       0x59 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
                                0x5b3 (size before relaxing)
 .debug_str     0x000032a5       0x60 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
                                0x48f (size before relaxing)
 .debug_str     0x00003305      0x111 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
                                0x30f (size before relaxing)
 .debug_str     0x00003416       0xf4 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
                                0x383 (size before relaxing)
 .debug_str     0x0000350a       0x8b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
                                0x2fb (size before relaxing)
 .debug_str     0x00003595       0x8d .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
                                0x234 (size before relaxing)
 .debug_str     0x00003622       0x69 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
                                0x234 (size before relaxing)
 .debug_str     0x0000368b       0x66 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
                                0x23b (size before relaxing)
 .debug_str     0x000036f1       0x99 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
                                0x26c (size before relaxing)
 .debug_str     0x0000378a       0xa0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
                                0x273 (size before relaxing)
 .debug_str     0x0000382a       0x88 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
                                0x257 (size before relaxing)
 .debug_str     0x000038b2       0xa7 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
                                0x2bc (size before relaxing)
 .debug_str     0x00003959       0x45 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
                                0x2c4 (size before relaxing)
 .debug_str     0x0000399e       0x2b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
                                0x29c (size before relaxing)
 .debug_str     0x000039c9       0x3b .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)
                                0x292 (size before relaxing)

.debug_loc      0x00000000     0x3de4
 *(.debug_loc)
 .debug_loc     0x00000000      0x1f5 .\CortexM0\ARM_GCC_541\Release\main.o
 .debug_loc     0x000001f5      0x2b0 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .debug_loc     0x000004a5       0x92 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_loc     0x00000537      0x1de .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .debug_loc     0x00000715      0x57a .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .debug_loc     0x00000c8f       0xae .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .debug_loc     0x00000d3d      0x764 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .debug_loc     0x000014a1      0xcdc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .debug_loc     0x0000217d       0x7e .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .debug_loc     0x000021fb      0x143 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .debug_loc     0x0000233e      0x257 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .debug_loc     0x00002595       0x7e .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .debug_loc     0x00002613      0x143 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .debug_loc     0x00002756      0x257 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .debug_loc     0x000029ad      0x64d .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .debug_loc     0x00002ffa      0x366 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .debug_loc     0x00003360      0x234 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .debug_loc     0x00003594       0x7e .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .debug_loc     0x00003612      0x129 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .debug_loc     0x0000373b       0xcc .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .debug_loc     0x00003807       0xa1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .debug_loc     0x000038a8       0xa1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .debug_loc     0x00003949       0xa1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .debug_loc     0x000039ea       0xa1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .debug_loc     0x00003a8b       0xa1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .debug_loc     0x00003b2c       0xa1 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .debug_loc     0x00003bcd      0x160 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .debug_loc     0x00003d2d       0x3d .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .debug_loc     0x00003d6a       0x3d .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .debug_loc     0x00003da7       0x3d .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0xec8
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x48 .\CortexM0\ARM_GCC_541\Release\main.o
 .debug_ranges  0x00000048       0x18 .\CortexM0\ARM_GCC_541\Release\millis.o
 .debug_ranges  0x00000060       0xa0 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .debug_ranges  0x00000100       0x60 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_ranges  0x00000160       0x50 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .debug_ranges  0x000001b0      0x138 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .debug_ranges  0x000002e8       0xb8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .debug_ranges  0x000003a0      0x228 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .debug_ranges  0x000005c8      0x1f8 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .debug_ranges  0x000007c0       0x40 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .debug_ranges  0x00000800       0x50 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .debug_ranges  0x00000850       0x80 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .debug_ranges  0x000008d0       0x40 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .debug_ranges  0x00000910       0x50 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .debug_ranges  0x00000960       0x80 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .debug_ranges  0x000009e0      0x1f0 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .debug_ranges  0x00000bd0       0x40 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .debug_ranges  0x00000c10       0x58 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .debug_ranges  0x00000c68       0x40 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .debug_ranges  0x00000ca8       0x50 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .debug_ranges  0x00000cf8       0x30 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .debug_ranges  0x00000d28       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .debug_ranges  0x00000d60       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .debug_ranges  0x00000d98       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .debug_ranges  0x00000dd0       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .debug_ranges  0x00000e08       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .debug_ranges  0x00000e40       0x38 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .debug_ranges  0x00000e78       0x20 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .debug_ranges  0x00000e98       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .debug_ranges  0x00000ea8       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .debug_ranges  0x00000eb8       0x10 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM0\ARM_GCC_541\Release\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\millis.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x28
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1e c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .ARM.attributes
                0x0000001e       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.attributes
                0x00000065       0x31 .\CortexM0\ARM_GCC_541\Release\main.o
 .ARM.attributes
                0x00000096       0x31 .\CortexM0\ARM_GCC_541\Release\millis.o
 .ARM.attributes
                0x000000c7       0x31 .\CortexM0\ARM_GCC_541\Release\ring_buffer.o
 .ARM.attributes
                0x000000f8       0x31 .\CortexM0\ARM_GCC_541\Release\cyfitter_cfg.o
 .ARM.attributes
                0x00000129       0x31 .\CortexM0\ARM_GCC_541\Release\cymetadata.o
 .ARM.attributes
                0x0000015a       0x31 .\CortexM0\ARM_GCC_541\Release\Cm0Start.o
 .ARM.attributes
                0x0000018b       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_TMR.o)
 .ARM.attributes
                0x000001bc       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(Millis_ISR.o)
 .ARM.attributes
                0x000001ed       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLib.o)
 .ARM.attributes
                0x0000021e       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyLFClk.o)
 .ARM.attributes
                0x0000024f       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART.o)
 .ARM.attributes
                0x00000280       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART.o)
 .ARM.attributes
                0x000002b1       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_UART.o)
 .ARM.attributes
                0x000002e2       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART.o)
 .ARM.attributes
                0x00000313       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART.o)
 .ARM.attributes
                0x00000344       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_UART.o)
 .ARM.attributes
                0x00000375       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_FUNCS.o)
 .ARM.attributes
                0x000003a6       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_HAL.o)
 .ARM.attributes
                0x000003d7       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(nRF24_COMMANDS.o)
 .ARM.attributes
                0x00000408       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI.o)
 .ARM.attributes
                0x00000439       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART.o)
 .ARM.attributes
                0x0000046a       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI.o)
 .ARM.attributes
                0x0000049b       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CE.o)
 .ARM.attributes
                0x000004cc       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SS.o)
 .ARM.attributes
                0x000004fd       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(LED.o)
 .ARM.attributes
                0x0000052e       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_sclk_m.o)
 .ARM.attributes
                0x0000055f       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(MASTER_UNIT.o)
 .ARM.attributes
                0x00000590       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(NRF_ISR.o)
 .ARM.attributes
                0x000005c1       0x21 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x000005e2       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(CyFlash.o)
 .ARM.attributes
                0x00000613       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(USB_UART_SPI_UART_INT.o)
 .ARM.attributes
                0x00000644       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(UART_SPI_UART_INT.o)
 .ARM.attributes
                0x00000675       0x31 .\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.a(SPI_SPI_UART_INT.o)
 .ARM.attributes
                0x000006a6       0x1e c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_thumb1_case_uqi.o)
 .ARM.attributes
                0x000006c4       0x1e c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .ARM.attributes
                0x000006e2       0x1e c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .ARM.attributes
                0x00000700       0x1e c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .ARM.attributes
                0x0000071e       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x0000074a       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x00000776       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x000007a2       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x000007ce       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-malloc.o)
 .ARM.attributes
                0x000007fa       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x00000826       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x00000852       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-freer.o)
 .ARM.attributes
                0x0000087e       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-nano-mallocr.o)
 .ARM.attributes
                0x000008aa       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-sbrkr.o)
 .ARM.attributes
                0x000008d6       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-mlock.o)
 .ARM.attributes
                0x00000902       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-reent.o)
 .ARM.attributes
                0x0000092e       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .ARM.attributes
                0x0000095a       0x1e c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(C:\Users\AfdhalAtiffTan\Documents\PSoC Creator\UART_over_nFR24\UART_over_nFR24.cydsn\CortexM0\ARM_GCC_541\Release\UART_over_nFR24.elf elf32-littlearm)
