TimeQuest Timing Analyzer report for top_level
Wed Jan 18 17:18:02 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ASSERT_CONTROL'
 12. Slow Model Hold: 'ASSERT_CONTROL'
 13. Slow Model Recovery: 'ASSERT_CONTROL'
 14. Slow Model Removal: 'ASSERT_CONTROL'
 15. Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'ASSERT_CONTROL'
 28. Fast Model Hold: 'ASSERT_CONTROL'
 29. Fast Model Recovery: 'ASSERT_CONTROL'
 30. Fast Model Removal: 'ASSERT_CONTROL'
 31. Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_level                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; ASSERT_CONTROL ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ASSERT_CONTROL } ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+-----------------------------------------------------+
; Slow Model Fmax Summary                             ;
+-----------+-----------------+----------------+------+
; Fmax      ; Restricted Fmax ; Clock Name     ; Note ;
+-----------+-----------------+----------------+------+
; 32.17 MHz ; 32.17 MHz       ; ASSERT_CONTROL ;      ;
+-----------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow Model Setup Summary                 ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -15.041 ; -47.988       ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -4.544 ; -11.668       ;
+----------------+--------+---------------+


+------------------------------------------+
; Slow Model Recovery Summary              ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -17.001 ; -235.124      ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -4.669 ; -30.363       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -4.845 ; -764.201      ;
+----------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -15.041 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.516     ; 11.161     ;
; -15.016 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.368     ; 11.284     ;
; -14.680 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.351     ; 9.965      ;
; -14.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.922     ; 9.964      ;
; -13.550 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.368     ; 9.386      ;
; -13.525 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.220     ; 9.509      ;
; -13.481 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.653     ; 9.964      ;
; -13.474 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.154     ; 9.956      ;
; -13.395 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.566     ; 9.965      ;
; -13.355 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.026     ; 9.965      ;
; -13.326 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.993     ; 9.969      ;
; -13.189 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.203     ; 8.190      ;
; -13.116 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.789     ; 9.963      ;
; -13.048 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.227     ; 11.457     ;
; -12.759 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.774     ; 8.189      ;
; -12.741 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.412     ; 9.965      ;
; -12.705 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.885     ; 9.956      ;
; -12.557 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.724     ; 9.969      ;
; -12.551 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.526     ; 11.161     ;
; -12.526 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.378     ; 11.284     ;
; -12.496 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.367     ; 6.377      ;
; -12.471 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.219     ; 6.500      ;
; -12.347 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.520     ; 9.963      ;
; -12.190 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.361     ; 9.965      ;
; -12.135 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.202     ; 5.181      ;
; -11.991 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.663     ; 9.964      ;
; -11.990 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.505     ; 8.189      ;
; -11.983 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.006     ; 8.181      ;
; -11.972 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.143     ; 9.965      ;
; -11.954 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.125     ; 9.965      ;
; -11.905 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.576     ; 9.965      ;
; -11.904 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.418     ; 8.190      ;
; -11.864 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.878     ; 8.190      ;
; -11.835 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.845     ; 8.194      ;
; -11.760 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.932     ; 9.964      ;
; -11.705 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.773     ; 5.180      ;
; -11.625 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.641     ; 8.188      ;
; -11.557 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.079     ; 9.682      ;
; -11.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.264     ; 8.190      ;
; -11.215 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.895     ; 9.956      ;
; -11.214 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.737     ; 8.181      ;
; -11.173 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.148     ; 11.161     ;
; -11.148 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 11.284     ;
; -11.067 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.734     ; 9.969      ;
; -11.066 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.576     ; 8.194      ;
; -11.060 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.378     ; 9.386      ;
; -11.035 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.230     ; 9.509      ;
; -10.984 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.164     ; 9.956      ;
; -10.936 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.504     ; 5.180      ;
; -10.929 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.005     ; 5.172      ;
; -10.865 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.036     ; 9.965      ;
; -10.857 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.530     ; 9.963      ;
; -10.856 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.372     ; 8.188      ;
; -10.850 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.417     ; 5.181      ;
; -10.836 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.003     ; 9.969      ;
; -10.810 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.877     ; 5.181      ;
; -10.781 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.844     ; 5.185      ;
; -10.699 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.213     ; 8.190      ;
; -10.626 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.799     ; 9.963      ;
; -10.571 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.640     ; 5.179      ;
; -10.558 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.763      ; 11.457     ;
; -10.503 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.078     ; 6.673      ;
; -10.500 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.515     ; 8.189      ;
; -10.482 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.153     ; 9.965      ;
; -10.481 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.995     ; 8.190      ;
; -10.464 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.135     ; 9.965      ;
; -10.463 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.977     ; 8.190      ;
; -10.414 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.428     ; 8.190      ;
; -10.269 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.784     ; 8.189      ;
; -10.251 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.422     ; 9.965      ;
; -10.196 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.263     ; 5.181      ;
; -10.160 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.736     ; 5.172      ;
; -10.012 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.575     ; 5.185      ;
; -9.802  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.371     ; 5.179      ;
; -9.724  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.747     ; 8.181      ;
; -9.683  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.842      ; 11.161     ;
; -9.682  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 9.386      ;
; -9.658  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.990      ; 11.284     ;
; -9.657  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.148      ; 9.509      ;
; -9.576  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.586     ; 8.194      ;
; -9.493  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.016     ; 8.181      ;
; -9.427  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.994     ; 5.181      ;
; -9.409  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.976     ; 5.181      ;
; -9.374  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.888     ; 8.190      ;
; -9.366  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.382     ; 8.188      ;
; -9.345  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.855     ; 8.194      ;
; -9.180  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.141      ; 11.457     ;
; -9.135  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.651     ; 8.188      ;
; -9.067  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.911      ; 9.682      ;
; -9.013  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.391     ; 8.758      ;
; -8.991  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.005     ; 8.190      ;
; -8.973  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.013      ; 8.190      ;
; -8.760  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.274     ; 8.190      ;
; -8.752  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.243     ; 8.213      ;
; -8.628  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.999     ; 6.377      ;
; -8.603  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.851     ; 6.500      ;
; -8.192  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.990      ; 9.386      ;
; -8.167  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.138      ; 9.509      ;
; -7.690  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 4.131      ; 11.457     ;
; -7.689  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.289      ; 9.682      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -4.544 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.617      ; 5.073      ;
; -4.044 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.617      ; 5.073      ;
; -3.692 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.469      ; 5.777      ;
; -3.192 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.469      ; 5.777      ;
; -1.844 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.657      ; 3.313      ;
; -1.745 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.492      ; 4.747      ;
; -1.687 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.697      ; 2.010      ;
; -1.245 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.492      ; 4.747      ;
; -1.176 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.249      ; 5.073      ;
; -0.821 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.242      ; 1.421      ;
; -0.687 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.367      ; 4.180      ;
; -0.676 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.249      ; 5.073      ;
; -0.636 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.368      ; 2.232      ;
; -0.360 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.515      ; 4.155      ;
; -0.355 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.511      ; 4.156      ;
; -0.354 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.667      ; 3.313      ;
; -0.353 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.510      ; 4.157      ;
; -0.324 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.101      ; 5.777      ;
; -0.117 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.274      ; 4.157      ;
; -0.109 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.509      ; 4.900      ;
; 0.076  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.081      ; 4.157      ;
; 0.165  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.219      ; 4.884      ;
; 0.176  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.101      ; 5.777      ;
; 0.210  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.300      ; 2.010      ;
; 0.253  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.368      ; 3.121      ;
; 0.301  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.860      ; 4.161      ;
; 0.321  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.827      ; 4.148      ;
; 0.492  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.367      ; 4.859      ;
; 0.497  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.363      ; 4.860      ;
; 0.499  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.362      ; 4.861      ;
; 0.735  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.126      ; 4.861      ;
; 0.854  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.378      ; 2.232      ;
; 0.928  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.933      ; 4.861      ;
; 1.024  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.289      ; 3.313      ;
; 1.146  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.537      ; 2.183      ;
; 1.153  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.712      ; 4.865      ;
; 1.173  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.679      ; 4.852      ;
; 1.185  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.516      ; 4.201      ;
; 1.381  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.519      ; 4.900      ;
; 1.495  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.688      ; 2.183      ;
; 1.567  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.090      ; 4.157      ;
; 1.585  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.072      ; 4.157      ;
; 1.676  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.979      ; 4.155      ;
; 1.681  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.975      ; 4.156      ;
; 1.683  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.974      ; 4.157      ;
; 1.743  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.378      ; 3.121      ;
; 2.170  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.491      ; 4.161      ;
; 2.181  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.329      ; 2.010      ;
; 2.181  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.999      ; 4.180      ;
; 2.202  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.220      ; 4.922      ;
; 2.232  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 2.232      ;
; 2.318  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.330      ; 4.148      ;
; 2.335  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.532      ; 4.867      ;
; 2.419  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.942      ; 4.861      ;
; 2.437  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.924      ; 4.861      ;
; 2.528  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.831      ; 4.859      ;
; 2.533  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.827      ; 4.860      ;
; 2.535  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.826      ; 4.861      ;
; 2.675  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.526      ; 4.201      ;
; 2.759  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.141      ; 4.900      ;
; 3.022  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.343      ; 4.865      ;
; 3.033  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.851      ; 4.884      ;
; 3.078  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -1.068     ; 2.010      ;
; 3.121  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 3.121      ;
; 3.170  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.182      ; 4.852      ;
; 3.508  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.147      ; 4.155      ;
; 3.513  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.143      ; 4.156      ;
; 3.514  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.299      ; 3.313      ;
; 3.515  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.142      ; 4.157      ;
; 3.692  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.230      ; 4.922      ;
; 3.751  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.906      ; 4.157      ;
; 3.936  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.390      ; 4.826      ;
; 3.941  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.386      ; 4.827      ;
; 3.943  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.385      ; 4.828      ;
; 3.944  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.713      ; 4.157      ;
; 4.053  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.148      ; 4.201      ;
; 4.169  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.492      ; 4.161      ;
; 4.179  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.149      ; 4.828      ;
; 4.189  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.459      ; 4.148      ;
; 4.360  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.999      ; 4.859      ;
; 4.365  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.995      ; 4.860      ;
; 4.367  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.994      ; 4.861      ;
; 4.372  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.956      ; 4.828      ;
; 4.435  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.278     ; 4.157      ;
; 4.453  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.296     ; 4.157      ;
; 4.481  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.391      ; 4.872      ;
; 4.544  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.389     ; 4.155      ;
; 4.549  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.393     ; 4.156      ;
; 4.551  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.394     ; 4.157      ;
; 4.597  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.735      ; 4.832      ;
; 4.603  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.758      ; 4.861      ;
; 4.617  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.702      ; 4.819      ;
; 4.646  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.243      ; 4.889      ;
; 4.722  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -1.990     ; 2.232      ;
; 4.796  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.565      ; 4.861      ;
; 4.825  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.542      ; 4.867      ;
; 4.863  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.035     ; 4.828      ;
; 4.881  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.053     ; 4.828      ;
; 4.972  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.146     ; 4.826      ;
; 4.977  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.150     ; 4.827      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -17.001 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.510     ; 12.412     ;
; -16.976 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.362     ; 12.535     ;
; -16.913 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.511     ; 12.321     ;
; -16.888 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.363     ; 12.444     ;
; -16.640 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.345     ; 11.216     ;
; -16.552 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.346     ; 11.125     ;
; -16.502 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.860     ; 11.611     ;
; -16.477 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.712     ; 11.734     ;
; -16.441 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.647     ; 11.215     ;
; -16.396 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.827     ; 11.796     ;
; -16.378 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.126     ; 10.496     ;
; -16.371 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.679     ; 11.919     ;
; -16.355 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.560     ; 11.216     ;
; -16.353 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.648     ; 11.124     ;
; -16.353 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.978     ; 10.619     ;
; -16.267 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.561     ; 11.125     ;
; -16.210 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.916     ; 11.215     ;
; -16.151 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.515     ; 11.555     ;
; -16.141 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.695     ; 10.415     ;
; -16.126 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.367     ; 11.678     ;
; -16.122 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.917     ; 11.124     ;
; -16.035 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.662     ; 10.600     ;
; -16.017 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.961     ; 9.300      ;
; -15.965 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.974     ; 12.412     ;
; -15.942 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.997     ; 10.414     ;
; -15.940 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.826     ; 12.535     ;
; -15.877 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.975     ; 12.321     ;
; -15.856 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.910     ; 10.415     ;
; -15.852 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.827     ; 12.444     ;
; -15.846 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.274     ; 11.538     ;
; -15.837 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.085     ; 10.496     ;
; -15.836 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.964     ; 10.599     ;
; -15.821 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.126     ; 11.661     ;
; -15.812 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.937     ; 10.619     ;
; -15.810 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.081     ; 11.690     ;
; -15.790 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.350     ; 10.359     ;
; -15.785 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.933     ; 11.813     ;
; -15.750 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.877     ; 10.600     ;
; -15.711 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.266     ; 10.414     ;
; -15.665 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.879     ; 11.207     ;
; -15.639 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.662     ; 10.928     ;
; -15.633 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.491     ; 11.611     ;
; -15.614 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.514     ; 11.051     ;
; -15.608 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.343     ; 11.734     ;
; -15.605 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.233     ; 10.599     ;
; -15.604 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.809     ; 11.216     ;
; -15.591 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.652     ; 10.358     ;
; -15.587 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.532     ; 9.299      ;
; -15.577 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.880     ; 11.116     ;
; -15.518 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.986     ; 7.787      ;
; -15.517 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.718     ; 11.220     ;
; -15.516 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.810     ; 11.125     ;
; -15.505 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.565     ; 10.359     ;
; -15.493 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.838     ; 7.910      ;
; -15.485 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.109     ; 10.342     ;
; -15.476 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.920     ; 9.300      ;
; -15.449 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.916     ; 10.494     ;
; -15.434 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.148     ; 11.207     ;
; -15.429 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.719     ; 11.129     ;
; -15.399 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.330     ; 11.796     ;
; -15.374 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.182     ; 11.919     ;
; -15.360 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.921     ; 10.358     ;
; -15.346 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.149     ; 11.116     ;
; -15.319 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.090     ; 11.690     ;
; -15.315 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.020     ; 11.216     ;
; -15.307 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.514     ; 11.214     ;
; -15.294 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.942     ; 11.813     ;
; -15.290 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.813     ; 10.928     ;
; -15.286 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.987     ; 11.220     ;
; -15.286 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.411     ; 10.341     ;
; -15.278 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.497     ; 9.732      ;
; -15.277 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.222     ; 9.299      ;
; -15.272 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.326     ; 10.415     ;
; -15.265 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.665     ; 11.051     ;
; -15.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.218     ; 10.493     ;
; -15.227 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.021     ; 11.125     ;
; -15.219 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.515     ; 11.123     ;
; -15.200 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.324     ; 10.342     ;
; -15.198 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.988     ; 11.129     ;
; -15.191 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.135     ; 9.300      ;
; -15.174 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.380     ; 11.215     ;
; -15.166 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.229     ; 10.406     ;
; -15.164 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.131     ; 10.494     ;
; -15.157 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.821     ; 6.591      ;
; -15.144 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.072     ; 11.538     ;
; -15.119 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.924     ; 11.661     ;
; -15.115 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.979     ; 11.555     ;
; -15.090 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.831     ; 11.678     ;
; -15.086 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.381     ; 11.124     ;
; -15.079 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.799     ; 9.731      ;
; -15.076 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.783     ; 11.214     ;
; -15.075 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.133     ; 10.605     ;
; -15.060 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.196     ; 10.591     ;
; -15.055 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.680     ; 10.341     ;
; -15.050 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.985     ; 10.728     ;
; -15.046 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.491     ; 9.299      ;
; -15.038 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.165     ; 10.600     ;
; -15.021 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.197     ; 10.188     ;
; -15.019 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.487     ; 10.493     ;
; -15.018 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.068     ; 10.419     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -4.669 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.832      ; 5.163      ;
; -4.369 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.023     ; 5.654      ;
; -4.169 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.832      ; 5.163      ;
; -4.100 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.754      ; 5.654      ;
; -4.016 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.481      ; 4.465      ;
; -3.930 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.093      ; 5.163      ;
; -3.869 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.023     ; 5.654      ;
; -3.600 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.754      ; 5.654      ;
; -3.516 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.481      ; 4.465      ;
; -3.430 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.093      ; 5.163      ;
; -3.202 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.707      ; 6.505      ;
; -2.902 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.367      ; 4.465      ;
; -2.897 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.094      ; 6.197      ;
; -2.702 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.707      ; 6.505      ;
; -2.661 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.513      ; 5.852      ;
; -2.628 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.825      ; 6.197      ;
; -2.462 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.872      ; 3.410      ;
; -2.424 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.359      ; 6.935      ;
; -2.402 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.367      ; 4.465      ;
; -2.397 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.094      ; 6.197      ;
; -2.392 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.244      ; 5.852      ;
; -2.390 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.895      ; 6.505      ;
; -2.377 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.715      ; 7.338      ;
; -2.219 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.465      ; 3.246      ;
; -2.188 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.582      ; 3.394      ;
; -2.161 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.513      ; 5.852      ;
; -2.128 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.825      ; 6.197      ;
; -1.924 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.359      ; 6.935      ;
; -1.893 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.794      ; 3.901      ;
; -1.892 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.244      ; 5.852      ;
; -1.890 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.895      ; 6.505      ;
; -1.877 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.715      ; 7.338      ;
; -1.855 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.457      ; 3.602      ;
; -1.696 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.521      ; 2.325      ;
; -1.662 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.063      ; 3.901      ;
; -1.619 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.504      ; 3.885      ;
; -1.612 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.547      ; 6.935      ;
; -1.565 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.903      ; 7.338      ;
; -1.509 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.482      ; 7.973      ;
; -1.503 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.286      ; 2.283      ;
; -1.420 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.174      ; 2.254      ;
; -1.388 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.773      ; 3.885      ;
; -1.264 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.547      ; 2.283      ;
; -1.239 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.452     ; 9.213      ;
; -1.223 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.133      ; 3.410      ;
; -1.213 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.467      ; 2.254      ;
; -1.184 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.467      ; 2.283      ;
; -1.166 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.287      ; 2.621      ;
; -1.112 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.547      ; 6.935      ;
; -1.108 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.362      ; 2.254      ;
; -1.082 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.407      ; 2.325      ;
; -1.065 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.903      ; 7.338      ;
; -1.061 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.921      ; 3.860      ;
; -1.056 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.917      ; 3.861      ;
; -1.054 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.916      ; 3.862      ;
; -1.047 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.109      ; 4.062      ;
; -1.009 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.482      ; 7.973      ;
; -0.995 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.747      ; 4.752      ;
; -0.985 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.958      ; 7.973      ;
; -0.949 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.843      ; 3.394      ;
; -0.907 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.653      ; 3.246      ;
; -0.861 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.730      ; 3.369      ;
; -0.856 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.726      ; 3.370      ;
; -0.854 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.475      ; 2.621      ;
; -0.854 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.725      ; 3.371      ;
; -0.846 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.467      ; 2.621      ;
; -0.818 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.680      ; 3.862      ;
; -0.739 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.452     ; 9.213      ;
; -0.711 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.190      ; 2.979      ;
; -0.683 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.951      ; 8.268      ;
; -0.625 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.487      ; 3.862      ;
; -0.622 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.991      ; 3.369      ;
; -0.618 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.489      ; 3.371      ;
; -0.617 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.987      ; 3.370      ;
; -0.615 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.986      ; 3.371      ;
; -0.610 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.878      ; 8.268      ;
; -0.543 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.645      ; 3.602      ;
; -0.531 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.950      ; 3.419      ;
; -0.488 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.467      ; 2.979      ;
; -0.485 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.958      ; 7.973      ;
; -0.454 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.667      ; 9.213      ;
; -0.425 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.296      ; 3.371      ;
; -0.421 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.865      ; 4.444      ;
; -0.414 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.232      ; 4.318      ;
; -0.400 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.266      ; 3.866      ;
; -0.399 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.378      ; 2.979      ;
; -0.390 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.708      ; 4.318      ;
; -0.380 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.233      ; 3.853      ;
; -0.379 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.750      ; 3.371      ;
; -0.349 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.701      ; 4.352      ;
; -0.316 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.731      ; 3.415      ;
; -0.306 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.890      ; 8.584      ;
; -0.292 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.652      ; 3.860      ;
; -0.287 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.648      ; 3.861      ;
; -0.285 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.647      ; 3.862      ;
; -0.217 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.399      ; 5.182      ;
; -0.206 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.531      ; 2.325      ;
; -0.204 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.467      ; 3.263      ;
; -0.200 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.075      ; 3.375      ;
; -0.190 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.134      ; 4.444      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -4.845 ; -4.845       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -4.845 ; -4.845       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -4.845 ; -4.845       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -4.845 ; -4.845       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -4.845 ; -4.845       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -4.845 ; -4.845       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -4.417 ; -4.417       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -4.417 ; -4.417       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -4.417 ; -4.417       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -4.417 ; -4.417       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -4.417 ; -4.417       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -4.417 ; -4.417       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -4.350 ; -4.350       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -4.350 ; -4.350       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -4.350 ; -4.350       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -4.350 ; -4.350       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -4.350 ; -4.350       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -4.350 ; -4.350       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -3.548 ; -3.548       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -3.548 ; -3.548       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -3.548 ; -3.548       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                                              ;
; -3.548 ; -3.548       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                                              ;
; -3.548 ; -3.548       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                                                ;
; -3.548 ; -3.548       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                                                ;
; -3.548 ; -3.548       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|datad                                                                                                                ;
; -3.548 ; -3.548       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|datad                                                                                                                ;
; -3.548 ; -3.548       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                                              ;
; -3.548 ; -3.548       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                                              ;
; -3.450 ; -3.450       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -3.450 ; -3.450       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -3.450 ; -3.450       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -3.450 ; -3.450       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -3.450 ; -3.450       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -3.450 ; -3.450       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -3.288 ; -3.288       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -3.288 ; -3.288       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -3.288 ; -3.288       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -3.288 ; -3.288       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -3.288 ; -3.288       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -3.288 ; -3.288       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -3.091 ; -3.091       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -3.091 ; -3.091       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -3.091 ; -3.091       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -3.091 ; -3.091       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -3.091 ; -3.091       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -3.091 ; -3.091       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -3.047 ; -3.047       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -3.047 ; -3.047       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -3.047 ; -3.047       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -3.047 ; -3.047       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -3.047 ; -3.047       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -3.047 ; -3.047       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -2.975 ; -2.975       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -2.975 ; -2.975       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -2.975 ; -2.975       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -2.975 ; -2.975       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -2.975 ; -2.975       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -2.975 ; -2.975       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|control_matrix|MA_CLR_HI~1|combout                                                                                                                                ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|control_matrix|MA_CLR_HI~1|combout                                                                                                                                ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|datad                                                                                                                      ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|datad                                                                                                                      ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|dataa                                                                                                                      ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|dataa                                                                                                                      ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|datad                                                                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|datad                                                                                                                       ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                                                                                         ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                                                                                         ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 4.546  ; 4.546  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 5.214  ; 5.214  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 9.118  ; 9.118  ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 9.547  ; 9.547  ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 9.549  ; 9.549  ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 6.304  ; 6.304  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 6.392  ; 6.392  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 5.070  ; 5.070  ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 10.619 ; 10.619 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 9.436  ; 9.436  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 8.915  ; 8.915  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 9.192  ; 9.192  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 8.950  ; 8.950  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 9.134  ; 9.134  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 8.923  ; 8.923  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 9.218  ; 9.218  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 9.436  ; 9.436  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 9.180  ; 9.180  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 9.188  ; 9.188  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 9.366  ; 9.366  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 4.759  ; 4.759  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 4.824  ; 4.824  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 10.331 ; 10.331 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 6.536  ; 6.536  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 7.204  ; 7.204  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 11.108 ; 11.108 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 11.537 ; 11.537 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 11.539 ; 11.539 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 8.294  ; 8.294  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 8.382  ; 8.382  ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 7.060  ; 7.060  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.416  ; 1.416  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 5.317  ; 5.317  ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 12.609 ; 12.609 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 11.426 ; 11.426 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 10.905 ; 10.905 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 11.182 ; 11.182 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 10.940 ; 10.940 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 11.124 ; 11.124 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 10.913 ; 10.913 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 11.208 ; 11.208 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 11.426 ; 11.426 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 11.170 ; 11.170 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 11.178 ; 11.178 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 11.356 ; 11.356 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 6.749  ; 6.749  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 6.814  ; 6.814  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 12.321 ; 12.321 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 4.544  ; 4.544  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 3.834  ; 3.834  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -0.920 ; -0.920 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -1.034 ; -1.034 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -1.350 ; -1.350 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 3.331  ; 3.331  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 2.408  ; 2.408  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 3.757  ; 3.757  ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -0.645 ; -0.645 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 3.439  ; 3.439  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -0.717 ; -0.717 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -0.994 ; -0.994 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -0.752 ; -0.752 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -0.936 ; -0.936 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -0.725 ; -0.725 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -1.020 ; -1.020 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -1.238 ; -1.238 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -0.982 ; -0.982 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -0.990 ; -0.990 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -1.168 ; -1.168 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 3.439  ; 3.439  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 3.374  ; 3.374  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 0.221  ; 0.221  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.745  ; 1.745  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 0.706  ; 0.706  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -4.288 ; -4.288 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -4.402 ; -4.402 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -4.718 ; -4.718 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -0.037 ; -0.037 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -0.960 ; -0.960 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.389  ; 0.389  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 2.078  ; 2.078  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.823 ; -1.823 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -2.580 ; -2.580 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.071  ; 0.071  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -4.085 ; -4.085 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -4.362 ; -4.362 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -4.120 ; -4.120 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -4.304 ; -4.304 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -4.093 ; -4.093 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -4.388 ; -4.388 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -4.606 ; -4.606 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -4.350 ; -4.350 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -4.358 ; -4.358 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -4.536 ; -4.536 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.071  ; 0.071  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.006  ; 0.006  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -1.260 ; -1.260 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 22.443 ; 22.443 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 25.336 ; 25.336 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 24.634 ; 24.634 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 25.151 ; 25.151 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 24.772 ; 24.772 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 25.067 ; 25.067 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 24.551 ; 24.551 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 25.336 ; 25.336 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 19.887 ; 19.887 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 19.339 ; 19.339 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 19.535 ; 19.535 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 19.509 ; 19.509 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 19.983 ; 19.983 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 19.413 ; 19.413 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 18.356 ; 18.356 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 18.356 ; 18.356 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 16.883 ; 16.883 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 16.847 ; 16.847 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 16.789 ; 16.789 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 17.524 ; 17.524 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 16.865 ; 16.865 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 17.047 ; 17.047 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 17.466 ; 17.466 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 17.924 ; 17.924 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 17.732 ; 17.732 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 17.833 ; 17.833 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 16.876 ; 16.876 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 21.383 ; 21.383 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 10.998 ; 10.998 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 24.276 ; 24.276 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 23.574 ; 23.574 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 24.091 ; 24.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 23.712 ; 23.712 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 24.007 ; 24.007 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 23.491 ; 23.491 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 24.276 ; 24.276 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 18.827 ; 18.827 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 18.279 ; 18.279 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 18.475 ; 18.475 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 18.449 ; 18.449 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 18.923 ; 18.923 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 18.353 ; 18.353 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 17.296 ; 17.296 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 17.296 ; 17.296 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 15.823 ; 15.823 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 15.787 ; 15.787 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 15.729 ; 15.729 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 16.464 ; 16.464 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 15.805 ; 15.805 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 15.987 ; 15.987 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 16.406 ; 16.406 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 16.864 ; 16.864 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 16.672 ; 16.672 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 16.773 ; 16.773 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 15.816 ; 15.816 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 9.390  ; 9.390  ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 10.318 ; 10.318 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 10.614 ; 10.614 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 10.622 ; 10.622 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 10.681 ; 10.681 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 10.747 ; 10.747 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 10.595 ; 10.595 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 10.508 ; 10.508 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 10.866 ; 10.866 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 10.318 ; 10.318 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 10.514 ; 10.514 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 10.488 ; 10.488 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 10.962 ; 10.962 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 10.386 ; 10.386 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.768  ; 7.768  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 9.335  ; 9.335  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 7.862  ; 7.862  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 7.826  ; 7.826  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 7.768  ; 7.768  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.503  ; 8.503  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 7.844  ; 7.844  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 8.026  ; 8.026  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 8.445  ; 8.445  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 8.903  ; 8.903  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 8.711  ; 8.711  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 8.812  ; 8.812  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 7.855  ; 7.855  ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 9.390  ; 9.390  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 8.756  ; 8.756  ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 10.318 ; 10.318 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 10.614 ; 10.614 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 10.622 ; 10.622 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 10.681 ; 10.681 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 10.747 ; 10.747 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 10.595 ; 10.595 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 10.508 ; 10.508 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 10.866 ; 10.866 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 10.318 ; 10.318 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 10.514 ; 10.514 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 10.488 ; 10.488 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 10.962 ; 10.962 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 10.392 ; 10.392 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.768  ; 7.768  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 9.335  ; 9.335  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 7.862  ; 7.862  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 7.826  ; 7.826  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 7.768  ; 7.768  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.503  ; 8.503  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 7.844  ; 7.844  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 8.026  ; 8.026  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 8.445  ; 8.445  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 8.903  ; 8.903  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 8.711  ; 8.711  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 8.812  ; 8.812  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 7.855  ; 7.855  ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 14.106 ; 14.106 ; 14.106 ; 14.106 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 16.297 ; 16.297 ; 16.297 ; 16.297 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 16.814 ; 16.814 ; 16.814 ; 16.814 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 16.435 ; 16.435 ; 16.435 ; 16.435 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 16.730 ; 16.730 ; 16.730 ; 16.730 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 16.214 ; 16.214 ; 16.214 ; 16.214 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 16.999 ; 16.999 ; 16.999 ; 16.999 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 11.550 ; 11.550 ; 11.550 ; 11.550 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 11.002 ; 11.002 ; 11.002 ; 11.002 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 11.198 ; 11.198 ; 11.198 ; 11.198 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 11.172 ; 11.172 ; 11.172 ; 11.172 ;
; END_STATE           ; mem_addr_bus_out[10] ; 11.646 ; 11.646 ; 11.646 ; 11.646 ;
; END_STATE           ; mem_addr_bus_out[11] ; 11.076 ; 11.076 ; 11.076 ; 11.076 ;
; END_STATE           ; mem_data_bus_out[0]  ; 10.019 ; 10.019 ; 10.019 ; 10.019 ;
; END_STATE           ; mem_data_bus_out[1]  ; 8.546  ; 8.546  ; 8.546  ; 8.546  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.510  ; 8.510  ; 8.510  ; 8.510  ;
; END_STATE           ; mem_data_bus_out[3]  ; 8.452  ; 8.452  ; 8.452  ; 8.452  ;
; END_STATE           ; mem_data_bus_out[4]  ; 9.187  ;        ;        ; 9.187  ;
; END_STATE           ; mem_data_bus_out[5]  ; 8.528  ; 8.528  ; 8.528  ; 8.528  ;
; END_STATE           ; mem_data_bus_out[6]  ; 8.710  ; 8.710  ; 8.710  ; 8.710  ;
; END_STATE           ; mem_data_bus_out[7]  ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; END_STATE           ; mem_data_bus_out[8]  ; 9.587  ; 9.587  ; 9.587  ; 9.587  ;
; END_STATE           ; mem_data_bus_out[9]  ; 9.395  ;        ;        ; 9.395  ;
; END_STATE           ; mem_data_bus_out[10] ; 9.496  ;        ;        ; 9.496  ;
; END_STATE           ; mem_data_bus_out[11] ; 8.539  ;        ;        ; 8.539  ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 18.010 ; 18.010 ; 18.010 ; 18.010 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 20.201 ; 20.201 ; 20.201 ; 20.201 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 20.718 ; 20.718 ; 20.718 ; 20.718 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 20.339 ; 20.339 ; 20.339 ; 20.339 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 20.634 ; 20.634 ; 20.634 ; 20.634 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 20.118 ; 20.118 ; 20.118 ; 20.118 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 20.903 ; 20.903 ; 20.903 ; 20.903 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 15.454 ; 15.454 ; 15.454 ; 15.454 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 15.102 ; 15.102 ; 15.102 ; 15.102 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 15.076 ; 15.076 ; 15.076 ; 15.076 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 15.550 ; 15.550 ; 15.550 ; 15.550 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 13.923 ; 13.923 ; 13.923 ; 13.923 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 12.450 ; 12.450 ; 12.450 ; 12.450 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.414 ; 12.414 ; 12.414 ; 12.414 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 12.356 ; 12.356 ; 12.356 ; 12.356 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 13.091 ;        ;        ; 13.091 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 12.432 ; 12.432 ; 12.432 ; 12.432 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 12.614 ; 12.614 ; 12.614 ; 12.614 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 13.033 ; 13.033 ; 13.033 ; 13.033 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 13.491 ; 13.491 ; 13.491 ; 13.491 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 13.299 ;        ;        ; 13.299 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 13.400 ;        ;        ; 13.400 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 12.443 ;        ;        ; 12.443 ;
; FP_DEPOSIT          ; HLT_indicator        ; 18.439 ; 18.439 ; 18.439 ; 18.439 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 20.630 ; 20.630 ; 20.630 ; 20.630 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 21.147 ; 21.147 ; 21.147 ; 21.147 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 20.768 ; 20.768 ; 20.768 ; 20.768 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 21.063 ; 21.063 ; 21.063 ; 21.063 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 20.547 ; 20.547 ; 20.547 ; 20.547 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 21.332 ; 21.332 ; 21.332 ; 21.332 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 15.883 ; 15.883 ; 15.883 ; 15.883 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 15.335 ; 15.335 ; 15.335 ; 15.335 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 15.531 ; 15.531 ; 15.531 ; 15.531 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 15.505 ; 15.505 ; 15.505 ; 15.505 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 15.979 ; 15.979 ; 15.979 ; 15.979 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 15.409 ; 15.409 ; 15.409 ; 15.409 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 14.352 ; 14.352 ; 14.352 ; 14.352 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 12.879 ; 12.879 ; 12.879 ; 12.879 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 12.843 ; 12.843 ; 12.843 ; 12.843 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 12.785 ; 12.785 ; 12.785 ; 12.785 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.520 ;        ;        ; 13.520 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 13.043 ; 13.043 ; 13.043 ; 13.043 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 13.462 ; 13.462 ; 13.462 ; 13.462 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 13.920 ; 13.920 ; 13.920 ; 13.920 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 13.728 ;        ;        ; 13.728 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 13.829 ;        ;        ; 13.829 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 12.872 ;        ;        ; 12.872 ;
; FP_EXAMINE          ; HLT_indicator        ; 18.441 ; 18.441 ; 18.441 ; 18.441 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 20.632 ; 20.632 ; 20.632 ; 20.632 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 21.149 ; 21.149 ; 21.149 ; 21.149 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 20.770 ; 20.770 ; 20.770 ; 20.770 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 21.065 ; 21.065 ; 21.065 ; 21.065 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 20.549 ; 20.549 ; 20.549 ; 20.549 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 21.334 ; 21.334 ; 21.334 ; 21.334 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 15.885 ; 15.885 ; 15.885 ; 15.885 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 15.337 ; 15.337 ; 15.337 ; 15.337 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.533 ; 15.533 ; 15.533 ; 15.533 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 15.507 ; 15.507 ; 15.507 ; 15.507 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 15.981 ; 15.981 ; 15.981 ; 15.981 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 15.411 ; 15.411 ; 15.411 ; 15.411 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 14.354 ; 14.354 ; 14.354 ; 14.354 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 12.881 ; 12.881 ; 12.881 ; 12.881 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 12.787 ; 12.787 ; 12.787 ; 12.787 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.522 ;        ;        ; 13.522 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 12.863 ; 12.863 ; 12.863 ; 12.863 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 13.045 ; 13.045 ; 13.045 ; 13.045 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 13.464 ; 13.464 ; 13.464 ; 13.464 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 13.922 ; 13.922 ; 13.922 ; 13.922 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 13.730 ;        ;        ; 13.730 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 13.831 ;        ;        ; 13.831 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 12.874 ;        ;        ; 12.874 ;
; IRQ                 ; HLT_indicator        ; 15.196 ; 15.196 ; 15.196 ; 15.196 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 17.387 ; 17.387 ; 17.387 ; 17.387 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 17.904 ; 17.904 ; 17.904 ; 17.904 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 17.525 ; 17.525 ; 17.525 ; 17.525 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 17.820 ; 17.820 ; 17.820 ; 17.820 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 17.304 ; 17.304 ; 17.304 ; 17.304 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 18.089 ; 18.089 ; 18.089 ; 18.089 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 12.092 ; 12.092 ; 12.092 ; 12.092 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 12.288 ; 12.288 ; 12.288 ; 12.288 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 12.262 ; 12.262 ; 12.262 ; 12.262 ;
; IRQ                 ; mem_addr_bus_out[10] ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; IRQ                 ; mem_addr_bus_out[11] ; 12.166 ; 12.166 ; 12.166 ; 12.166 ;
; IRQ                 ; mem_data_bus_out[0]  ; 11.109 ; 11.109 ; 11.109 ; 11.109 ;
; IRQ                 ; mem_data_bus_out[1]  ; 9.636  ; 9.636  ; 9.636  ; 9.636  ;
; IRQ                 ; mem_data_bus_out[2]  ; 9.600  ; 9.600  ; 9.600  ; 9.600  ;
; IRQ                 ; mem_data_bus_out[3]  ; 9.542  ; 9.542  ; 9.542  ; 9.542  ;
; IRQ                 ; mem_data_bus_out[4]  ; 10.277 ;        ;        ; 10.277 ;
; IRQ                 ; mem_data_bus_out[5]  ; 9.618  ; 9.618  ; 9.618  ; 9.618  ;
; IRQ                 ; mem_data_bus_out[6]  ; 9.800  ; 9.800  ; 9.800  ; 9.800  ;
; IRQ                 ; mem_data_bus_out[7]  ; 10.219 ; 10.219 ; 10.219 ; 10.219 ;
; IRQ                 ; mem_data_bus_out[8]  ; 10.677 ; 10.677 ; 10.677 ; 10.677 ;
; IRQ                 ; mem_data_bus_out[9]  ; 10.485 ;        ;        ; 10.485 ;
; IRQ                 ; mem_data_bus_out[10] ; 10.586 ;        ;        ; 10.586 ;
; IRQ                 ; mem_data_bus_out[11] ; 9.629  ;        ;        ; 9.629  ;
; IRQ_ON              ; HLT_indicator        ; 15.284 ; 15.284 ; 15.284 ; 15.284 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 17.475 ; 17.475 ; 17.475 ; 17.475 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 17.992 ; 17.992 ; 17.992 ; 17.992 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 17.613 ; 17.613 ; 17.613 ; 17.613 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 17.908 ; 17.908 ; 17.908 ; 17.908 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 17.392 ; 17.392 ; 17.392 ; 17.392 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 18.177 ; 18.177 ; 18.177 ; 18.177 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 12.728 ; 12.728 ; 12.728 ; 12.728 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 12.180 ; 12.180 ; 12.180 ; 12.180 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 12.376 ; 12.376 ; 12.376 ; 12.376 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 12.350 ; 12.350 ; 12.350 ; 12.350 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 12.824 ; 12.824 ; 12.824 ; 12.824 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 12.254 ; 12.254 ; 12.254 ; 12.254 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 11.197 ; 11.197 ; 11.197 ; 11.197 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 9.724  ; 9.724  ; 9.724  ; 9.724  ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 9.688  ; 9.688  ; 9.688  ; 9.688  ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 9.630  ; 9.630  ; 9.630  ; 9.630  ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 10.365 ;        ;        ; 10.365 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 9.706  ; 9.706  ; 9.706  ; 9.706  ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 9.888  ; 9.888  ; 9.888  ; 9.888  ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 10.307 ; 10.307 ; 10.307 ; 10.307 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 10.765 ; 10.765 ; 10.765 ; 10.765 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 10.573 ;        ;        ; 10.573 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 10.674 ;        ;        ; 10.674 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 9.717  ;        ;        ; 9.717  ;
; NEXT_STATE          ; HLT_indicator        ; 13.962 ; 13.962 ; 13.962 ; 13.962 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 16.153 ; 16.153 ; 16.153 ; 16.153 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 16.670 ; 16.670 ; 16.670 ; 16.670 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 16.291 ; 16.291 ; 16.291 ; 16.291 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 16.586 ; 16.586 ; 16.586 ; 16.586 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 16.070 ; 16.070 ; 16.070 ; 16.070 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 16.855 ; 16.855 ; 16.855 ; 16.855 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 11.406 ; 11.406 ; 11.406 ; 11.406 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 10.858 ; 10.858 ; 10.858 ; 10.858 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 11.054 ; 11.054 ; 11.054 ; 11.054 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 11.028 ; 11.028 ; 11.028 ; 11.028 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 11.502 ; 11.502 ; 11.502 ; 11.502 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 10.932 ; 10.932 ; 10.932 ; 10.932 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 9.875  ; 9.875  ; 9.875  ; 9.875  ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.402  ; 8.402  ; 8.402  ; 8.402  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.366  ; 8.366  ; 8.366  ; 8.366  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 8.308  ; 8.308  ; 8.308  ; 8.308  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 9.043  ;        ;        ; 9.043  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 8.384  ; 8.384  ; 8.384  ; 8.384  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 8.566  ; 8.566  ; 8.566  ; 8.566  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 9.443  ; 9.443  ; 9.443  ; 9.443  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 9.251  ;        ;        ; 9.251  ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 9.352  ;        ;        ; 9.352  ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 8.395  ;        ;        ; 8.395  ;
; clk_in              ; HLT_indicator        ; 19.511 ; 19.511 ; 19.511 ; 19.511 ;
; clk_in              ; mem_addr_bus_out[0]  ; 21.702 ; 21.702 ; 21.702 ; 21.702 ;
; clk_in              ; mem_addr_bus_out[1]  ; 22.219 ; 22.219 ; 22.219 ; 22.219 ;
; clk_in              ; mem_addr_bus_out[2]  ; 21.840 ; 21.840 ; 21.840 ; 21.840 ;
; clk_in              ; mem_addr_bus_out[3]  ; 22.135 ; 22.135 ; 22.135 ; 22.135 ;
; clk_in              ; mem_addr_bus_out[4]  ; 21.619 ; 21.619 ; 21.619 ; 21.619 ;
; clk_in              ; mem_addr_bus_out[5]  ; 22.404 ; 22.404 ; 22.404 ; 22.404 ;
; clk_in              ; mem_addr_bus_out[6]  ; 16.955 ; 16.955 ; 16.955 ; 16.955 ;
; clk_in              ; mem_addr_bus_out[7]  ; 16.407 ; 16.407 ; 16.407 ; 16.407 ;
; clk_in              ; mem_addr_bus_out[8]  ; 16.603 ; 16.603 ; 16.603 ; 16.603 ;
; clk_in              ; mem_addr_bus_out[9]  ; 16.577 ; 16.577 ; 16.577 ; 16.577 ;
; clk_in              ; mem_addr_bus_out[10] ; 17.051 ; 17.051 ; 17.051 ; 17.051 ;
; clk_in              ; mem_addr_bus_out[11] ; 16.481 ; 16.481 ; 16.481 ; 16.481 ;
; clk_in              ; mem_data_bus_out[0]  ; 15.424 ; 15.424 ; 15.424 ; 15.424 ;
; clk_in              ; mem_data_bus_out[1]  ; 13.951 ; 13.951 ; 13.951 ; 13.951 ;
; clk_in              ; mem_data_bus_out[2]  ; 13.915 ; 13.915 ; 13.915 ; 13.915 ;
; clk_in              ; mem_data_bus_out[3]  ; 13.857 ; 13.857 ; 13.857 ; 13.857 ;
; clk_in              ; mem_data_bus_out[4]  ; 14.592 ; 11.992 ; 11.992 ; 14.592 ;
; clk_in              ; mem_data_bus_out[5]  ; 13.933 ; 13.933 ; 13.933 ; 13.933 ;
; clk_in              ; mem_data_bus_out[6]  ; 14.115 ; 14.115 ; 14.115 ; 14.115 ;
; clk_in              ; mem_data_bus_out[7]  ; 14.534 ; 14.534 ; 14.534 ; 14.534 ;
; clk_in              ; mem_data_bus_out[8]  ; 14.992 ; 14.992 ; 14.992 ; 14.992 ;
; clk_in              ; mem_data_bus_out[9]  ; 14.800 ; 12.772 ; 12.772 ; 14.800 ;
; clk_in              ; mem_data_bus_out[10] ; 14.901 ; 11.507 ; 11.507 ; 14.901 ;
; clk_in              ; mem_data_bus_out[11] ; 13.944 ; 10.698 ; 10.698 ; 13.944 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 17.807 ; 17.807 ; 17.807 ; 17.807 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 19.998 ; 19.998 ; 19.998 ; 19.998 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 20.515 ; 20.515 ; 20.515 ; 20.515 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 20.136 ; 20.136 ; 20.136 ; 20.136 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 20.431 ; 20.431 ; 20.431 ; 20.431 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 19.915 ; 19.915 ; 19.915 ; 19.915 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 20.700 ; 20.700 ; 20.700 ; 20.700 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 15.251 ; 15.251 ; 15.251 ; 15.251 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 14.899 ; 14.899 ; 14.899 ; 14.899 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 14.873 ; 14.873 ; 14.873 ; 14.873 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 15.347 ; 15.347 ; 15.347 ; 15.347 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 14.777 ; 14.777 ; 14.777 ; 14.777 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 13.720 ; 13.720 ; 13.720 ; 13.720 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.247 ; 12.247 ; 12.247 ; 12.247 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.211 ; 12.211 ; 12.211 ; 12.211 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.153 ; 12.153 ; 12.153 ; 12.153 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.888 ;        ;        ; 12.888 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.411 ; 12.411 ; 12.411 ; 12.411 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 13.096 ;        ;        ; 13.096 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 13.197 ;        ;        ; 13.197 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 12.240 ;        ;        ; 12.240 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 18.084 ; 18.084 ; 18.084 ; 18.084 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 20.275 ; 20.275 ; 20.275 ; 20.275 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 20.792 ; 20.792 ; 20.792 ; 20.792 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 20.413 ; 20.413 ; 20.413 ; 20.413 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 20.708 ; 20.708 ; 20.708 ; 20.708 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 20.192 ; 20.192 ; 20.192 ; 20.192 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 20.977 ; 20.977 ; 20.977 ; 20.977 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 15.528 ; 15.528 ; 15.528 ; 15.528 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 15.176 ; 15.176 ; 15.176 ; 15.176 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 15.150 ; 15.150 ; 15.150 ; 15.150 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 15.624 ; 15.624 ; 15.624 ; 15.624 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 15.054 ; 15.054 ; 15.054 ; 15.054 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 13.997 ; 13.997 ; 13.997 ; 13.997 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 12.524 ; 12.524 ; 12.524 ; 12.524 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.488 ; 12.488 ; 12.488 ; 12.488 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.430 ; 12.430 ; 12.430 ; 12.430 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.165 ;        ;        ; 13.165 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 12.506 ; 12.506 ; 12.506 ; 12.506 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 12.688 ; 12.688 ; 12.688 ; 12.688 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 13.107 ; 13.107 ; 13.107 ; 13.107 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 13.565 ; 13.565 ; 13.565 ; 13.565 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.373 ;        ;        ; 13.373 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 13.474 ;        ;        ; 13.474 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.517 ;        ;        ; 12.517 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 17.842 ; 17.842 ; 17.842 ; 17.842 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 20.033 ; 20.033 ; 20.033 ; 20.033 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 20.550 ; 20.550 ; 20.550 ; 20.550 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 20.171 ; 20.171 ; 20.171 ; 20.171 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 20.466 ; 20.466 ; 20.466 ; 20.466 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 19.950 ; 19.950 ; 19.950 ; 19.950 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 20.735 ; 20.735 ; 20.735 ; 20.735 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 15.286 ; 15.286 ; 15.286 ; 15.286 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 14.738 ; 14.738 ; 14.738 ; 14.738 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 14.934 ; 14.934 ; 14.934 ; 14.934 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 14.908 ; 14.908 ; 14.908 ; 14.908 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 15.382 ; 15.382 ; 15.382 ; 15.382 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 14.812 ; 14.812 ; 14.812 ; 14.812 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 13.755 ; 13.755 ; 13.755 ; 13.755 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.282 ; 12.282 ; 12.282 ; 12.282 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.246 ; 12.246 ; 12.246 ; 12.246 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.188 ; 12.188 ; 12.188 ; 12.188 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 12.923 ;        ;        ; 12.923 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 12.264 ; 12.264 ; 12.264 ; 12.264 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.865 ; 12.865 ; 12.865 ; 12.865 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.131 ;        ;        ; 13.131 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 13.232 ;        ;        ; 13.232 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.275 ;        ;        ; 12.275 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 18.026 ; 18.026 ; 18.026 ; 18.026 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 20.217 ; 20.217 ; 20.217 ; 20.217 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 20.734 ; 20.734 ; 20.734 ; 20.734 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 20.355 ; 20.355 ; 20.355 ; 20.355 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 20.650 ; 20.650 ; 20.650 ; 20.650 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 20.134 ; 20.134 ; 20.134 ; 20.134 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 20.919 ; 20.919 ; 20.919 ; 20.919 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 15.470 ; 15.470 ; 15.470 ; 15.470 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 14.922 ; 14.922 ; 14.922 ; 14.922 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 15.118 ; 15.118 ; 15.118 ; 15.118 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 15.092 ; 15.092 ; 15.092 ; 15.092 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 14.996 ; 14.996 ; 14.996 ; 14.996 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 13.939 ; 13.939 ; 13.939 ; 13.939 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 12.466 ; 12.466 ; 12.466 ; 12.466 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 12.430 ; 12.430 ; 12.430 ; 12.430 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.372 ; 12.372 ; 12.372 ; 12.372 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.107 ;        ;        ; 13.107 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 12.448 ; 12.448 ; 12.448 ; 12.448 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 12.630 ; 12.630 ; 12.630 ; 12.630 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 13.049 ; 13.049 ; 13.049 ; 13.049 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 13.507 ; 13.507 ; 13.507 ; 13.507 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 13.315 ;        ;        ; 13.315 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 13.416 ;        ;        ; 13.416 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 12.459 ;        ;        ; 12.459 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 17.815 ; 17.815 ; 17.815 ; 17.815 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 20.006 ; 20.006 ; 20.006 ; 20.006 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 20.523 ; 20.523 ; 20.523 ; 20.523 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 20.144 ; 20.144 ; 20.144 ; 20.144 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 20.439 ; 20.439 ; 20.439 ; 20.439 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 19.923 ; 19.923 ; 19.923 ; 19.923 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 20.708 ; 20.708 ; 20.708 ; 20.708 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 15.259 ; 15.259 ; 15.259 ; 15.259 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 14.711 ; 14.711 ; 14.711 ; 14.711 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 14.907 ; 14.907 ; 14.907 ; 14.907 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 14.881 ; 14.881 ; 14.881 ; 14.881 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 15.355 ; 15.355 ; 15.355 ; 15.355 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 14.785 ; 14.785 ; 14.785 ; 14.785 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.255 ; 12.255 ; 12.255 ; 12.255 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 12.219 ; 12.219 ; 12.219 ; 12.219 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.161 ; 12.161 ; 12.161 ; 12.161 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 12.896 ;        ;        ; 12.896 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.419 ; 12.419 ; 12.419 ; 12.419 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.838 ; 12.838 ; 12.838 ; 12.838 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 13.104 ;        ;        ; 13.104 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 13.205 ;        ;        ; 13.205 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 12.248 ;        ;        ; 12.248 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 18.110 ; 18.110 ; 18.110 ; 18.110 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 20.301 ; 20.301 ; 20.301 ; 20.301 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 20.818 ; 20.818 ; 20.818 ; 20.818 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 20.439 ; 20.439 ; 20.439 ; 20.439 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 20.734 ; 20.734 ; 20.734 ; 20.734 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 20.218 ; 20.218 ; 20.218 ; 20.218 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 21.003 ; 21.003 ; 21.003 ; 21.003 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 15.554 ; 15.554 ; 15.554 ; 15.554 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 15.006 ; 15.006 ; 15.006 ; 15.006 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 15.202 ; 15.202 ; 15.202 ; 15.202 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 15.176 ; 15.176 ; 15.176 ; 15.176 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 15.650 ; 15.650 ; 15.650 ; 15.650 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 15.080 ; 15.080 ; 15.080 ; 15.080 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 14.023 ; 14.023 ; 14.023 ; 14.023 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 12.550 ; 12.550 ; 12.550 ; 12.550 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 12.514 ; 12.514 ; 12.514 ; 12.514 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 12.456 ; 12.456 ; 12.456 ; 12.456 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.191 ;        ;        ; 13.191 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 12.532 ; 12.532 ; 12.532 ; 12.532 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 12.714 ; 12.714 ; 12.714 ; 12.714 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 13.133 ; 13.133 ; 13.133 ; 13.133 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.591 ; 13.591 ; 13.591 ; 13.591 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 13.399 ;        ;        ; 13.399 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 13.500 ;        ;        ; 13.500 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 12.543 ;        ;        ; 12.543 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 18.328 ; 18.328 ; 18.328 ; 18.328 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 20.519 ; 20.519 ; 20.519 ; 20.519 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 21.036 ; 21.036 ; 21.036 ; 21.036 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 20.657 ; 20.657 ; 20.657 ; 20.657 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 20.952 ; 20.952 ; 20.952 ; 20.952 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 20.436 ; 20.436 ; 20.436 ; 20.436 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 21.221 ; 21.221 ; 21.221 ; 21.221 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 15.772 ; 15.772 ; 15.772 ; 15.772 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 15.224 ; 15.224 ; 15.224 ; 15.224 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 15.420 ; 15.420 ; 15.420 ; 15.420 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 15.394 ; 15.394 ; 15.394 ; 15.394 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 15.868 ; 15.868 ; 15.868 ; 15.868 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 15.298 ; 15.298 ; 15.298 ; 15.298 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 14.241 ; 14.241 ; 14.241 ; 14.241 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.768 ; 12.768 ; 12.768 ; 12.768 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 12.732 ; 12.732 ; 12.732 ; 12.732 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 12.674 ; 12.674 ; 12.674 ; 12.674 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 13.409 ;        ;        ; 13.409 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 12.750 ; 12.750 ; 12.750 ; 12.750 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 12.932 ; 12.932 ; 12.932 ; 12.932 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 13.351 ; 13.351 ; 13.351 ; 13.351 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 13.809 ; 13.809 ; 13.809 ; 13.809 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 13.617 ;        ;        ; 13.617 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 13.718 ;        ;        ; 13.718 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 12.761 ;        ;        ; 12.761 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 18.072 ; 18.072 ; 18.072 ; 18.072 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 20.263 ; 20.263 ; 20.263 ; 20.263 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 20.780 ; 20.780 ; 20.780 ; 20.780 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 20.401 ; 20.401 ; 20.401 ; 20.401 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 20.696 ; 20.696 ; 20.696 ; 20.696 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 20.180 ; 20.180 ; 20.180 ; 20.180 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 20.965 ; 20.965 ; 20.965 ; 20.965 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 15.516 ; 15.516 ; 15.516 ; 15.516 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 15.138 ; 15.138 ; 15.138 ; 15.138 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 15.612 ; 15.612 ; 15.612 ; 15.612 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 15.042 ; 15.042 ; 15.042 ; 15.042 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 13.985 ; 13.985 ; 13.985 ; 13.985 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.512 ; 12.512 ; 12.512 ; 12.512 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.476 ; 12.476 ; 12.476 ; 12.476 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.418 ; 12.418 ; 12.418 ; 12.418 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 13.153 ;        ;        ; 13.153 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 12.494 ; 12.494 ; 12.494 ; 12.494 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.676 ; 12.676 ; 12.676 ; 12.676 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 13.095 ; 13.095 ; 13.095 ; 13.095 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 13.361 ;        ;        ; 13.361 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 13.462 ;        ;        ; 13.462 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.505 ;        ;        ; 12.505 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 18.080 ; 18.080 ; 18.080 ; 18.080 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 20.271 ; 20.271 ; 20.271 ; 20.271 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 20.788 ; 20.788 ; 20.788 ; 20.788 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 20.409 ; 20.409 ; 20.409 ; 20.409 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 20.704 ; 20.704 ; 20.704 ; 20.704 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 20.188 ; 20.188 ; 20.188 ; 20.188 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 20.973 ; 20.973 ; 20.973 ; 20.973 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 15.524 ; 15.524 ; 15.524 ; 15.524 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 14.976 ; 14.976 ; 14.976 ; 14.976 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 15.172 ; 15.172 ; 15.172 ; 15.172 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 15.146 ; 15.146 ; 15.146 ; 15.146 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 15.620 ; 15.620 ; 15.620 ; 15.620 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 15.050 ; 15.050 ; 15.050 ; 15.050 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 13.993 ; 13.993 ; 13.993 ; 13.993 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 12.520 ; 12.520 ; 12.520 ; 12.520 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 12.484 ; 12.484 ; 12.484 ; 12.484 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 12.426 ; 12.426 ; 12.426 ; 12.426 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.161 ;        ;        ; 13.161 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 12.502 ; 12.502 ; 12.502 ; 12.502 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 12.684 ; 12.684 ; 12.684 ; 12.684 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.103 ; 13.103 ; 13.103 ; 13.103 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.561 ; 13.561 ; 13.561 ; 13.561 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 13.369 ;        ;        ; 13.369 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.470 ;        ;        ; 13.470 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.513 ;        ;        ; 12.513 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 18.258 ; 18.258 ; 18.258 ; 18.258 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 20.449 ; 20.449 ; 20.449 ; 20.449 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 20.966 ; 20.966 ; 20.966 ; 20.966 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 20.587 ; 20.587 ; 20.587 ; 20.587 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 20.882 ; 20.882 ; 20.882 ; 20.882 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 20.366 ; 20.366 ; 20.366 ; 20.366 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 21.151 ; 21.151 ; 21.151 ; 21.151 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 15.702 ; 15.702 ; 15.702 ; 15.702 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 15.154 ; 15.154 ; 15.154 ; 15.154 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 15.350 ; 15.350 ; 15.350 ; 15.350 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 15.324 ; 15.324 ; 15.324 ; 15.324 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 15.798 ; 15.798 ; 15.798 ; 15.798 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 15.228 ; 15.228 ; 15.228 ; 15.228 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 14.171 ; 14.171 ; 14.171 ; 14.171 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.698 ; 12.698 ; 12.698 ; 12.698 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.662 ; 12.662 ; 12.662 ; 12.662 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.604 ; 12.604 ; 12.604 ; 12.604 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.339 ;        ;        ; 13.339 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 12.680 ; 12.680 ; 12.680 ; 12.680 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 13.281 ; 13.281 ; 13.281 ; 13.281 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 13.739 ; 13.739 ; 13.739 ; 13.739 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 13.547 ;        ;        ; 13.547 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 13.648 ;        ;        ; 13.648 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.691 ;        ;        ; 12.691 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 13.651 ; 13.651 ; 13.651 ; 13.651 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 15.842 ; 15.842 ; 15.842 ; 15.842 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 16.359 ; 16.359 ; 16.359 ; 16.359 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 15.980 ; 15.980 ; 15.980 ; 15.980 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 16.275 ; 16.275 ; 16.275 ; 16.275 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 15.759 ; 15.759 ; 15.759 ; 15.759 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 16.544 ; 16.544 ; 16.544 ; 16.544 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 11.095 ; 11.095 ; 11.095 ; 11.095 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 10.547 ; 10.547 ; 10.547 ; 10.547 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.743 ; 10.743 ; 10.743 ; 10.743 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 10.717 ; 10.717 ; 10.717 ; 10.717 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 11.191 ; 11.191 ; 11.191 ; 11.191 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 10.621 ; 10.621 ; 10.621 ; 10.621 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 9.564  ; 9.564  ; 9.564  ; 9.564  ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.091  ; 8.091  ; 8.091  ; 8.091  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.055  ; 8.055  ; 8.055  ; 8.055  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 7.997  ; 7.997  ; 7.997  ; 7.997  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.732  ;        ;        ; 8.732  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.073  ; 8.073  ; 8.073  ; 8.073  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.255  ; 8.255  ; 8.255  ; 8.255  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 8.674  ; 8.674  ; 8.674  ; 8.674  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 9.132  ; 9.132  ; 9.132  ; 9.132  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 8.940  ;        ;        ; 8.940  ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 9.041  ;        ;        ; 9.041  ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 8.084  ;        ;        ; 8.084  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 13.716 ; 13.716 ; 13.716 ; 13.716 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 15.907 ; 15.907 ; 15.907 ; 15.907 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 16.424 ; 16.424 ; 16.424 ; 16.424 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 16.045 ; 16.045 ; 16.045 ; 16.045 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 16.340 ; 16.340 ; 16.340 ; 16.340 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 15.824 ; 15.824 ; 15.824 ; 15.824 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 16.609 ; 16.609 ; 16.609 ; 16.609 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 11.160 ; 11.160 ; 11.160 ; 11.160 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 10.612 ; 10.612 ; 10.612 ; 10.612 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 10.808 ; 10.808 ; 10.808 ; 10.808 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 10.782 ; 10.782 ; 10.782 ; 10.782 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 11.256 ; 11.256 ; 11.256 ; 11.256 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 10.686 ; 10.686 ; 10.686 ; 10.686 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 9.629  ; 9.629  ; 9.629  ; 9.629  ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.156  ; 8.156  ; 8.156  ; 8.156  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.120  ; 8.120  ; 8.120  ; 8.120  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.062  ; 8.062  ; 8.062  ; 8.062  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.797  ;        ;        ; 8.797  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 8.138  ; 8.138  ; 8.138  ; 8.138  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.320  ; 8.320  ; 8.320  ; 8.320  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.739  ; 8.739  ; 8.739  ; 8.739  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 9.197  ; 9.197  ; 9.197  ; 9.197  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 9.005  ;        ;        ; 9.005  ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 9.106  ;        ;        ; 9.106  ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 8.149  ;        ;        ; 8.149  ;
; not_reset           ; HLT_indicator        ; 19.223 ; 19.223 ; 19.223 ; 19.223 ;
; not_reset           ; mem_addr_bus_out[0]  ; 21.414 ; 21.414 ; 21.414 ; 21.414 ;
; not_reset           ; mem_addr_bus_out[1]  ; 21.931 ; 21.931 ; 21.931 ; 21.931 ;
; not_reset           ; mem_addr_bus_out[2]  ; 21.552 ; 21.552 ; 21.552 ; 21.552 ;
; not_reset           ; mem_addr_bus_out[3]  ; 21.847 ; 21.847 ; 21.847 ; 21.847 ;
; not_reset           ; mem_addr_bus_out[4]  ; 21.331 ; 21.331 ; 21.331 ; 21.331 ;
; not_reset           ; mem_addr_bus_out[5]  ; 22.116 ; 22.116 ; 22.116 ; 22.116 ;
; not_reset           ; mem_addr_bus_out[6]  ; 16.667 ; 16.667 ; 16.667 ; 16.667 ;
; not_reset           ; mem_addr_bus_out[7]  ; 16.119 ; 16.119 ; 16.119 ; 16.119 ;
; not_reset           ; mem_addr_bus_out[8]  ; 16.315 ; 16.315 ; 16.315 ; 16.315 ;
; not_reset           ; mem_addr_bus_out[9]  ; 16.289 ; 16.289 ; 16.289 ; 16.289 ;
; not_reset           ; mem_addr_bus_out[10] ; 16.763 ; 16.763 ; 16.763 ; 16.763 ;
; not_reset           ; mem_addr_bus_out[11] ; 16.193 ; 16.193 ; 16.193 ; 16.193 ;
; not_reset           ; mem_data_bus_out[0]  ; 15.136 ; 15.136 ; 15.136 ; 15.136 ;
; not_reset           ; mem_data_bus_out[1]  ; 13.663 ; 13.663 ; 13.663 ; 13.663 ;
; not_reset           ; mem_data_bus_out[2]  ; 13.627 ; 13.627 ; 13.627 ; 13.627 ;
; not_reset           ; mem_data_bus_out[3]  ; 13.569 ; 13.569 ; 13.569 ; 13.569 ;
; not_reset           ; mem_data_bus_out[4]  ; 14.304 ;        ;        ; 14.304 ;
; not_reset           ; mem_data_bus_out[5]  ; 13.645 ; 13.645 ; 13.645 ; 13.645 ;
; not_reset           ; mem_data_bus_out[6]  ; 13.827 ; 13.827 ; 13.827 ; 13.827 ;
; not_reset           ; mem_data_bus_out[7]  ; 14.246 ; 14.246 ; 14.246 ; 14.246 ;
; not_reset           ; mem_data_bus_out[8]  ; 14.704 ; 14.704 ; 14.704 ; 14.704 ;
; not_reset           ; mem_data_bus_out[9]  ; 14.512 ;        ;        ; 14.512 ;
; not_reset           ; mem_data_bus_out[10] ; 14.613 ;        ;        ; 14.613 ;
; not_reset           ; mem_data_bus_out[11] ; 13.656 ;        ;        ; 13.656 ;
+---------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                      ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 10.429 ; 11.101 ; 11.101 ; 10.429 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 10.959 ; 10.959 ; 10.959 ; 10.959 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 10.967 ; 10.967 ; 10.967 ; 10.967 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 11.026 ; 11.026 ; 11.026 ; 11.026 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 11.092 ; 11.092 ; 11.092 ; 11.092 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 10.940 ; 10.940 ; 10.940 ; 10.940 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 10.853 ; 10.853 ; 10.853 ; 10.853 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 11.211 ; 11.211 ; 11.211 ; 11.211 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 10.663 ; 10.663 ; 10.663 ; 10.663 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 10.859 ; 10.859 ; 10.859 ; 10.859 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 10.833 ; 10.833 ; 10.833 ; 10.833 ;
; END_STATE           ; mem_addr_bus_out[10] ; 11.307 ; 11.307 ; 11.307 ; 11.307 ;
; END_STATE           ; mem_addr_bus_out[11] ; 10.737 ; 10.737 ; 10.737 ; 10.737 ;
; END_STATE           ; mem_data_bus_out[0]  ; 9.680  ; 9.680  ; 9.680  ; 9.680  ;
; END_STATE           ; mem_data_bus_out[1]  ; 8.207  ; 8.207  ; 8.207  ; 8.207  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.171  ; 8.171  ; 8.171  ; 8.171  ;
; END_STATE           ; mem_data_bus_out[3]  ; 8.113  ; 8.113  ; 8.113  ; 8.113  ;
; END_STATE           ; mem_data_bus_out[4]  ; 8.848  ;        ;        ; 8.848  ;
; END_STATE           ; mem_data_bus_out[5]  ; 8.189  ; 8.189  ; 8.189  ; 8.189  ;
; END_STATE           ; mem_data_bus_out[6]  ; 8.371  ; 8.371  ; 8.371  ; 8.371  ;
; END_STATE           ; mem_data_bus_out[7]  ; 8.790  ; 8.790  ; 8.790  ; 8.790  ;
; END_STATE           ; mem_data_bus_out[8]  ; 9.248  ; 9.248  ; 9.248  ; 9.248  ;
; END_STATE           ; mem_data_bus_out[9]  ; 9.056  ;        ;        ; 9.056  ;
; END_STATE           ; mem_data_bus_out[10] ; 9.157  ;        ;        ; 9.157  ;
; END_STATE           ; mem_data_bus_out[11] ; 8.200  ;        ;        ; 8.200  ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 15.202 ; 15.202 ; 15.202 ; 15.202 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 15.210 ; 15.210 ; 15.210 ; 15.210 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 15.269 ; 15.269 ; 15.269 ; 15.269 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 15.335 ; 15.335 ; 15.335 ; 15.335 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 15.183 ; 15.183 ; 15.183 ; 15.183 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 15.096 ; 15.096 ; 15.096 ; 15.096 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 15.454 ; 15.454 ; 15.454 ; 15.454 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 15.102 ; 15.102 ; 15.102 ; 15.102 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 15.076 ; 15.076 ; 15.076 ; 15.076 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 15.550 ; 15.550 ; 15.550 ; 15.550 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 13.923 ; 13.923 ; 13.923 ; 13.923 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 12.450 ; 12.450 ; 12.450 ; 12.450 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.414 ; 12.414 ; 12.414 ; 12.414 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 12.356 ; 12.356 ; 12.356 ; 12.356 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 13.091 ;        ;        ; 13.091 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 12.432 ; 12.432 ; 12.432 ; 12.432 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 12.614 ; 12.614 ; 12.614 ; 12.614 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 13.033 ; 13.033 ; 13.033 ; 13.033 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 13.491 ; 13.491 ; 13.491 ; 13.491 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 13.299 ;        ;        ; 13.299 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 13.400 ;        ;        ; 13.400 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 12.443 ;        ;        ; 12.443 ;
; FP_DEPOSIT          ; HLT_indicator        ; 15.458 ; 15.458 ; 15.458 ; 15.458 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 15.316 ; 15.316 ; 15.316 ; 15.316 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 15.324 ; 15.324 ; 15.324 ; 15.324 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 15.383 ; 15.383 ; 15.383 ; 15.383 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 15.449 ; 15.449 ; 15.449 ; 15.449 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 15.297 ; 15.297 ; 15.297 ; 15.297 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 15.210 ; 15.210 ; 15.210 ; 15.210 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 15.568 ; 15.568 ; 15.568 ; 15.568 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 15.020 ; 15.020 ; 15.020 ; 15.020 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 15.216 ; 15.216 ; 15.216 ; 15.216 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 15.190 ; 15.190 ; 15.190 ; 15.190 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 15.664 ; 15.664 ; 15.664 ; 15.664 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 15.094 ; 15.094 ; 15.094 ; 15.094 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 14.037 ; 14.037 ; 14.037 ; 14.037 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 12.564 ; 12.564 ; 12.564 ; 12.564 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 12.528 ; 12.528 ; 12.528 ; 12.528 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 12.470 ; 12.470 ; 12.470 ; 12.470 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.205 ;        ;        ; 13.205 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 12.546 ; 12.546 ; 12.546 ; 12.546 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 12.728 ; 12.728 ; 12.728 ; 12.728 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 13.147 ; 13.147 ; 13.147 ; 13.147 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 13.605 ; 13.605 ; 13.605 ; 13.605 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 13.413 ;        ;        ; 13.413 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 13.514 ;        ;        ; 13.514 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 12.557 ;        ;        ; 12.557 ;
; FP_EXAMINE          ; HLT_indicator        ; 15.774 ; 15.774 ; 15.774 ; 15.774 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 15.632 ; 15.632 ; 15.632 ; 15.632 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 15.640 ; 15.640 ; 15.640 ; 15.640 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 15.699 ; 15.699 ; 15.699 ; 15.699 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 15.765 ; 15.765 ; 15.765 ; 15.765 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 15.613 ; 15.613 ; 15.613 ; 15.613 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 15.526 ; 15.526 ; 15.526 ; 15.526 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 15.884 ; 15.884 ; 15.884 ; 15.884 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 15.336 ; 15.336 ; 15.336 ; 15.336 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.532 ; 15.532 ; 15.532 ; 15.532 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 15.506 ; 15.506 ; 15.506 ; 15.506 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 15.980 ; 15.980 ; 15.980 ; 15.980 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 15.410 ; 15.410 ; 15.410 ; 15.410 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 14.353 ; 14.353 ; 14.353 ; 14.353 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 12.880 ; 12.880 ; 12.880 ; 12.880 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 12.844 ; 12.844 ; 12.844 ; 12.844 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 12.786 ; 12.786 ; 12.786 ; 12.786 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.521 ;        ;        ; 13.521 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 13.044 ; 13.044 ; 13.044 ; 13.044 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 13.463 ; 13.463 ; 13.463 ; 13.463 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 13.921 ; 13.921 ; 13.921 ; 13.921 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 13.729 ;        ;        ; 13.729 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 13.830 ;        ;        ; 13.830 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 12.873 ;        ;        ; 12.873 ;
; IRQ                 ; HLT_indicator        ; 11.093 ; 11.093 ; 11.093 ; 11.093 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 10.951 ; 10.951 ; 10.951 ; 10.951 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 10.959 ; 10.959 ; 10.959 ; 10.959 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 11.018 ; 11.018 ; 11.018 ; 11.018 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 11.084 ; 11.084 ; 11.084 ; 11.084 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 10.932 ; 10.932 ; 10.932 ; 10.932 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 10.845 ; 10.845 ; 10.845 ; 10.845 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 11.203 ; 11.203 ; 11.203 ; 11.203 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 10.655 ; 10.655 ; 10.655 ; 10.655 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 10.851 ; 10.851 ; 10.851 ; 10.851 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 10.825 ; 10.825 ; 10.825 ; 10.825 ;
; IRQ                 ; mem_addr_bus_out[10] ; 11.299 ; 11.299 ; 11.299 ; 11.299 ;
; IRQ                 ; mem_addr_bus_out[11] ; 10.729 ; 10.729 ; 10.729 ; 10.729 ;
; IRQ                 ; mem_data_bus_out[0]  ; 9.672  ; 9.672  ; 9.672  ; 9.672  ;
; IRQ                 ; mem_data_bus_out[1]  ; 8.199  ; 8.199  ; 8.199  ; 8.199  ;
; IRQ                 ; mem_data_bus_out[2]  ; 8.163  ; 8.163  ; 8.163  ; 8.163  ;
; IRQ                 ; mem_data_bus_out[3]  ; 8.105  ; 8.105  ; 8.105  ; 8.105  ;
; IRQ                 ; mem_data_bus_out[4]  ; 8.840  ;        ;        ; 8.840  ;
; IRQ                 ; mem_data_bus_out[5]  ; 8.181  ; 8.181  ; 8.181  ; 8.181  ;
; IRQ                 ; mem_data_bus_out[6]  ; 8.363  ; 8.363  ; 8.363  ; 8.363  ;
; IRQ                 ; mem_data_bus_out[7]  ; 8.782  ; 8.782  ; 8.782  ; 8.782  ;
; IRQ                 ; mem_data_bus_out[8]  ; 9.240  ; 9.240  ; 9.240  ; 9.240  ;
; IRQ                 ; mem_data_bus_out[9]  ; 9.048  ;        ;        ; 9.048  ;
; IRQ                 ; mem_data_bus_out[10] ; 9.149  ;        ;        ; 9.149  ;
; IRQ                 ; mem_data_bus_out[11] ; 8.192  ;        ;        ; 8.192  ;
; IRQ_ON              ; HLT_indicator        ; 12.016 ; 12.016 ; 12.016 ; 12.016 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 11.874 ; 11.874 ; 11.874 ; 11.874 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 11.882 ; 11.882 ; 11.882 ; 11.882 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 11.941 ; 11.941 ; 11.941 ; 11.941 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 12.007 ; 12.007 ; 12.007 ; 12.007 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 11.855 ; 11.855 ; 11.855 ; 11.855 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 11.768 ; 11.768 ; 11.768 ; 11.768 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 12.126 ; 12.126 ; 12.126 ; 12.126 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 11.578 ; 11.578 ; 11.578 ; 11.578 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 11.748 ; 11.748 ; 11.748 ; 11.748 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 12.222 ; 12.222 ; 12.222 ; 12.222 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 11.652 ; 11.652 ; 11.652 ; 11.652 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 10.595 ; 10.595 ; 10.595 ; 10.595 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 9.122  ; 9.122  ; 9.122  ; 9.122  ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 9.086  ; 9.086  ; 9.086  ; 9.086  ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 9.028  ; 9.028  ; 9.028  ; 9.028  ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 9.763  ;        ;        ; 9.763  ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 9.104  ; 9.104  ; 9.104  ; 9.104  ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 9.286  ; 9.286  ; 9.286  ; 9.286  ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 9.705  ; 9.705  ; 9.705  ; 9.705  ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 10.163 ; 10.163 ; 10.163 ; 10.163 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 9.971  ;        ;        ; 9.971  ;
; IRQ_ON              ; mem_data_bus_out[10] ; 10.072 ;        ;        ; 10.072 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 9.115  ;        ;        ; 9.115  ;
; NEXT_STATE          ; HLT_indicator        ; 11.275 ; 11.275 ; 11.275 ; 11.275 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 11.133 ; 11.133 ; 11.133 ; 11.133 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 11.141 ; 11.141 ; 11.141 ; 11.141 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 11.200 ; 11.200 ; 11.200 ; 11.200 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 11.266 ; 11.266 ; 11.266 ; 11.266 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 11.114 ; 11.114 ; 11.114 ; 11.114 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 11.027 ; 11.027 ; 11.027 ; 11.027 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 11.385 ; 11.385 ; 11.385 ; 11.385 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 10.837 ; 10.837 ; 10.837 ; 10.837 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 11.033 ; 11.033 ; 11.033 ; 11.033 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 11.007 ; 11.007 ; 11.007 ; 11.007 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 11.481 ; 11.481 ; 11.481 ; 11.481 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 10.911 ; 10.911 ; 10.911 ; 10.911 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 9.854  ; 9.854  ; 9.854  ; 9.854  ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.381  ; 8.381  ; 8.381  ; 8.381  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.345  ; 8.345  ; 8.345  ; 8.345  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 8.287  ; 8.287  ; 8.287  ; 8.287  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 9.022  ;        ;        ; 9.022  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 8.363  ; 8.363  ; 8.363  ; 8.363  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 8.545  ; 8.545  ; 8.545  ; 8.545  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.964  ; 8.964  ; 8.964  ; 8.964  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 9.422  ; 9.422  ; 9.422  ; 9.422  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 9.230  ;        ;        ; 9.230  ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 9.331  ;        ;        ; 9.331  ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 8.374  ;        ;        ; 8.374  ;
; clk_in              ; HLT_indicator        ; 12.852 ; 12.852 ; 12.852 ; 12.852 ;
; clk_in              ; mem_addr_bus_out[0]  ; 12.115 ; 12.115 ; 12.115 ; 12.115 ;
; clk_in              ; mem_addr_bus_out[1]  ; 12.121 ; 12.121 ; 12.121 ; 12.121 ;
; clk_in              ; mem_addr_bus_out[2]  ; 11.865 ; 11.865 ; 11.865 ; 11.865 ;
; clk_in              ; mem_addr_bus_out[3]  ; 12.174 ; 12.174 ; 12.174 ; 12.174 ;
; clk_in              ; mem_addr_bus_out[4]  ; 12.095 ; 12.095 ; 12.095 ; 12.095 ;
; clk_in              ; mem_addr_bus_out[5]  ; 11.660 ; 11.660 ; 11.660 ; 11.660 ;
; clk_in              ; mem_addr_bus_out[6]  ; 11.867 ; 11.867 ; 11.867 ; 11.867 ;
; clk_in              ; mem_addr_bus_out[7]  ; 11.859 ; 11.859 ; 11.859 ; 11.859 ;
; clk_in              ; mem_addr_bus_out[8]  ; 12.317 ; 12.317 ; 12.317 ; 12.317 ;
; clk_in              ; mem_addr_bus_out[9]  ; 12.658 ; 12.658 ; 12.658 ; 12.658 ;
; clk_in              ; mem_addr_bus_out[10] ; 12.507 ; 12.507 ; 12.507 ; 12.507 ;
; clk_in              ; mem_addr_bus_out[11] ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; clk_in              ; mem_data_bus_out[0]  ; 11.785 ; 11.785 ; 11.785 ; 11.785 ;
; clk_in              ; mem_data_bus_out[1]  ; 11.649 ; 11.649 ; 11.649 ; 11.649 ;
; clk_in              ; mem_data_bus_out[2]  ; 12.084 ; 12.084 ; 12.084 ; 12.084 ;
; clk_in              ; mem_data_bus_out[3]  ; 11.629 ; 11.629 ; 11.629 ; 11.629 ;
; clk_in              ; mem_data_bus_out[4]  ; 11.992 ; 11.992 ; 11.992 ; 11.992 ;
; clk_in              ; mem_data_bus_out[5]  ; 11.876 ; 11.876 ; 11.876 ; 11.876 ;
; clk_in              ; mem_data_bus_out[6]  ; 11.887 ; 11.887 ; 11.887 ; 11.887 ;
; clk_in              ; mem_data_bus_out[7]  ; 11.524 ; 11.524 ; 11.524 ; 11.524 ;
; clk_in              ; mem_data_bus_out[8]  ; 11.914 ; 11.914 ; 11.914 ; 11.914 ;
; clk_in              ; mem_data_bus_out[9]  ; 12.772 ; 12.772 ; 12.772 ; 12.772 ;
; clk_in              ; mem_data_bus_out[10] ; 11.507 ; 11.507 ; 11.507 ; 11.507 ;
; clk_in              ; mem_data_bus_out[11] ; 10.698 ; 10.698 ; 10.698 ; 10.698 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 15.141 ; 15.141 ; 15.141 ; 15.141 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 14.999 ; 14.999 ; 14.999 ; 14.999 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 15.007 ; 15.007 ; 15.007 ; 15.007 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 15.066 ; 15.066 ; 15.066 ; 15.066 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 15.132 ; 15.132 ; 15.132 ; 15.132 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 14.893 ; 14.893 ; 14.893 ; 14.893 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 15.251 ; 15.251 ; 15.251 ; 15.251 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 14.899 ; 14.899 ; 14.899 ; 14.899 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 14.873 ; 14.873 ; 14.873 ; 14.873 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 15.347 ; 15.347 ; 15.347 ; 15.347 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 14.777 ; 14.777 ; 14.777 ; 14.777 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 13.720 ; 13.720 ; 13.720 ; 13.720 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.247 ; 12.247 ; 12.247 ; 12.247 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.211 ; 12.211 ; 12.211 ; 12.211 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.153 ; 12.153 ; 12.153 ; 12.153 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.888 ;        ;        ; 12.888 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.411 ; 12.411 ; 12.411 ; 12.411 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 13.096 ;        ;        ; 13.096 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 13.197 ;        ;        ; 13.197 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 12.240 ;        ;        ; 12.240 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 15.418 ; 15.418 ; 15.418 ; 15.418 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 15.276 ; 15.276 ; 15.276 ; 15.276 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 15.284 ; 15.284 ; 15.284 ; 15.284 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 15.343 ; 15.343 ; 15.343 ; 15.343 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 15.409 ; 15.409 ; 15.409 ; 15.409 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 15.257 ; 15.257 ; 15.257 ; 15.257 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 15.170 ; 15.170 ; 15.170 ; 15.170 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 15.528 ; 15.528 ; 15.528 ; 15.528 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 15.176 ; 15.176 ; 15.176 ; 15.176 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 15.150 ; 15.150 ; 15.150 ; 15.150 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 15.624 ; 15.624 ; 15.624 ; 15.624 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 15.054 ; 15.054 ; 15.054 ; 15.054 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 13.997 ; 13.997 ; 13.997 ; 13.997 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 12.524 ; 12.524 ; 12.524 ; 12.524 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.488 ; 12.488 ; 12.488 ; 12.488 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.430 ; 12.430 ; 12.430 ; 12.430 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.165 ;        ;        ; 13.165 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 12.506 ; 12.506 ; 12.506 ; 12.506 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 12.688 ; 12.688 ; 12.688 ; 12.688 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 13.107 ; 13.107 ; 13.107 ; 13.107 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 13.565 ; 13.565 ; 13.565 ; 13.565 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.373 ;        ;        ; 13.373 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 13.474 ;        ;        ; 13.474 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.517 ;        ;        ; 12.517 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 15.176 ; 15.176 ; 15.176 ; 15.176 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 15.034 ; 15.034 ; 15.034 ; 15.034 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 15.042 ; 15.042 ; 15.042 ; 15.042 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 15.101 ; 15.101 ; 15.101 ; 15.101 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 15.167 ; 15.167 ; 15.167 ; 15.167 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 15.015 ; 15.015 ; 15.015 ; 15.015 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 15.286 ; 15.286 ; 15.286 ; 15.286 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 14.738 ; 14.738 ; 14.738 ; 14.738 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 14.934 ; 14.934 ; 14.934 ; 14.934 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 14.908 ; 14.908 ; 14.908 ; 14.908 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 15.382 ; 15.382 ; 15.382 ; 15.382 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 14.812 ; 14.812 ; 14.812 ; 14.812 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 13.755 ; 13.755 ; 13.755 ; 13.755 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.282 ; 12.282 ; 12.282 ; 12.282 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.246 ; 12.246 ; 12.246 ; 12.246 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.188 ; 12.188 ; 12.188 ; 12.188 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 12.923 ;        ;        ; 12.923 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 12.264 ; 12.264 ; 12.264 ; 12.264 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.865 ; 12.865 ; 12.865 ; 12.865 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.131 ;        ;        ; 13.131 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 13.232 ;        ;        ; 13.232 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.275 ;        ;        ; 12.275 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 15.360 ; 15.360 ; 15.360 ; 15.360 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 15.218 ; 15.218 ; 15.218 ; 15.218 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 15.226 ; 15.226 ; 15.226 ; 15.226 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 15.285 ; 15.285 ; 15.285 ; 15.285 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 15.351 ; 15.351 ; 15.351 ; 15.351 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 15.199 ; 15.199 ; 15.199 ; 15.199 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 15.112 ; 15.112 ; 15.112 ; 15.112 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 15.470 ; 15.470 ; 15.470 ; 15.470 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 14.922 ; 14.922 ; 14.922 ; 14.922 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 15.118 ; 15.118 ; 15.118 ; 15.118 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 15.092 ; 15.092 ; 15.092 ; 15.092 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 14.996 ; 14.996 ; 14.996 ; 14.996 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 13.939 ; 13.939 ; 13.939 ; 13.939 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 12.466 ; 12.466 ; 12.466 ; 12.466 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 12.430 ; 12.430 ; 12.430 ; 12.430 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.372 ; 12.372 ; 12.372 ; 12.372 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.107 ;        ;        ; 13.107 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 12.448 ; 12.448 ; 12.448 ; 12.448 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 12.630 ; 12.630 ; 12.630 ; 12.630 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 13.049 ; 13.049 ; 13.049 ; 13.049 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 13.507 ; 13.507 ; 13.507 ; 13.507 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 13.315 ;        ;        ; 13.315 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 13.416 ;        ;        ; 13.416 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 12.459 ;        ;        ; 12.459 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 15.149 ; 15.149 ; 15.149 ; 15.149 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 15.007 ; 15.007 ; 15.007 ; 15.007 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 15.015 ; 15.015 ; 15.015 ; 15.015 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 15.074 ; 15.074 ; 15.074 ; 15.074 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 15.140 ; 15.140 ; 15.140 ; 15.140 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 14.988 ; 14.988 ; 14.988 ; 14.988 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 14.901 ; 14.901 ; 14.901 ; 14.901 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 15.259 ; 15.259 ; 15.259 ; 15.259 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 14.711 ; 14.711 ; 14.711 ; 14.711 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 14.907 ; 14.907 ; 14.907 ; 14.907 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 14.881 ; 14.881 ; 14.881 ; 14.881 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 15.355 ; 15.355 ; 15.355 ; 15.355 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 14.785 ; 14.785 ; 14.785 ; 14.785 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.255 ; 12.255 ; 12.255 ; 12.255 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 12.219 ; 12.219 ; 12.219 ; 12.219 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.161 ; 12.161 ; 12.161 ; 12.161 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 12.896 ;        ;        ; 12.896 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.419 ; 12.419 ; 12.419 ; 12.419 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.838 ; 12.838 ; 12.838 ; 12.838 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 13.104 ;        ;        ; 13.104 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 13.205 ;        ;        ; 13.205 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 12.248 ;        ;        ; 12.248 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 15.444 ; 15.444 ; 15.444 ; 15.444 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 15.302 ; 15.302 ; 15.302 ; 15.302 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 15.310 ; 15.310 ; 15.310 ; 15.310 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 15.369 ; 15.369 ; 15.369 ; 15.369 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 15.435 ; 15.435 ; 15.435 ; 15.435 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 15.283 ; 15.283 ; 15.283 ; 15.283 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 15.196 ; 15.196 ; 15.196 ; 15.196 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 15.554 ; 15.554 ; 15.554 ; 15.554 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 15.006 ; 15.006 ; 15.006 ; 15.006 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 15.202 ; 15.202 ; 15.202 ; 15.202 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 15.176 ; 15.176 ; 15.176 ; 15.176 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 15.650 ; 15.650 ; 15.650 ; 15.650 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 15.080 ; 15.080 ; 15.080 ; 15.080 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 14.023 ; 14.023 ; 14.023 ; 14.023 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 12.550 ; 12.550 ; 12.550 ; 12.550 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 12.514 ; 12.514 ; 12.514 ; 12.514 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 12.456 ; 12.456 ; 12.456 ; 12.456 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.191 ;        ;        ; 13.191 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 12.532 ; 12.532 ; 12.532 ; 12.532 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 12.714 ; 12.714 ; 12.714 ; 12.714 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 13.133 ; 13.133 ; 13.133 ; 13.133 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.591 ; 13.591 ; 13.591 ; 13.591 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 13.399 ;        ;        ; 13.399 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 13.500 ;        ;        ; 13.500 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 12.543 ;        ;        ; 12.543 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 15.662 ; 15.662 ; 15.662 ; 15.662 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 15.520 ; 15.520 ; 15.520 ; 15.520 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 15.528 ; 15.528 ; 15.528 ; 15.528 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 15.587 ; 15.587 ; 15.587 ; 15.587 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 15.653 ; 15.653 ; 15.653 ; 15.653 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 15.501 ; 15.501 ; 15.501 ; 15.501 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 15.414 ; 15.414 ; 15.414 ; 15.414 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 15.772 ; 15.772 ; 15.772 ; 15.772 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 15.224 ; 15.224 ; 15.224 ; 15.224 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 15.420 ; 15.420 ; 15.420 ; 15.420 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 15.394 ; 15.394 ; 15.394 ; 15.394 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 15.868 ; 15.868 ; 15.868 ; 15.868 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 15.298 ; 15.298 ; 15.298 ; 15.298 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 14.241 ; 14.241 ; 14.241 ; 14.241 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.768 ; 12.768 ; 12.768 ; 12.768 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 12.732 ; 12.732 ; 12.732 ; 12.732 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 12.674 ; 12.674 ; 12.674 ; 12.674 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 13.409 ;        ;        ; 13.409 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 12.750 ; 12.750 ; 12.750 ; 12.750 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 12.932 ; 12.932 ; 12.932 ; 12.932 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 13.351 ; 13.351 ; 13.351 ; 13.351 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 13.809 ; 13.809 ; 13.809 ; 13.809 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 13.617 ;        ;        ; 13.617 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 13.718 ;        ;        ; 13.718 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 12.761 ;        ;        ; 12.761 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 15.406 ; 15.406 ; 15.406 ; 15.406 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 15.264 ; 15.264 ; 15.264 ; 15.264 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 15.272 ; 15.272 ; 15.272 ; 15.272 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 15.331 ; 15.331 ; 15.331 ; 15.331 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 15.397 ; 15.397 ; 15.397 ; 15.397 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 15.245 ; 15.245 ; 15.245 ; 15.245 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 15.158 ; 15.158 ; 15.158 ; 15.158 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 15.516 ; 15.516 ; 15.516 ; 15.516 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 15.138 ; 15.138 ; 15.138 ; 15.138 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 15.612 ; 15.612 ; 15.612 ; 15.612 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 15.042 ; 15.042 ; 15.042 ; 15.042 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 13.985 ; 13.985 ; 13.985 ; 13.985 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.512 ; 12.512 ; 12.512 ; 12.512 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.476 ; 12.476 ; 12.476 ; 12.476 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.418 ; 12.418 ; 12.418 ; 12.418 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 13.153 ;        ;        ; 13.153 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 12.494 ; 12.494 ; 12.494 ; 12.494 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.676 ; 12.676 ; 12.676 ; 12.676 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 13.095 ; 13.095 ; 13.095 ; 13.095 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 13.361 ;        ;        ; 13.361 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 13.462 ;        ;        ; 13.462 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.505 ;        ;        ; 12.505 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 15.414 ; 15.414 ; 15.414 ; 15.414 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 15.272 ; 15.272 ; 15.272 ; 15.272 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 15.280 ; 15.280 ; 15.280 ; 15.280 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 15.339 ; 15.339 ; 15.339 ; 15.339 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 15.405 ; 15.405 ; 15.405 ; 15.405 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 15.253 ; 15.253 ; 15.253 ; 15.253 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 15.166 ; 15.166 ; 15.166 ; 15.166 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 15.524 ; 15.524 ; 15.524 ; 15.524 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 14.976 ; 14.976 ; 14.976 ; 14.976 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 15.172 ; 15.172 ; 15.172 ; 15.172 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 15.146 ; 15.146 ; 15.146 ; 15.146 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 15.620 ; 15.620 ; 15.620 ; 15.620 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 15.050 ; 15.050 ; 15.050 ; 15.050 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 13.993 ; 13.993 ; 13.993 ; 13.993 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 12.520 ; 12.520 ; 12.520 ; 12.520 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 12.484 ; 12.484 ; 12.484 ; 12.484 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 12.426 ; 12.426 ; 12.426 ; 12.426 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.161 ;        ;        ; 13.161 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 12.502 ; 12.502 ; 12.502 ; 12.502 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 12.684 ; 12.684 ; 12.684 ; 12.684 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.103 ; 13.103 ; 13.103 ; 13.103 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.561 ; 13.561 ; 13.561 ; 13.561 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 13.369 ;        ;        ; 13.369 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.470 ;        ;        ; 13.470 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.513 ;        ;        ; 12.513 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 15.592 ; 15.592 ; 15.592 ; 15.592 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 15.450 ; 15.450 ; 15.450 ; 15.450 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 15.458 ; 15.458 ; 15.458 ; 15.458 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 15.517 ; 15.517 ; 15.517 ; 15.517 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 15.583 ; 15.583 ; 15.583 ; 15.583 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 15.431 ; 15.431 ; 15.431 ; 15.431 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 15.702 ; 15.702 ; 15.702 ; 15.702 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 15.154 ; 15.154 ; 15.154 ; 15.154 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 15.350 ; 15.350 ; 15.350 ; 15.350 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 15.324 ; 15.324 ; 15.324 ; 15.324 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 15.798 ; 15.798 ; 15.798 ; 15.798 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 15.228 ; 15.228 ; 15.228 ; 15.228 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 14.171 ; 14.171 ; 14.171 ; 14.171 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.698 ; 12.698 ; 12.698 ; 12.698 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.662 ; 12.662 ; 12.662 ; 12.662 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.604 ; 12.604 ; 12.604 ; 12.604 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.339 ;        ;        ; 13.339 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 12.680 ; 12.680 ; 12.680 ; 12.680 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 13.281 ; 13.281 ; 13.281 ; 13.281 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 13.739 ; 13.739 ; 13.739 ; 13.739 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 13.547 ;        ;        ; 13.547 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 13.648 ;        ;        ; 13.648 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.691 ;        ;        ; 12.691 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 10.985 ; 10.985 ; 10.985 ; 10.985 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 10.843 ; 10.843 ; 10.843 ; 10.843 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 10.851 ; 10.851 ; 10.851 ; 10.851 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 10.910 ; 10.910 ; 10.910 ; 10.910 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 10.976 ; 10.976 ; 10.976 ; 10.976 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 10.824 ; 10.824 ; 10.824 ; 10.824 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 10.737 ; 10.737 ; 10.737 ; 10.737 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 11.095 ; 11.095 ; 11.095 ; 11.095 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 10.547 ; 10.547 ; 10.547 ; 10.547 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.743 ; 10.743 ; 10.743 ; 10.743 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 10.717 ; 10.717 ; 10.717 ; 10.717 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 11.191 ; 11.191 ; 11.191 ; 11.191 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 10.621 ; 10.621 ; 10.621 ; 10.621 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 9.564  ; 9.564  ; 9.564  ; 9.564  ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.091  ; 8.091  ; 8.091  ; 8.091  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.055  ; 8.055  ; 8.055  ; 8.055  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 7.997  ; 7.997  ; 7.997  ; 7.997  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.732  ;        ;        ; 8.732  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.073  ; 8.073  ; 8.073  ; 8.073  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.255  ; 8.255  ; 8.255  ; 8.255  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 8.674  ; 8.674  ; 8.674  ; 8.674  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 9.132  ; 9.132  ; 9.132  ; 9.132  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 8.940  ;        ;        ; 8.940  ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 9.041  ;        ;        ; 9.041  ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 8.084  ;        ;        ; 8.084  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 11.050 ; 11.050 ; 11.050 ; 11.050 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 10.908 ; 10.908 ; 10.908 ; 10.908 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 10.916 ; 10.916 ; 10.916 ; 10.916 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 10.975 ; 10.975 ; 10.975 ; 10.975 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 11.041 ; 11.041 ; 11.041 ; 11.041 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 10.889 ; 10.889 ; 10.889 ; 10.889 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 10.802 ; 10.802 ; 10.802 ; 10.802 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 11.160 ; 11.160 ; 11.160 ; 11.160 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 10.612 ; 10.612 ; 10.612 ; 10.612 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 10.808 ; 10.808 ; 10.808 ; 10.808 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 10.782 ; 10.782 ; 10.782 ; 10.782 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 11.256 ; 11.256 ; 11.256 ; 11.256 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 10.686 ; 10.686 ; 10.686 ; 10.686 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 9.629  ; 9.629  ; 9.629  ; 9.629  ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.156  ; 8.156  ; 8.156  ; 8.156  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.120  ; 8.120  ; 8.120  ; 8.120  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.062  ; 8.062  ; 8.062  ; 8.062  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.797  ;        ;        ; 8.797  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 8.138  ; 8.138  ; 8.138  ; 8.138  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.320  ; 8.320  ; 8.320  ; 8.320  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.739  ; 8.739  ; 8.739  ; 8.739  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 9.197  ; 9.197  ; 9.197  ; 9.197  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 9.005  ;        ;        ; 9.005  ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 9.106  ;        ;        ; 9.106  ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 8.149  ;        ;        ; 8.149  ;
; not_reset           ; HLT_indicator        ; 14.996 ; 14.996 ; 14.996 ; 14.996 ;
; not_reset           ; mem_addr_bus_out[0]  ; 13.572 ; 14.854 ; 14.854 ; 13.572 ;
; not_reset           ; mem_addr_bus_out[1]  ; 13.558 ; 14.862 ; 14.862 ; 13.558 ;
; not_reset           ; mem_addr_bus_out[2]  ; 13.871 ; 14.921 ; 14.921 ; 13.871 ;
; not_reset           ; mem_addr_bus_out[3]  ; 14.193 ; 14.987 ; 14.987 ; 14.193 ;
; not_reset           ; mem_addr_bus_out[4]  ; 13.487 ; 14.835 ; 14.835 ; 13.487 ;
; not_reset           ; mem_addr_bus_out[5]  ; 12.742 ; 14.748 ; 14.748 ; 12.742 ;
; not_reset           ; mem_addr_bus_out[6]  ; 15.106 ; 15.106 ; 15.106 ; 15.106 ;
; not_reset           ; mem_addr_bus_out[7]  ; 14.558 ; 14.558 ; 14.558 ; 14.558 ;
; not_reset           ; mem_addr_bus_out[8]  ; 14.754 ; 14.754 ; 14.754 ; 14.754 ;
; not_reset           ; mem_addr_bus_out[9]  ; 14.728 ; 14.728 ; 14.728 ; 14.728 ;
; not_reset           ; mem_addr_bus_out[10] ; 15.202 ; 15.202 ; 15.202 ; 15.202 ;
; not_reset           ; mem_addr_bus_out[11] ; 14.632 ; 14.632 ; 14.632 ; 14.632 ;
; not_reset           ; mem_data_bus_out[0]  ; 13.575 ; 13.575 ; 13.575 ; 13.575 ;
; not_reset           ; mem_data_bus_out[1]  ; 12.102 ; 12.102 ; 12.102 ; 12.102 ;
; not_reset           ; mem_data_bus_out[2]  ; 12.066 ; 12.066 ; 12.066 ; 12.066 ;
; not_reset           ; mem_data_bus_out[3]  ; 12.008 ; 12.008 ; 12.008 ; 12.008 ;
; not_reset           ; mem_data_bus_out[4]  ; 12.743 ;        ;        ; 12.743 ;
; not_reset           ; mem_data_bus_out[5]  ; 12.084 ; 12.084 ; 12.084 ; 12.084 ;
; not_reset           ; mem_data_bus_out[6]  ; 12.266 ; 12.266 ; 12.266 ; 12.266 ;
; not_reset           ; mem_data_bus_out[7]  ; 12.685 ; 12.685 ; 12.685 ; 12.685 ;
; not_reset           ; mem_data_bus_out[8]  ; 13.143 ; 13.143 ; 13.143 ; 13.143 ;
; not_reset           ; mem_data_bus_out[9]  ; 12.951 ;        ;        ; 12.951 ;
; not_reset           ; mem_data_bus_out[10] ; 13.052 ;        ;        ; 13.052 ;
; not_reset           ; mem_data_bus_out[11] ; 12.095 ;        ;        ; 12.095 ;
+---------------------+----------------------+--------+--------+--------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -4.750 ; -15.042       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -1.836 ; -4.608        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Recovery Summary             ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -5.542 ; -77.755       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -1.608 ; -10.025       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -1.250 ; -140.936      ;
+----------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -4.750 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.156     ; 3.814      ;
; -4.738 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.200     ; 3.758      ;
; -4.277 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.150     ; 3.347      ;
; -4.217 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.112     ; 3.192      ;
; -4.205 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.156     ; 3.136      ;
; -4.127 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.998     ; 3.349      ;
; -4.124 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.055     ; 2.177      ;
; -4.112 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.099     ; 2.121      ;
; -3.906 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.783     ; 3.343      ;
; -3.865 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.736     ; 3.349      ;
; -3.850 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.720     ; 3.350      ;
; -3.805 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.166     ; 3.859      ;
; -3.765 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.638     ; 3.347      ;
; -3.744 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.106     ; 2.725      ;
; -3.654 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.525     ; 3.349      ;
; -3.651 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.049     ; 1.710      ;
; -3.594 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.954     ; 2.727      ;
; -3.583 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.489     ; 3.814      ;
; -3.571 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.533     ; 3.758      ;
; -3.549 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.920     ; 3.349      ;
; -3.546 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.919     ; 3.347      ;
; -3.501 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.897     ; 1.712      ;
; -3.382 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.253     ; 3.349      ;
; -3.379 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.252     ; 3.347      ;
; -3.373 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.739     ; 2.721      ;
; -3.332 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.692     ; 2.727      ;
; -3.325 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.702     ; 3.343      ;
; -3.317 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.676     ; 2.728      ;
; -3.280 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.682     ; 1.706      ;
; -3.272 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.122     ; 3.237      ;
; -3.272 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.642     ; 3.350      ;
; -3.239 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.635     ; 1.712      ;
; -3.232 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.594     ; 2.725      ;
; -3.224 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.619     ; 1.713      ;
; -3.187 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.560     ; 3.347      ;
; -3.179 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.065     ; 2.222      ;
; -3.158 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.035     ; 3.343      ;
; -3.139 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.537     ; 1.710      ;
; -3.121 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.481     ; 2.727      ;
; -3.110 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.483     ; 3.347      ;
; -3.105 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.025      ; 3.350      ;
; -3.094 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 3.814      ;
; -3.082 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.044     ; 3.758      ;
; -3.076 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.447     ; 3.349      ;
; -3.070 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.441     ; 3.349      ;
; -3.050 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.445     ; 3.192      ;
; -3.038 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.489     ; 3.136      ;
; -3.028 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.424     ; 1.712      ;
; -3.020 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.107      ; 3.347      ;
; -3.016 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.876     ; 2.727      ;
; -3.013 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.875     ; 2.725      ;
; -2.960 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.331     ; 3.349      ;
; -2.927 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.667      ; 3.814      ;
; -2.923 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.819     ; 1.712      ;
; -2.920 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.818     ; 1.710      ;
; -2.915 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.623      ; 3.758      ;
; -2.909 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.220      ; 3.349      ;
; -2.903 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.226      ; 3.349      ;
; -2.849 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.209     ; 2.727      ;
; -2.846 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.208     ; 2.725      ;
; -2.792 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.658     ; 2.721      ;
; -2.739 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.116     ; 3.343      ;
; -2.739 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.598     ; 2.728      ;
; -2.699 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.601     ; 1.706      ;
; -2.698 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.069     ; 3.349      ;
; -2.683 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.053     ; 3.350      ;
; -2.654 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.516     ; 2.725      ;
; -2.646 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.541     ; 1.713      ;
; -2.638 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.501      ; 3.859      ;
; -2.625 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.009      ; 2.721      ;
; -2.598 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.029      ; 3.347      ;
; -2.577 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.439     ; 2.725      ;
; -2.572 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.069      ; 2.728      ;
; -2.561 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.044      ; 3.192      ;
; -2.561 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.459     ; 1.710      ;
; -2.549 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 3.136      ;
; -2.543 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.403     ; 2.727      ;
; -2.537 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.397     ; 2.727      ;
; -2.487 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.142      ; 3.349      ;
; -2.487 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.151      ; 2.725      ;
; -2.468 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.899     ; 2.177      ;
; -2.456 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.943     ; 2.121      ;
; -2.450 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.346     ; 1.712      ;
; -2.444 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.340     ; 1.712      ;
; -2.427 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.287     ; 2.727      ;
; -2.394 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.711      ; 3.192      ;
; -2.382 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.667      ; 3.136      ;
; -2.376 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.264      ; 2.727      ;
; -2.370 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.270      ; 2.727      ;
; -2.209 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.606     ; 0.711      ;
; -2.206 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.072     ; 2.721      ;
; -2.165 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.025     ; 2.727      ;
; -2.150 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.009     ; 2.728      ;
; -2.149 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.990      ; 3.859      ;
; -2.105 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.545      ; 3.237      ;
; -2.065 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.073      ; 2.725      ;
; -2.051 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.153      ; 2.924      ;
; -1.982 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.657      ; 3.859      ;
; -1.954 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.186      ; 2.727      ;
; -1.954 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.197      ; 2.738      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.836 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.747      ; 1.911      ;
; -1.568 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.703      ; 2.135      ;
; -1.336 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.747      ; 1.911      ;
; -1.068 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.703      ; 2.135      ;
; -0.680 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.591      ; 1.911      ;
; -0.619 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.279      ; 0.660      ;
; -0.585 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.394      ; 1.809      ;
; -0.570 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.190      ; 1.120      ;
; -0.451 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.802      ; 1.351      ;
; -0.449 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.800      ; 1.351      ;
; -0.447 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.800      ; 1.353      ;
; -0.412 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.547      ; 2.135      ;
; -0.403 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.756      ; 1.353      ;
; -0.403 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.523      ; 1.120      ;
; -0.303 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.656      ; 1.353      ;
; -0.287 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.746      ; 0.459      ;
; -0.235 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.099      ; 1.364      ;
; -0.231 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.585      ; 1.354      ;
; -0.211 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.558      ; 1.347      ;
; -0.183 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.758      ; 1.575      ;
; -0.181 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.756      ; 1.575      ;
; -0.180 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.591      ; 1.911      ;
; -0.179 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.756      ; 1.577      ;
; -0.135 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.712      ; 1.577      ;
; -0.085 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.394      ; 1.809      ;
; -0.051 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.146      ; 1.595      ;
; -0.035 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.612      ; 1.577      ;
; 0.033  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.055      ; 1.588      ;
; 0.037  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.541      ; 1.578      ;
; 0.057  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.514      ; 1.571      ;
; 0.077  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.156      ; 0.733      ;
; 0.086  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.034      ; 1.120      ;
; 0.088  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.547      ; 2.135      ;
; 0.116  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.479      ; 1.595      ;
; 0.244  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.489      ; 0.733      ;
; 0.325  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.835      ; 0.660      ;
; 0.355  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.156      ; 1.011      ;
; 0.421  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.943      ; 1.364      ;
; 0.484  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.227      ; 0.711      ;
; 0.510  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.343      ; 1.353      ;
; 0.516  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.337      ; 1.353      ;
; 0.522  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.489      ; 1.011      ;
; 0.545  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.306      ; 1.351      ;
; 0.547  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.304      ; 1.351      ;
; 0.549  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.304      ; 1.353      ;
; 0.605  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.990      ; 1.595      ;
; 0.673  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.200      ; 1.373      ;
; 0.689  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.899      ; 1.588      ;
; 0.703  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.508      ; 0.711      ;
; 0.712  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.142      ; 1.354      ;
; 0.733  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 0.733      ;
; 0.765  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.082      ; 1.347      ;
; 0.778  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.299      ; 1.577      ;
; 0.784  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.293      ; 1.577      ;
; 0.784  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.837      ; 1.621      ;
; 0.813  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.262      ; 1.575      ;
; 0.815  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.260      ; 1.575      ;
; 0.817  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.260      ; 1.577      ;
; 0.840  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.533      ; 1.373      ;
; 0.980  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.098      ; 1.578      ;
; 0.981  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.321     ; 0.660      ;
; 0.991  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.112      ; 1.603      ;
; 1.011  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 1.011      ;
; 1.033  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.038      ; 1.571      ;
; 1.037  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.123      ; 0.660      ;
; 1.158  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.445      ; 1.603      ;
; 1.166  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.187      ; 1.353      ;
; 1.172  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.181      ; 1.353      ;
; 1.201  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.150      ; 1.351      ;
; 1.203  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.148      ; 1.351      ;
; 1.205  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.646      ; 1.351      ;
; 1.205  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.148      ; 1.353      ;
; 1.207  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.644      ; 1.351      ;
; 1.209  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.644      ; 1.353      ;
; 1.253  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.600      ; 1.353      ;
; 1.253  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.367      ; 1.120      ;
; 1.329  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.044      ; 1.373      ;
; 1.353  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.500      ; 1.353      ;
; 1.368  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.014     ; 1.354      ;
; 1.421  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.074     ; 1.347      ;
; 1.425  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.429      ; 1.354      ;
; 1.434  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.143      ; 1.577      ;
; 1.440  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.137      ; 1.577      ;
; 1.445  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.402      ; 1.347      ;
; 1.469  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.106      ; 1.575      ;
; 1.471  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.104      ; 1.575      ;
; 1.473  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.602      ; 1.575      ;
; 1.473  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.104      ; 1.577      ;
; 1.475  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.600      ; 1.575      ;
; 1.477  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.600      ; 1.577      ;
; 1.521  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.556      ; 1.577      ;
; 1.613  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.010     ; 1.603      ;
; 1.619  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.016     ; 1.603      ;
; 1.621  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.456      ; 1.577      ;
; 1.636  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.058     ; 1.578      ;
; 1.647  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.044     ; 1.603      ;
; 1.648  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.047     ; 1.601      ;
; 1.650  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.049     ; 1.601      ;
; 1.652  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.449      ; 1.601      ;
; 1.652  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.049     ; 1.603      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -5.542 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.643     ; 3.635      ;
; -5.530 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.687     ; 3.579      ;
; -5.493 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.260     ; 4.389      ;
; -5.489 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.756     ; 4.389      ;
; -5.481 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.304     ; 4.333      ;
; -5.477 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.800     ; 4.333      ;
; -5.446 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.260     ; 4.345      ;
; -5.442 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.756     ; 4.345      ;
; -5.434 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.304     ; 4.289      ;
; -5.430 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.800     ; 4.289      ;
; -5.368 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.098     ; 4.115      ;
; -5.356 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.142     ; 4.059      ;
; -5.311 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.541     ; 4.115      ;
; -5.299 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.585     ; 4.059      ;
; -5.288 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.520     ; 3.924      ;
; -5.286 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.536     ; 3.917      ;
; -5.285 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.519     ; 3.922      ;
; -5.274 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.580     ; 3.861      ;
; -5.270 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.299     ; 4.143      ;
; -5.258 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.038     ; 4.146      ;
; -5.258 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.343     ; 4.087      ;
; -5.246 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.082     ; 4.090      ;
; -5.241 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.520     ; 3.880      ;
; -5.238 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.519     ; 3.878      ;
; -5.237 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.293     ; 4.116      ;
; -5.234 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.514     ; 4.146      ;
; -5.225 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.647     ; 3.813      ;
; -5.225 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.337     ; 4.060      ;
; -5.222 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.558     ; 4.090      ;
; -5.213 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.691     ; 3.757      ;
; -5.159 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.262     ; 4.057      ;
; -5.156 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.712     ; 4.116      ;
; -5.155 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.758     ; 4.057      ;
; -5.147 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.306     ; 4.001      ;
; -5.144 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.756     ; 4.060      ;
; -5.143 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.802     ; 4.001      ;
; -5.110 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.305     ; 3.650      ;
; -5.107 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.304     ; 3.648      ;
; -5.083 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.612     ; 4.143      ;
; -5.071 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.656     ; 4.087      ;
; -5.069 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.637     ; 3.168      ;
; -5.067 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.817     ; 3.917      ;
; -5.064 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.302     ; 3.918      ;
; -5.055 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.861     ; 3.861      ;
; -5.033 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.278     ; 3.681      ;
; -5.030 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.277     ; 3.679      ;
; -5.026 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.627     ; 3.635      ;
; -5.020 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.254     ; 3.922      ;
; -5.017 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.302     ; 3.874      ;
; -5.016 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.750     ; 3.922      ;
; -5.015 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.390     ; 3.601      ;
; -5.014 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.671     ; 3.579      ;
; -5.011 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.242     ; 3.925      ;
; -5.003 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.434     ; 3.545      ;
; -4.973 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.254     ; 3.878      ;
; -4.969 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.750     ; 3.878      ;
; -4.964 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.242     ; 3.881      ;
; -4.955 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.476     ; 3.651      ;
; -4.954 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.522     ; 3.592      ;
; -4.952 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.475     ; 3.649      ;
; -4.951 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.521     ; 3.590      ;
; -4.935 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.825     ; 2.679      ;
; -4.926 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.160     ; 3.922      ;
; -4.923 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.869     ; 2.623      ;
; -4.919 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.485     ; 3.170      ;
; -4.899 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.521     ; 3.613      ;
; -4.895 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.092     ; 3.648      ;
; -4.887 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.565     ; 3.557      ;
; -4.886 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.087     ; 3.644      ;
; -4.882 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.376     ; 3.678      ;
; -4.879 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.269     ; 2.679      ;
; -4.879 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.160     ; 3.878      ;
; -4.879 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.375     ; 3.676      ;
; -4.878 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.386     ; 3.579      ;
; -4.870 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.102     ; 3.924      ;
; -4.867 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.313     ; 2.623      ;
; -4.866 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.598     ; 3.924      ;
; -4.866 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.581     ; 3.452      ;
; -4.866 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.430     ; 3.523      ;
; -4.863 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.580     ; 3.450      ;
; -4.838 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.535     ; 3.648      ;
; -4.833 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.600     ; 4.389      ;
; -4.833 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.027     ; 3.651      ;
; -4.825 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.391     ; 3.170      ;
; -4.823 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.102     ; 3.880      ;
; -4.822 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.390     ; 3.168      ;
; -4.821 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.644     ; 4.333      ;
; -4.819 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.598     ; 3.880      ;
; -4.815 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.047     ; 3.924      ;
; -4.813 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.530     ; 3.450      ;
; -4.809 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.041     ; 3.924      ;
; -4.809 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.060     ; 3.675      ;
; -4.799 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.674     ; 3.601      ;
; -4.797 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.293     ; 3.676      ;
; -4.787 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.718     ; 3.545      ;
; -4.786 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.600     ; 4.345      ;
; -4.785 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.032     ; 3.679      ;
; -4.774 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.644     ; 4.289      ;
; -4.768 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.047     ; 3.880      ;
; -4.764 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.287     ; 3.649      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.608 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.551      ; 1.943      ;
; -1.436 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.545      ; 2.109      ;
; -1.359 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.064      ; 1.705      ;
; -1.358 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.467      ; 2.109      ;
; -1.293 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.236      ; 1.943      ;
; -1.108 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.551      ; 1.943      ;
; -1.095 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.514      ; 2.419      ;
; -1.028 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.733      ; 1.705      ;
; -0.949 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.267      ; 2.318      ;
; -0.936 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.545      ; 2.109      ;
; -0.876 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.072      ; 2.196      ;
; -0.871 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.189      ; 2.318      ;
; -0.860 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.994      ; 1.134      ;
; -0.859 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.064      ; 1.705      ;
; -0.858 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.467      ; 2.109      ;
; -0.834 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.518      ; 2.684      ;
; -0.829 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.383      ; 2.554      ;
; -0.798 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.994      ; 2.196      ;
; -0.793 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.236      ; 1.943      ;
; -0.776 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.903      ; 1.127      ;
; -0.775 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.194      ; 2.419      ;
; -0.767 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.870      ; 1.103      ;
; -0.642 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.866      ; 1.224      ;
; -0.610 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.910      ; 1.300      ;
; -0.595 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.514      ; 2.419      ;
; -0.528 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.733      ; 1.705      ;
; -0.526 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.819      ; 1.293      ;
; -0.522 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.206      ; 2.684      ;
; -0.509 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.063      ; 2.554      ;
; -0.472 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.405      ; 2.933      ;
; -0.456 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.201      ; 0.745      ;
; -0.449 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.267      ; 2.318      ;
; -0.439 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.201      ; 0.762      ;
; -0.402 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.176      ; 0.774      ;
; -0.391 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.136      ; 0.745      ;
; -0.376 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.072      ; 2.196      ;
; -0.371 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.189      ; 2.318      ;
; -0.361 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.123      ; 0.762      ;
; -0.349 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.735      ; 1.386      ;
; -0.347 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.957      ; 1.610      ;
; -0.334 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.518      ; 2.684      ;
; -0.329 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.383      ; 2.554      ;
; -0.328 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.261      ; 2.933      ;
; -0.327 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.697      ; 3.370      ;
; -0.327 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.201      ; 0.874      ;
; -0.320 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.600      ; 1.280      ;
; -0.318 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.598      ; 1.280      ;
; -0.316 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.598      ; 1.282      ;
; -0.298 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.994      ; 2.196      ;
; -0.291 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.165      ; 0.874      ;
; -0.275 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.194      ; 2.419      ;
; -0.272 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.554      ; 1.282      ;
; -0.233 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.507      ; 0.774      ;
; -0.219 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.201      ; 0.982      ;
; -0.203 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.448      ; 0.745      ;
; -0.197 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.257      ; 3.060      ;
; -0.188 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.988      ; 1.300      ;
; -0.177 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.291      ; 1.114      ;
; -0.176 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.438      ; 0.762      ;
; -0.175 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.289      ; 1.114      ;
; -0.173 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.289      ; 1.116      ;
; -0.172 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.454      ; 1.282      ;
; -0.153 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.213      ; 3.060      ;
; -0.152 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.329      ; 1.177      ;
; -0.129 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.245      ; 1.116      ;
; -0.123 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.632      ; 1.509      ;
; -0.122 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.104      ; 0.982      ;
; -0.111 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.485      ; 0.874      ;
; -0.104 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.897      ; 1.293      ;
; -0.103 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.613      ; 1.510      ;
; -0.100 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.383      ; 1.283      ;
; -0.096 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.466      ; 3.370      ;
; -0.086 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.961      ; 1.875      ;
; -0.081 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.826      ; 1.745      ;
; -0.081 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.201      ; 1.120      ;
; -0.081 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.609      ; 1.528      ;
; -0.080 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.356      ; 1.276      ;
; -0.066 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.840      ; 0.774      ;
; -0.050 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.437      ; 1.387      ;
; -0.045 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.679      ; 1.134      ;
; -0.043 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.185      ; 3.142      ;
; -0.039 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.541      ; 1.502      ;
; -0.031 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.147      ; 1.116      ;
; -0.029 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.145      ; 1.116      ;
; -0.025 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.141      ; 1.116      ;
; -0.024 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.144      ; 1.120      ;
; -0.024 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.201      ; 1.177      ;
; -0.022 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.206      ; 2.684      ;
; -0.021 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.321      ; 1.300      ;
; -0.009 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.063      ; 2.554      ;
; 0.004  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.110      ; 1.114      ;
; 0.006  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.108      ; 1.114      ;
; 0.008  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.606      ; 1.114      ;
; 0.008  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.108      ; 1.116      ;
; 0.010  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.604      ; 1.114      ;
; 0.012  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.604      ; 1.116      ;
; 0.026  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.119      ; 1.145      ;
; 0.028  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.117      ; 1.145      ;
; 0.028  ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.405      ; 2.933      ;
; 0.030  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.117      ; 1.147      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250 ; -1.250       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -1.250 ; -1.250       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -1.250 ; -1.250       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -1.250 ; -1.250       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -1.250 ; -1.250       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -1.250 ; -1.250       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL                                                                                                                                                                        ;
; -1.130 ; -1.130       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -1.130 ; -1.130       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -1.130 ; -1.130       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -1.130 ; -1.130       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -1.130 ; -1.130       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -1.130 ; -1.130       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -1.098 ; -1.098       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -1.098 ; -1.098       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -1.098 ; -1.098       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -1.098 ; -1.098       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -1.098 ; -1.098       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -1.098 ; -1.098       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -0.868 ; -0.868       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -0.868 ; -0.868       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                                              ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                                              ;
; -0.868 ; -0.868       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                                                ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                                                ;
; -0.868 ; -0.868       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|datad                                                                                                                ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|datad                                                                                                                ;
; -0.868 ; -0.868       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                                              ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                                              ;
; -0.829 ; -0.829       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -0.829 ; -0.829       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -0.829 ; -0.829       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -0.829 ; -0.829       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -0.829 ; -0.829       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -0.829 ; -0.829       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -0.740 ; -0.740       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.740 ; -0.740       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.740 ; -0.740       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.740 ; -0.740       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.740 ; -0.740       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -0.740 ; -0.740       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|control_matrix|MA_CLR_HI~1|combout                                                                                                                                ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|control_matrix|MA_CLR_HI~1|combout                                                                                                                                ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|datad                                                                                                                      ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|datad                                                                                                                      ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|dataa                                                                                                                      ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|dataa                                                                                                                      ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|datad                                                                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|datad                                                                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                                                                                         ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datad                                                                                                                         ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|datac                                                                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|datac                                                                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                                                                                     ;
; -0.701 ; -0.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|datac                                                                                                                       ;
; -0.701 ; -0.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|datac                                                                                                                       ;
; -0.692 ; -0.692       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -0.692 ; -0.692       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -0.692 ; -0.692       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -0.692 ; -0.692       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -0.692 ; -0.692       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -0.692 ; -0.692       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -0.665 ; -0.665       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -0.665 ; -0.665       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ;
; -0.665 ; -0.665       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+----------------------+----------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+----------------+-------+-------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.258 ; 1.258 ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 1.498 ; 1.498 ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 3.638 ; 3.638 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 3.787 ; 3.787 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 3.823 ; 3.823 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 1.880 ; 1.880 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 1.913 ; 1.913 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 1.426 ; 1.426 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 4.173 ; 4.173 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 3.729 ; 3.729 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 3.537 ; 3.537 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 3.680 ; 3.680 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 3.560 ; 3.560 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 3.627 ; 3.627 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 3.546 ; 3.546 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 3.665 ; 3.665 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 3.729 ; 3.729 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 3.673 ; 3.673 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 3.648 ; 3.648 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 3.689 ; 3.689 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 1.321 ; 1.321 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 1.358 ; 1.358 ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 4.062 ; 4.062 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.925 ; 1.925 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 2.165 ; 2.165 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 4.305 ; 4.305 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 4.454 ; 4.454 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 4.490 ; 4.490 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 2.547 ; 2.547 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 2.580 ; 2.580 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 2.093 ; 2.093 ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.439 ; 0.439 ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 2.574 ; 2.574 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 4.840 ; 4.840 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 4.396 ; 4.396 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 4.204 ; 4.204 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 4.347 ; 4.347 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 4.227 ; 4.227 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 4.294 ; 4.294 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 4.213 ; 4.213 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 4.332 ; 4.332 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 4.396 ; 4.396 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 4.340 ; 4.340 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 4.315 ; 4.315 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 4.356 ; 4.356 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 1.988 ; 1.988 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 2.025 ; 2.025 ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 4.729 ; 4.729 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.836  ; 1.836  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 1.586  ; 1.586  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -0.829 ; -0.829 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -0.872 ; -0.872 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -1.013 ; -1.013 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 1.419  ; 1.419  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 1.084  ; 1.084  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 1.597  ; 1.597  ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -0.708 ; -0.708 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 1.488  ; 1.488  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -0.728 ; -0.728 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -0.871 ; -0.871 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -0.751 ; -0.751 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -0.818 ; -0.818 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -0.737 ; -0.737 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -0.856 ; -0.856 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -0.920 ; -0.920 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -0.864 ; -0.864 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -0.839 ; -0.839 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -0.880 ; -0.880 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 1.488  ; 1.488  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 1.451  ; 1.451  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -0.482 ; -0.482 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 0.680  ; 0.680  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 0.430  ; 0.430  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -1.985 ; -1.985 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -2.028 ; -2.028 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -2.169 ; -2.169 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 0.263  ; 0.263  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -0.072 ; -0.072 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.441  ; 0.441  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.699  ; 0.699  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.436 ; -1.436 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -1.705 ; -1.705 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.332  ; 0.332  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -1.884 ; -1.884 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -2.027 ; -2.027 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -1.907 ; -1.907 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -1.974 ; -1.974 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -1.893 ; -1.893 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -2.012 ; -2.012 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -2.076 ; -2.076 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -2.020 ; -2.020 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -1.995 ; -1.995 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -2.036 ; -2.036 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.332  ; 0.332  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.295  ; 0.295  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -1.267 ; -1.267 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 8.555 ; 8.555 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 9.494 ; 9.494 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 9.328 ; 9.328 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 9.457 ; 9.457 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 9.284 ; 9.284 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 9.384 ; 9.384 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 9.300 ; 9.300 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 9.494 ; 9.494 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 7.640 ; 7.640 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 7.495 ; 7.495 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 7.595 ; 7.595 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 7.569 ; 7.569 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 7.728 ; 7.728 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 7.547 ; 7.547 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.180 ; 7.180 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 7.180 ; 7.180 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 6.635 ; 6.635 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 6.682 ; 6.682 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 6.646 ; 6.646 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 6.847 ; 6.847 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 6.623 ; 6.623 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 6.686 ; 6.686 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 6.866 ; 6.866 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 6.951 ; 6.951 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 6.937 ; 6.937 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 6.956 ; 6.956 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 6.600 ; 6.600 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 7.854 ; 7.854 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 4.357 ; 4.357 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 8.793 ; 8.793 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 8.627 ; 8.627 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 8.756 ; 8.756 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 8.583 ; 8.583 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 8.683 ; 8.683 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 8.599 ; 8.599 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 8.793 ; 8.793 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 6.939 ; 6.939 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 6.794 ; 6.794 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 6.894 ; 6.894 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 6.868 ; 6.868 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 7.027 ; 7.027 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 6.846 ; 6.846 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 6.479 ; 6.479 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 6.479 ; 6.479 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 5.934 ; 5.934 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 5.981 ; 5.981 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 5.945 ; 5.945 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 6.146 ; 6.146 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 5.922 ; 5.922 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 5.985 ; 5.985 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 6.165 ; 6.165 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 6.250 ; 6.250 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 6.236 ; 6.236 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 6.255 ; 6.255 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 5.899 ; 5.899 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 3.862 ; 3.862 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 4.154 ; 4.154 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.273 ; 4.273 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.288 ; 4.288 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 4.271 ; 4.271 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 4.315 ; 4.315 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 4.267 ; 4.267 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 4.173 ; 4.173 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 4.299 ; 4.299 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 4.154 ; 4.154 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.254 ; 4.254 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 4.228 ; 4.228 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 4.387 ; 4.387 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 4.180 ; 4.180 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.259 ; 3.259 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 3.839 ; 3.839 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.294 ; 3.294 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.341 ; 3.341 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.305 ; 3.305 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.506 ; 3.506 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.282 ; 3.282 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.345 ; 3.345 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.525 ; 3.525 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.610 ; 3.610 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 3.596 ; 3.596 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 3.615 ; 3.615 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.259 ; 3.259 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 3.862 ; 3.862 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 3.611 ; 3.611 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 4.154 ; 4.154 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.273 ; 4.273 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.288 ; 4.288 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 4.271 ; 4.271 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 4.315 ; 4.315 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 4.267 ; 4.267 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 4.173 ; 4.173 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 4.299 ; 4.299 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 4.154 ; 4.154 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.254 ; 4.254 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 4.228 ; 4.228 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 4.387 ; 4.387 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 4.206 ; 4.206 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.259 ; 3.259 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 3.839 ; 3.839 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.294 ; 3.294 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.341 ; 3.341 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.305 ; 3.305 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.506 ; 3.506 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.282 ; 3.282 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.345 ; 3.345 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.525 ; 3.525 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.610 ; 3.610 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 3.596 ; 3.596 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 3.615 ; 3.615 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.259 ; 3.259 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 5.470 ; 5.470 ; 5.470 ; 5.470 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 6.199 ; 6.199 ; 6.199 ; 6.199 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 6.299 ; 6.299 ; 6.299 ; 6.299 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 6.215 ; 6.215 ; 6.215 ; 6.215 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 6.409 ; 6.409 ; 6.409 ; 6.409 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 4.555 ; 4.555 ; 4.555 ; 4.555 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 4.410 ; 4.410 ; 4.410 ; 4.410 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.510 ; 4.510 ; 4.510 ; 4.510 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 4.484 ; 4.484 ; 4.484 ; 4.484 ;
; END_STATE           ; mem_addr_bus_out[10] ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.462 ; 4.462 ; 4.462 ; 4.462 ;
; END_STATE           ; mem_data_bus_out[0]  ; 4.095 ; 4.095 ; 4.095 ; 4.095 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.550 ; 3.550 ; 3.550 ; 3.550 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.597 ; 3.597 ; 3.597 ; 3.597 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.561 ; 3.561 ; 3.561 ; 3.561 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.762 ;       ;       ; 3.762 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.538 ; 3.538 ; 3.538 ; 3.538 ;
; END_STATE           ; mem_data_bus_out[6]  ; 3.601 ; 3.601 ; 3.601 ; 3.601 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.781 ; 3.781 ; 3.781 ; 3.781 ;
; END_STATE           ; mem_data_bus_out[8]  ; 3.866 ; 3.866 ; 3.866 ; 3.866 ;
; END_STATE           ; mem_data_bus_out[9]  ; 3.852 ;       ;       ; 3.852 ;
; END_STATE           ; mem_data_bus_out[10] ; 3.871 ;       ;       ; 3.871 ;
; END_STATE           ; mem_data_bus_out[11] ; 3.515 ;       ;       ; 3.515 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 7.610 ; 7.610 ; 7.610 ; 7.610 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 8.383 ; 8.383 ; 8.383 ; 8.383 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 8.512 ; 8.512 ; 8.512 ; 8.512 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 8.339 ; 8.339 ; 8.339 ; 8.339 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 8.439 ; 8.439 ; 8.439 ; 8.439 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 8.355 ; 8.355 ; 8.355 ; 8.355 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 8.549 ; 8.549 ; 8.549 ; 8.549 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.650 ; 6.650 ; 6.650 ; 6.650 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.602 ; 6.602 ; 6.602 ; 6.602 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.737 ; 5.737 ; 5.737 ; 5.737 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.902 ;       ;       ; 5.902 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 6.006 ; 6.006 ; 6.006 ; 6.006 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 5.992 ;       ;       ; 5.992 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 6.011 ;       ;       ; 6.011 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 5.655 ;       ;       ; 5.655 ;
; FP_DEPOSIT          ; HLT_indicator        ; 7.759 ; 7.759 ; 7.759 ; 7.759 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 8.532 ; 8.532 ; 8.532 ; 8.532 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 8.661 ; 8.661 ; 8.661 ; 8.661 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 8.488 ; 8.488 ; 8.488 ; 8.488 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 8.588 ; 8.588 ; 8.588 ; 8.588 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 8.504 ; 8.504 ; 8.504 ; 8.504 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 8.698 ; 8.698 ; 8.698 ; 8.698 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 6.844 ; 6.844 ; 6.844 ; 6.844 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 6.699 ; 6.699 ; 6.699 ; 6.699 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 6.799 ; 6.799 ; 6.799 ; 6.799 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 6.751 ; 6.751 ; 6.751 ; 6.751 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 6.384 ; 6.384 ; 6.384 ; 6.384 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 5.886 ; 5.886 ; 5.886 ; 5.886 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 5.850 ; 5.850 ; 5.850 ; 5.850 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 6.051 ;       ;       ; 6.051 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 5.827 ; 5.827 ; 5.827 ; 5.827 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 5.890 ; 5.890 ; 5.890 ; 5.890 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.155 ; 6.155 ; 6.155 ; 6.155 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.141 ;       ;       ; 6.141 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 6.160 ;       ;       ; 6.160 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 5.804 ;       ;       ; 5.804 ;
; FP_EXAMINE          ; HLT_indicator        ; 7.795 ; 7.795 ; 7.795 ; 7.795 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 8.568 ; 8.568 ; 8.568 ; 8.568 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 8.697 ; 8.697 ; 8.697 ; 8.697 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 8.524 ; 8.524 ; 8.524 ; 8.524 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 8.624 ; 8.624 ; 8.624 ; 8.624 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 8.540 ; 8.540 ; 8.540 ; 8.540 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 8.734 ; 8.734 ; 8.734 ; 8.734 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 6.880 ; 6.880 ; 6.880 ; 6.880 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 6.735 ; 6.735 ; 6.735 ; 6.735 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 6.835 ; 6.835 ; 6.835 ; 6.835 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 6.809 ; 6.809 ; 6.809 ; 6.809 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 6.420 ; 6.420 ; 6.420 ; 6.420 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.922 ; 5.922 ; 5.922 ; 5.922 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 5.886 ; 5.886 ; 5.886 ; 5.886 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 6.087 ;       ;       ; 6.087 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 5.863 ; 5.863 ; 5.863 ; 5.863 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 5.926 ; 5.926 ; 5.926 ; 5.926 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 6.191 ; 6.191 ; 6.191 ; 6.191 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 6.177 ;       ;       ; 6.177 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.196 ;       ;       ; 6.196 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 5.840 ;       ;       ; 5.840 ;
; IRQ                 ; HLT_indicator        ; 5.852 ; 5.852 ; 5.852 ; 5.852 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 6.625 ; 6.625 ; 6.625 ; 6.625 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 6.581 ; 6.581 ; 6.581 ; 6.581 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 6.681 ; 6.681 ; 6.681 ; 6.681 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 6.597 ; 6.597 ; 6.597 ; 6.597 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 6.791 ; 6.791 ; 6.791 ; 6.791 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 4.937 ; 4.937 ; 4.937 ; 4.937 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 4.892 ; 4.892 ; 4.892 ; 4.892 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 4.866 ; 4.866 ; 4.866 ; 4.866 ;
; IRQ                 ; mem_addr_bus_out[10] ; 5.025 ; 5.025 ; 5.025 ; 5.025 ;
; IRQ                 ; mem_addr_bus_out[11] ; 4.844 ; 4.844 ; 4.844 ; 4.844 ;
; IRQ                 ; mem_data_bus_out[0]  ; 4.477 ; 4.477 ; 4.477 ; 4.477 ;
; IRQ                 ; mem_data_bus_out[1]  ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; IRQ                 ; mem_data_bus_out[2]  ; 3.979 ; 3.979 ; 3.979 ; 3.979 ;
; IRQ                 ; mem_data_bus_out[3]  ; 3.943 ; 3.943 ; 3.943 ; 3.943 ;
; IRQ                 ; mem_data_bus_out[4]  ; 4.144 ;       ;       ; 4.144 ;
; IRQ                 ; mem_data_bus_out[5]  ; 3.920 ; 3.920 ; 3.920 ; 3.920 ;
; IRQ                 ; mem_data_bus_out[6]  ; 3.983 ; 3.983 ; 3.983 ; 3.983 ;
; IRQ                 ; mem_data_bus_out[7]  ; 4.163 ; 4.163 ; 4.163 ; 4.163 ;
; IRQ                 ; mem_data_bus_out[8]  ; 4.248 ; 4.248 ; 4.248 ; 4.248 ;
; IRQ                 ; mem_data_bus_out[9]  ; 4.234 ;       ;       ; 4.234 ;
; IRQ                 ; mem_data_bus_out[10] ; 4.253 ;       ;       ; 4.253 ;
; IRQ                 ; mem_data_bus_out[11] ; 3.897 ;       ;       ; 3.897 ;
; IRQ_ON              ; HLT_indicator        ; 5.885 ; 5.885 ; 5.885 ; 5.885 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 6.658 ; 6.658 ; 6.658 ; 6.658 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 6.614 ; 6.614 ; 6.614 ; 6.614 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 6.630 ; 6.630 ; 6.630 ; 6.630 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 6.824 ; 6.824 ; 6.824 ; 6.824 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 4.970 ; 4.970 ; 4.970 ; 4.970 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 4.825 ; 4.825 ; 4.825 ; 4.825 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 4.925 ; 4.925 ; 4.925 ; 4.925 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 5.058 ; 5.058 ; 5.058 ; 5.058 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 4.877 ; 4.877 ; 4.877 ; 4.877 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 4.510 ; 4.510 ; 4.510 ; 4.510 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 3.965 ; 3.965 ; 3.965 ; 3.965 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 4.012 ; 4.012 ; 4.012 ; 4.012 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 3.976 ; 3.976 ; 3.976 ; 3.976 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 4.177 ;       ;       ; 4.177 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 3.953 ; 3.953 ; 3.953 ; 3.953 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 4.016 ; 4.016 ; 4.016 ; 4.016 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 4.196 ; 4.196 ; 4.196 ; 4.196 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.281 ; 4.281 ; 4.281 ; 4.281 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.267 ;       ;       ; 4.267 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 4.286 ;       ;       ; 4.286 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 3.930 ;       ;       ; 3.930 ;
; NEXT_STATE          ; HLT_indicator        ; 5.398 ; 5.398 ; 5.398 ; 5.398 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 6.171 ; 6.171 ; 6.171 ; 6.171 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 6.300 ; 6.300 ; 6.300 ; 6.300 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 6.127 ; 6.127 ; 6.127 ; 6.127 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 6.227 ; 6.227 ; 6.227 ; 6.227 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 6.337 ; 6.337 ; 6.337 ; 6.337 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.483 ; 4.483 ; 4.483 ; 4.483 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 4.338 ; 4.338 ; 4.338 ; 4.338 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.438 ; 4.438 ; 4.438 ; 4.438 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 4.412 ; 4.412 ; 4.412 ; 4.412 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 4.571 ; 4.571 ; 4.571 ; 4.571 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.390 ; 4.390 ; 4.390 ; 4.390 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.023 ; 4.023 ; 4.023 ; 4.023 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.478 ; 3.478 ; 3.478 ; 3.478 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.525 ; 3.525 ; 3.525 ; 3.525 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.489 ; 3.489 ; 3.489 ; 3.489 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.690 ;       ;       ; 3.690 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.466 ; 3.466 ; 3.466 ; 3.466 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.529 ; 3.529 ; 3.529 ; 3.529 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.709 ; 3.709 ; 3.709 ; 3.709 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.794 ; 3.794 ; 3.794 ; 3.794 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 3.780 ;       ;       ; 3.780 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 3.799 ;       ;       ; 3.799 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.443 ;       ;       ; 3.443 ;
; clk_in              ; HLT_indicator        ; 8.145 ; 8.145 ; 8.145 ; 8.145 ;
; clk_in              ; mem_addr_bus_out[0]  ; 8.918 ; 8.918 ; 8.918 ; 8.918 ;
; clk_in              ; mem_addr_bus_out[1]  ; 9.047 ; 9.047 ; 9.047 ; 9.047 ;
; clk_in              ; mem_addr_bus_out[2]  ; 8.874 ; 8.874 ; 8.874 ; 8.874 ;
; clk_in              ; mem_addr_bus_out[3]  ; 8.974 ; 8.974 ; 8.974 ; 8.974 ;
; clk_in              ; mem_addr_bus_out[4]  ; 8.890 ; 8.890 ; 8.890 ; 8.890 ;
; clk_in              ; mem_addr_bus_out[5]  ; 9.084 ; 9.084 ; 9.084 ; 9.084 ;
; clk_in              ; mem_addr_bus_out[6]  ; 7.230 ; 7.230 ; 7.230 ; 7.230 ;
; clk_in              ; mem_addr_bus_out[7]  ; 7.085 ; 7.085 ; 7.085 ; 7.085 ;
; clk_in              ; mem_addr_bus_out[8]  ; 7.185 ; 7.185 ; 7.185 ; 7.185 ;
; clk_in              ; mem_addr_bus_out[9]  ; 7.159 ; 7.159 ; 7.159 ; 7.159 ;
; clk_in              ; mem_addr_bus_out[10] ; 7.318 ; 7.318 ; 7.318 ; 7.318 ;
; clk_in              ; mem_addr_bus_out[11] ; 7.137 ; 7.137 ; 7.137 ; 7.137 ;
; clk_in              ; mem_data_bus_out[0]  ; 6.770 ; 6.770 ; 6.770 ; 6.770 ;
; clk_in              ; mem_data_bus_out[1]  ; 6.225 ; 6.225 ; 6.225 ; 6.225 ;
; clk_in              ; mem_data_bus_out[2]  ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; clk_in              ; mem_data_bus_out[3]  ; 6.236 ; 6.236 ; 6.236 ; 6.236 ;
; clk_in              ; mem_data_bus_out[4]  ; 6.437 ; 5.569 ; 5.569 ; 6.437 ;
; clk_in              ; mem_data_bus_out[5]  ; 6.213 ; 6.213 ; 6.213 ; 6.213 ;
; clk_in              ; mem_data_bus_out[6]  ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; clk_in              ; mem_data_bus_out[7]  ; 6.456 ; 6.456 ; 6.456 ; 6.456 ;
; clk_in              ; mem_data_bus_out[8]  ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; clk_in              ; mem_data_bus_out[9]  ; 6.527 ; 5.855 ; 5.855 ; 6.527 ;
; clk_in              ; mem_data_bus_out[10] ; 6.546 ; 5.423 ; 5.423 ; 6.546 ;
; clk_in              ; mem_data_bus_out[11] ; 6.190 ; 5.048 ; 5.048 ; 6.190 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 7.509 ; 7.509 ; 7.509 ; 7.509 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 8.282 ; 8.282 ; 8.282 ; 8.282 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 8.411 ; 8.411 ; 8.411 ; 8.411 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 8.238 ; 8.238 ; 8.238 ; 8.238 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 8.338 ; 8.338 ; 8.338 ; 8.338 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 8.254 ; 8.254 ; 8.254 ; 8.254 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 8.448 ; 8.448 ; 8.448 ; 8.448 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.549 ; 6.549 ; 6.549 ; 6.549 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 6.523 ; 6.523 ; 6.523 ; 6.523 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 6.134 ; 6.134 ; 6.134 ; 6.134 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.589 ; 5.589 ; 5.589 ; 5.589 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.801 ;       ;       ; 5.801 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.577 ; 5.577 ; 5.577 ; 5.577 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.640 ; 5.640 ; 5.640 ; 5.640 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.820 ; 5.820 ; 5.820 ; 5.820 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.905 ; 5.905 ; 5.905 ; 5.905 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 5.891 ;       ;       ; 5.891 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.910 ;       ;       ; 5.910 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.554 ;       ;       ; 5.554 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 7.652 ; 7.652 ; 7.652 ; 7.652 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 8.425 ; 8.425 ; 8.425 ; 8.425 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 8.554 ; 8.554 ; 8.554 ; 8.554 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 8.381 ; 8.381 ; 8.381 ; 8.381 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 8.481 ; 8.481 ; 8.481 ; 8.481 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 8.397 ; 8.397 ; 8.397 ; 8.397 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 8.591 ; 8.591 ; 8.591 ; 8.591 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.737 ; 6.737 ; 6.737 ; 6.737 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.692 ; 6.692 ; 6.692 ; 6.692 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.666 ; 6.666 ; 6.666 ; 6.666 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 6.644 ; 6.644 ; 6.644 ; 6.644 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.277 ; 6.277 ; 6.277 ; 6.277 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.732 ; 5.732 ; 5.732 ; 5.732 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.779 ; 5.779 ; 5.779 ; 5.779 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.743 ; 5.743 ; 5.743 ; 5.743 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.944 ;       ;       ; 5.944 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.783 ; 5.783 ; 5.783 ; 5.783 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.034 ;       ;       ; 6.034 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.053 ;       ;       ; 6.053 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.697 ;       ;       ; 5.697 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 7.532 ; 7.532 ; 7.532 ; 7.532 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 8.305 ; 8.305 ; 8.305 ; 8.305 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 8.434 ; 8.434 ; 8.434 ; 8.434 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 8.261 ; 8.261 ; 8.261 ; 8.261 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 8.361 ; 8.361 ; 8.361 ; 8.361 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 8.277 ; 8.277 ; 8.277 ; 8.277 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 8.471 ; 8.471 ; 8.471 ; 8.471 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.617 ; 6.617 ; 6.617 ; 6.617 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 6.472 ; 6.472 ; 6.472 ; 6.472 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 6.524 ; 6.524 ; 6.524 ; 6.524 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.157 ; 6.157 ; 6.157 ; 6.157 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.612 ; 5.612 ; 5.612 ; 5.612 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.659 ; 5.659 ; 5.659 ; 5.659 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.623 ; 5.623 ; 5.623 ; 5.623 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.824 ;       ;       ; 5.824 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.843 ; 5.843 ; 5.843 ; 5.843 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 5.914 ;       ;       ; 5.914 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.933 ;       ;       ; 5.933 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.577 ;       ;       ; 5.577 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 7.599 ; 7.599 ; 7.599 ; 7.599 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 8.372 ; 8.372 ; 8.372 ; 8.372 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 8.501 ; 8.501 ; 8.501 ; 8.501 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 8.328 ; 8.328 ; 8.328 ; 8.328 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 8.428 ; 8.428 ; 8.428 ; 8.428 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 8.344 ; 8.344 ; 8.344 ; 8.344 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 8.538 ; 8.538 ; 8.538 ; 8.538 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.684 ; 6.684 ; 6.684 ; 6.684 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.224 ; 6.224 ; 6.224 ; 6.224 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.891 ;       ;       ; 5.891 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 5.667 ; 5.667 ; 5.667 ; 5.667 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.730 ; 5.730 ; 5.730 ; 5.730 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.910 ; 5.910 ; 5.910 ; 5.910 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 5.981 ;       ;       ; 5.981 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.000 ;       ;       ; 6.000 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.644 ;       ;       ; 5.644 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 7.518 ; 7.518 ; 7.518 ; 7.518 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 8.291 ; 8.291 ; 8.291 ; 8.291 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 8.420 ; 8.420 ; 8.420 ; 8.420 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 8.247 ; 8.247 ; 8.247 ; 8.247 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 8.347 ; 8.347 ; 8.347 ; 8.347 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 8.263 ; 8.263 ; 8.263 ; 8.263 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 8.457 ; 8.457 ; 8.457 ; 8.457 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.603 ; 6.603 ; 6.603 ; 6.603 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 6.532 ; 6.532 ; 6.532 ; 6.532 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 6.510 ; 6.510 ; 6.510 ; 6.510 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.645 ; 5.645 ; 5.645 ; 5.645 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.810 ;       ;       ; 5.810 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.649 ; 5.649 ; 5.649 ; 5.649 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.829 ; 5.829 ; 5.829 ; 5.829 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 5.900 ;       ;       ; 5.900 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 5.919 ;       ;       ; 5.919 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 5.563 ;       ;       ; 5.563 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 7.637 ; 7.637 ; 7.637 ; 7.637 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 8.410 ; 8.410 ; 8.410 ; 8.410 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 8.539 ; 8.539 ; 8.539 ; 8.539 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 8.366 ; 8.366 ; 8.366 ; 8.366 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 8.466 ; 8.466 ; 8.466 ; 8.466 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 8.382 ; 8.382 ; 8.382 ; 8.382 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 8.576 ; 8.576 ; 8.576 ; 8.576 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.722 ; 6.722 ; 6.722 ; 6.722 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 6.577 ; 6.577 ; 6.577 ; 6.577 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.810 ; 6.810 ; 6.810 ; 6.810 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 6.629 ; 6.629 ; 6.629 ; 6.629 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.717 ; 5.717 ; 5.717 ; 5.717 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.764 ; 5.764 ; 5.764 ; 5.764 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 5.728 ; 5.728 ; 5.728 ; 5.728 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 5.929 ;       ;       ; 5.929 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 5.705 ; 5.705 ; 5.705 ; 5.705 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.019 ;       ;       ; 6.019 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 6.038 ;       ;       ; 6.038 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 5.682 ;       ;       ; 5.682 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 7.701 ; 7.701 ; 7.701 ; 7.701 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 8.474 ; 8.474 ; 8.474 ; 8.474 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 8.603 ; 8.603 ; 8.603 ; 8.603 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 8.430 ; 8.430 ; 8.430 ; 8.430 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 8.530 ; 8.530 ; 8.530 ; 8.530 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 8.446 ; 8.446 ; 8.446 ; 8.446 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 8.640 ; 8.640 ; 8.640 ; 8.640 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.786 ; 6.786 ; 6.786 ; 6.786 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 6.641 ; 6.641 ; 6.641 ; 6.641 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 6.874 ; 6.874 ; 6.874 ; 6.874 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 6.693 ; 6.693 ; 6.693 ; 6.693 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.993 ;       ;       ; 5.993 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 6.012 ; 6.012 ; 6.012 ; 6.012 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.083 ;       ;       ; 6.083 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.102 ;       ;       ; 6.102 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 5.746 ;       ;       ; 5.746 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 7.645 ; 7.645 ; 7.645 ; 7.645 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 8.418 ; 8.418 ; 8.418 ; 8.418 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 8.547 ; 8.547 ; 8.547 ; 8.547 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 8.374 ; 8.374 ; 8.374 ; 8.374 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 8.474 ; 8.474 ; 8.474 ; 8.474 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 8.390 ; 8.390 ; 8.390 ; 8.390 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 8.584 ; 8.584 ; 8.584 ; 8.584 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.730 ; 6.730 ; 6.730 ; 6.730 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.685 ; 6.685 ; 6.685 ; 6.685 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 6.659 ; 6.659 ; 6.659 ; 6.659 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.818 ; 6.818 ; 6.818 ; 6.818 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 6.637 ; 6.637 ; 6.637 ; 6.637 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.725 ; 5.725 ; 5.725 ; 5.725 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.772 ; 5.772 ; 5.772 ; 5.772 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.736 ; 5.736 ; 5.736 ; 5.736 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.937 ;       ;       ; 5.937 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.713 ; 5.713 ; 5.713 ; 5.713 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.776 ; 5.776 ; 5.776 ; 5.776 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.956 ; 5.956 ; 5.956 ; 5.956 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.027 ;       ;       ; 6.027 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.046 ;       ;       ; 6.046 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.690 ;       ;       ; 5.690 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 7.620 ; 7.620 ; 7.620 ; 7.620 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 8.393 ; 8.393 ; 8.393 ; 8.393 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 8.522 ; 8.522 ; 8.522 ; 8.522 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 8.349 ; 8.349 ; 8.349 ; 8.349 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 8.449 ; 8.449 ; 8.449 ; 8.449 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 8.365 ; 8.365 ; 8.365 ; 8.365 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 8.559 ; 8.559 ; 8.559 ; 8.559 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.560 ; 6.560 ; 6.560 ; 6.560 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.660 ; 6.660 ; 6.660 ; 6.660 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 6.634 ; 6.634 ; 6.634 ; 6.634 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.793 ; 6.793 ; 6.793 ; 6.793 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.700 ; 5.700 ; 5.700 ; 5.700 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.747 ; 5.747 ; 5.747 ; 5.747 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 5.912 ;       ;       ; 5.912 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.751 ; 5.751 ; 5.751 ; 5.751 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.016 ; 6.016 ; 6.016 ; 6.016 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.002 ;       ;       ; 6.002 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.021 ;       ;       ; 6.021 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.665 ;       ;       ; 5.665 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 7.661 ; 7.661 ; 7.661 ; 7.661 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 8.434 ; 8.434 ; 8.434 ; 8.434 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 8.563 ; 8.563 ; 8.563 ; 8.563 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 8.390 ; 8.390 ; 8.390 ; 8.390 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 8.490 ; 8.490 ; 8.490 ; 8.490 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 8.406 ; 8.406 ; 8.406 ; 8.406 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 8.600 ; 8.600 ; 8.600 ; 8.600 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.701 ; 6.701 ; 6.701 ; 6.701 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 6.653 ; 6.653 ; 6.653 ; 6.653 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 6.286 ; 6.286 ; 6.286 ; 6.286 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.953 ;       ;       ; 5.953 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.972 ; 5.972 ; 5.972 ; 5.972 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.043 ;       ;       ; 6.043 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.062 ;       ;       ; 6.062 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.706 ;       ;       ; 5.706 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 5.293 ; 5.293 ; 5.293 ; 5.293 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 6.195 ; 6.195 ; 6.195 ; 6.195 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 6.122 ; 6.122 ; 6.122 ; 6.122 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 6.038 ; 6.038 ; 6.038 ; 6.038 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 4.378 ; 4.378 ; 4.378 ; 4.378 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.333 ; 4.333 ; 4.333 ; 4.333 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 4.307 ; 4.307 ; 4.307 ; 4.307 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.285 ; 4.285 ; 4.285 ; 4.285 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 3.918 ; 3.918 ; 3.918 ; 3.918 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.373 ; 3.373 ; 3.373 ; 3.373 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.420 ; 3.420 ; 3.420 ; 3.420 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.384 ; 3.384 ; 3.384 ; 3.384 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.585 ;       ;       ; 3.585 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.361 ; 3.361 ; 3.361 ; 3.361 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.424 ; 3.424 ; 3.424 ; 3.424 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.604 ; 3.604 ; 3.604 ; 3.604 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.689 ; 3.689 ; 3.689 ; 3.689 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 3.675 ;       ;       ; 3.675 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 3.694 ;       ;       ; 3.694 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.338 ;       ;       ; 3.338 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 5.330 ; 5.330 ; 5.330 ; 5.330 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 6.103 ; 6.103 ; 6.103 ; 6.103 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 6.159 ; 6.159 ; 6.159 ; 6.159 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 6.075 ; 6.075 ; 6.075 ; 6.075 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 6.269 ; 6.269 ; 6.269 ; 6.269 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.370 ; 4.370 ; 4.370 ; 4.370 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 4.344 ; 4.344 ; 4.344 ; 4.344 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 4.503 ; 4.503 ; 4.503 ; 4.503 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.322 ; 4.322 ; 4.322 ; 4.322 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 3.955 ; 3.955 ; 3.955 ; 3.955 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.410 ; 3.410 ; 3.410 ; 3.410 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.457 ; 3.457 ; 3.457 ; 3.457 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.421 ; 3.421 ; 3.421 ; 3.421 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.622 ;       ;       ; 3.622 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.398 ; 3.398 ; 3.398 ; 3.398 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.461 ; 3.461 ; 3.461 ; 3.461 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.641 ; 3.641 ; 3.641 ; 3.641 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.726 ; 3.726 ; 3.726 ; 3.726 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 3.712 ;       ;       ; 3.712 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 3.731 ;       ;       ; 3.731 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.375 ;       ;       ; 3.375 ;
; not_reset           ; HLT_indicator        ; 8.034 ; 8.034 ; 8.034 ; 8.034 ;
; not_reset           ; mem_addr_bus_out[0]  ; 8.807 ; 8.807 ; 8.807 ; 8.807 ;
; not_reset           ; mem_addr_bus_out[1]  ; 8.936 ; 8.936 ; 8.936 ; 8.936 ;
; not_reset           ; mem_addr_bus_out[2]  ; 8.763 ; 8.763 ; 8.763 ; 8.763 ;
; not_reset           ; mem_addr_bus_out[3]  ; 8.863 ; 8.863 ; 8.863 ; 8.863 ;
; not_reset           ; mem_addr_bus_out[4]  ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; not_reset           ; mem_addr_bus_out[5]  ; 8.973 ; 8.973 ; 8.973 ; 8.973 ;
; not_reset           ; mem_addr_bus_out[6]  ; 7.119 ; 7.119 ; 7.119 ; 7.119 ;
; not_reset           ; mem_addr_bus_out[7]  ; 6.974 ; 6.974 ; 6.974 ; 6.974 ;
; not_reset           ; mem_addr_bus_out[8]  ; 7.074 ; 7.074 ; 7.074 ; 7.074 ;
; not_reset           ; mem_addr_bus_out[9]  ; 7.048 ; 7.048 ; 7.048 ; 7.048 ;
; not_reset           ; mem_addr_bus_out[10] ; 7.207 ; 7.207 ; 7.207 ; 7.207 ;
; not_reset           ; mem_addr_bus_out[11] ; 7.026 ; 7.026 ; 7.026 ; 7.026 ;
; not_reset           ; mem_data_bus_out[0]  ; 6.659 ; 6.659 ; 6.659 ; 6.659 ;
; not_reset           ; mem_data_bus_out[1]  ; 6.114 ; 6.114 ; 6.114 ; 6.114 ;
; not_reset           ; mem_data_bus_out[2]  ; 6.161 ; 6.161 ; 6.161 ; 6.161 ;
; not_reset           ; mem_data_bus_out[3]  ; 6.125 ; 6.125 ; 6.125 ; 6.125 ;
; not_reset           ; mem_data_bus_out[4]  ; 6.326 ;       ;       ; 6.326 ;
; not_reset           ; mem_data_bus_out[5]  ; 6.102 ; 6.102 ; 6.102 ; 6.102 ;
; not_reset           ; mem_data_bus_out[6]  ; 6.165 ; 6.165 ; 6.165 ; 6.165 ;
; not_reset           ; mem_data_bus_out[7]  ; 6.345 ; 6.345 ; 6.345 ; 6.345 ;
; not_reset           ; mem_data_bus_out[8]  ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; not_reset           ; mem_data_bus_out[9]  ; 6.416 ;       ;       ; 6.416 ;
; not_reset           ; mem_data_bus_out[10] ; 6.435 ;       ;       ; 6.435 ;
; not_reset           ; mem_data_bus_out[11] ; 6.079 ;       ;       ; 6.079 ;
+---------------------+----------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 4.233 ; 4.454 ; 4.454 ; 4.233 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 4.417 ; 4.417 ; 4.417 ; 4.417 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 4.432 ; 4.432 ; 4.432 ; 4.432 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 4.459 ; 4.459 ; 4.459 ; 4.459 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 4.411 ; 4.411 ; 4.411 ; 4.411 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 4.317 ; 4.317 ; 4.317 ; 4.317 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 4.443 ; 4.443 ; 4.443 ; 4.443 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 4.298 ; 4.298 ; 4.298 ; 4.298 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; END_STATE           ; mem_addr_bus_out[10] ; 4.531 ; 4.531 ; 4.531 ; 4.531 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; END_STATE           ; mem_data_bus_out[0]  ; 3.983 ; 3.983 ; 3.983 ; 3.983 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.438 ; 3.438 ; 3.438 ; 3.438 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.485 ; 3.485 ; 3.485 ; 3.485 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.449 ; 3.449 ; 3.449 ; 3.449 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.650 ;       ;       ; 3.650 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.426 ; 3.426 ; 3.426 ; 3.426 ;
; END_STATE           ; mem_data_bus_out[6]  ; 3.489 ; 3.489 ; 3.489 ; 3.489 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.669 ; 3.669 ; 3.669 ; 3.669 ;
; END_STATE           ; mem_data_bus_out[8]  ; 3.754 ; 3.754 ; 3.754 ; 3.754 ;
; END_STATE           ; mem_data_bus_out[9]  ; 3.740 ;       ;       ; 3.740 ;
; END_STATE           ; mem_data_bus_out[10] ; 3.759 ;       ;       ; 3.759 ;
; END_STATE           ; mem_data_bus_out[11] ; 3.403 ;       ;       ; 3.403 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 6.706 ; 6.706 ; 6.706 ; 6.706 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 6.669 ; 6.669 ; 6.669 ; 6.669 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 6.684 ; 6.684 ; 6.684 ; 6.684 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 6.569 ; 6.569 ; 6.569 ; 6.569 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.650 ; 6.650 ; 6.650 ; 6.650 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.602 ; 6.602 ; 6.602 ; 6.602 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.737 ; 5.737 ; 5.737 ; 5.737 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.902 ;       ;       ; 5.902 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 6.006 ; 6.006 ; 6.006 ; 6.006 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 5.992 ;       ;       ; 5.992 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 6.011 ;       ;       ; 6.011 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 5.655 ;       ;       ; 5.655 ;
; FP_DEPOSIT          ; HLT_indicator        ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 6.712 ; 6.712 ; 6.712 ; 6.712 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 6.710 ; 6.710 ; 6.710 ; 6.710 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 6.706 ; 6.706 ; 6.706 ; 6.706 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 6.593 ; 6.593 ; 6.593 ; 6.593 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 6.693 ; 6.693 ; 6.693 ; 6.693 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 6.826 ; 6.826 ; 6.826 ; 6.826 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 6.645 ; 6.645 ; 6.645 ; 6.645 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 6.278 ; 6.278 ; 6.278 ; 6.278 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 5.733 ; 5.733 ; 5.733 ; 5.733 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 5.744 ; 5.744 ; 5.744 ; 5.744 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 5.945 ;       ;       ; 5.945 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 5.721 ; 5.721 ; 5.721 ; 5.721 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 5.784 ; 5.784 ; 5.784 ; 5.784 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 5.964 ; 5.964 ; 5.964 ; 5.964 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.049 ; 6.049 ; 6.049 ; 6.049 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.035 ;       ;       ; 6.035 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 6.054 ;       ;       ; 6.054 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 5.698 ;       ;       ; 5.698 ;
; FP_EXAMINE          ; HLT_indicator        ; 6.890 ; 6.890 ; 6.890 ; 6.890 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 6.853 ; 6.853 ; 6.853 ; 6.853 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 6.868 ; 6.868 ; 6.868 ; 6.868 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 6.851 ; 6.851 ; 6.851 ; 6.851 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 6.895 ; 6.895 ; 6.895 ; 6.895 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 6.847 ; 6.847 ; 6.847 ; 6.847 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 6.879 ; 6.879 ; 6.879 ; 6.879 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 6.734 ; 6.734 ; 6.734 ; 6.734 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 6.808 ; 6.808 ; 6.808 ; 6.808 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 6.786 ; 6.786 ; 6.786 ; 6.786 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 6.419 ; 6.419 ; 6.419 ; 6.419 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.874 ; 5.874 ; 5.874 ; 5.874 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 5.885 ; 5.885 ; 5.885 ; 5.885 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 6.086 ;       ;       ; 6.086 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 5.925 ; 5.925 ; 5.925 ; 5.925 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 6.105 ; 6.105 ; 6.105 ; 6.105 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 6.176 ;       ;       ; 6.176 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.195 ;       ;       ; 6.195 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 5.839 ;       ;       ; 5.839 ;
; IRQ                 ; HLT_indicator        ; 4.458 ; 4.458 ; 4.458 ; 4.458 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 4.421 ; 4.421 ; 4.421 ; 4.421 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 4.436 ; 4.436 ; 4.436 ; 4.436 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 4.419 ; 4.419 ; 4.419 ; 4.419 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 4.463 ; 4.463 ; 4.463 ; 4.463 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 4.321 ; 4.321 ; 4.321 ; 4.321 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 4.447 ; 4.447 ; 4.447 ; 4.447 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 4.302 ; 4.302 ; 4.302 ; 4.302 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 4.402 ; 4.402 ; 4.402 ; 4.402 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 4.376 ; 4.376 ; 4.376 ; 4.376 ;
; IRQ                 ; mem_addr_bus_out[10] ; 4.535 ; 4.535 ; 4.535 ; 4.535 ;
; IRQ                 ; mem_addr_bus_out[11] ; 4.354 ; 4.354 ; 4.354 ; 4.354 ;
; IRQ                 ; mem_data_bus_out[0]  ; 3.987 ; 3.987 ; 3.987 ; 3.987 ;
; IRQ                 ; mem_data_bus_out[1]  ; 3.442 ; 3.442 ; 3.442 ; 3.442 ;
; IRQ                 ; mem_data_bus_out[2]  ; 3.489 ; 3.489 ; 3.489 ; 3.489 ;
; IRQ                 ; mem_data_bus_out[3]  ; 3.453 ; 3.453 ; 3.453 ; 3.453 ;
; IRQ                 ; mem_data_bus_out[4]  ; 3.654 ;       ;       ; 3.654 ;
; IRQ                 ; mem_data_bus_out[5]  ; 3.430 ; 3.430 ; 3.430 ; 3.430 ;
; IRQ                 ; mem_data_bus_out[6]  ; 3.493 ; 3.493 ; 3.493 ; 3.493 ;
; IRQ                 ; mem_data_bus_out[7]  ; 3.673 ; 3.673 ; 3.673 ; 3.673 ;
; IRQ                 ; mem_data_bus_out[8]  ; 3.758 ; 3.758 ; 3.758 ; 3.758 ;
; IRQ                 ; mem_data_bus_out[9]  ; 3.744 ;       ;       ; 3.744 ;
; IRQ                 ; mem_data_bus_out[10] ; 3.763 ;       ;       ; 3.763 ;
; IRQ                 ; mem_data_bus_out[11] ; 3.407 ;       ;       ; 3.407 ;
; IRQ_ON              ; HLT_indicator        ; 4.793 ; 4.793 ; 4.793 ; 4.793 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 4.756 ; 4.756 ; 4.756 ; 4.756 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 4.771 ; 4.771 ; 4.771 ; 4.771 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 4.754 ; 4.754 ; 4.754 ; 4.754 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 4.798 ; 4.798 ; 4.798 ; 4.798 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 4.750 ; 4.750 ; 4.750 ; 4.750 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 4.782 ; 4.782 ; 4.782 ; 4.782 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 4.637 ; 4.637 ; 4.637 ; 4.637 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 4.737 ; 4.737 ; 4.737 ; 4.737 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 4.870 ; 4.870 ; 4.870 ; 4.870 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 4.689 ; 4.689 ; 4.689 ; 4.689 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 4.322 ; 4.322 ; 4.322 ; 4.322 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 3.777 ; 3.777 ; 3.777 ; 3.777 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 3.824 ; 3.824 ; 3.824 ; 3.824 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 3.788 ; 3.788 ; 3.788 ; 3.788 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 3.989 ;       ;       ; 3.989 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 3.828 ; 3.828 ; 3.828 ; 3.828 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 4.008 ; 4.008 ; 4.008 ; 4.008 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.079 ;       ;       ; 4.079 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 4.098 ;       ;       ; 4.098 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 3.742 ;       ;       ; 3.742 ;
; NEXT_STATE          ; HLT_indicator        ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 4.451 ; 4.451 ; 4.451 ; 4.451 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 4.449 ; 4.449 ; 4.449 ; 4.449 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 4.493 ; 4.493 ; 4.493 ; 4.493 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 4.445 ; 4.445 ; 4.445 ; 4.445 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 4.351 ; 4.351 ; 4.351 ; 4.351 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.477 ; 4.477 ; 4.477 ; 4.477 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 4.332 ; 4.332 ; 4.332 ; 4.332 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.432 ; 4.432 ; 4.432 ; 4.432 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 4.406 ; 4.406 ; 4.406 ; 4.406 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 4.565 ; 4.565 ; 4.565 ; 4.565 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.384 ; 4.384 ; 4.384 ; 4.384 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.017 ; 4.017 ; 4.017 ; 4.017 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.472 ; 3.472 ; 3.472 ; 3.472 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.519 ; 3.519 ; 3.519 ; 3.519 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.483 ; 3.483 ; 3.483 ; 3.483 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.684 ;       ;       ; 3.684 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.460 ; 3.460 ; 3.460 ; 3.460 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.523 ; 3.523 ; 3.523 ; 3.523 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.703 ; 3.703 ; 3.703 ; 3.703 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.788 ; 3.788 ; 3.788 ; 3.788 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 3.774 ;       ;       ; 3.774 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 3.793 ;       ;       ; 3.793 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.437 ;       ;       ; 3.437 ;
; clk_in              ; HLT_indicator        ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; clk_in              ; mem_addr_bus_out[0]  ; 5.620 ; 5.620 ; 5.620 ; 5.620 ;
; clk_in              ; mem_addr_bus_out[1]  ; 5.635 ; 5.635 ; 5.635 ; 5.635 ;
; clk_in              ; mem_addr_bus_out[2]  ; 5.528 ; 5.528 ; 5.528 ; 5.528 ;
; clk_in              ; mem_addr_bus_out[3]  ; 5.643 ; 5.643 ; 5.643 ; 5.643 ;
; clk_in              ; mem_addr_bus_out[4]  ; 5.614 ; 5.614 ; 5.614 ; 5.614 ;
; clk_in              ; mem_addr_bus_out[5]  ; 5.400 ; 5.400 ; 5.400 ; 5.400 ;
; clk_in              ; mem_addr_bus_out[6]  ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; clk_in              ; mem_addr_bus_out[7]  ; 5.503 ; 5.503 ; 5.503 ; 5.503 ;
; clk_in              ; mem_addr_bus_out[8]  ; 5.694 ; 5.694 ; 5.694 ; 5.694 ;
; clk_in              ; mem_addr_bus_out[9]  ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; clk_in              ; mem_addr_bus_out[10] ; 5.738 ; 5.738 ; 5.738 ; 5.738 ;
; clk_in              ; mem_addr_bus_out[11] ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; clk_in              ; mem_data_bus_out[0]  ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; clk_in              ; mem_data_bus_out[1]  ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; clk_in              ; mem_data_bus_out[2]  ; 5.606 ; 5.606 ; 5.606 ; 5.606 ;
; clk_in              ; mem_data_bus_out[3]  ; 5.447 ; 5.447 ; 5.447 ; 5.447 ;
; clk_in              ; mem_data_bus_out[4]  ; 5.569 ; 5.569 ; 5.569 ; 5.569 ;
; clk_in              ; mem_data_bus_out[5]  ; 5.458 ; 5.458 ; 5.458 ; 5.458 ;
; clk_in              ; mem_data_bus_out[6]  ; 5.487 ; 5.487 ; 5.487 ; 5.487 ;
; clk_in              ; mem_data_bus_out[7]  ; 5.396 ; 5.396 ; 5.396 ; 5.396 ;
; clk_in              ; mem_data_bus_out[8]  ; 5.481 ; 5.481 ; 5.481 ; 5.481 ;
; clk_in              ; mem_data_bus_out[9]  ; 5.855 ; 5.855 ; 5.855 ; 5.855 ;
; clk_in              ; mem_data_bus_out[10] ; 5.423 ; 5.423 ; 5.423 ; 5.423 ;
; clk_in              ; mem_data_bus_out[11] ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.568 ; 6.568 ; 6.568 ; 6.568 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.583 ; 6.583 ; 6.583 ; 6.583 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.610 ; 6.610 ; 6.610 ; 6.610 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.562 ; 6.562 ; 6.562 ; 6.562 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 6.468 ; 6.468 ; 6.468 ; 6.468 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.549 ; 6.549 ; 6.549 ; 6.549 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 6.523 ; 6.523 ; 6.523 ; 6.523 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 6.134 ; 6.134 ; 6.134 ; 6.134 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.589 ; 5.589 ; 5.589 ; 5.589 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.801 ;       ;       ; 5.801 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.577 ; 5.577 ; 5.577 ; 5.577 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.640 ; 5.640 ; 5.640 ; 5.640 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.820 ; 5.820 ; 5.820 ; 5.820 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.905 ; 5.905 ; 5.905 ; 5.905 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 5.891 ;       ;       ; 5.891 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.910 ;       ;       ; 5.910 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.554 ;       ;       ; 5.554 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 6.709 ; 6.709 ; 6.709 ; 6.709 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.737 ; 6.737 ; 6.737 ; 6.737 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.692 ; 6.692 ; 6.692 ; 6.692 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.666 ; 6.666 ; 6.666 ; 6.666 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 6.644 ; 6.644 ; 6.644 ; 6.644 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.277 ; 6.277 ; 6.277 ; 6.277 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.732 ; 5.732 ; 5.732 ; 5.732 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.779 ; 5.779 ; 5.779 ; 5.779 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.743 ; 5.743 ; 5.743 ; 5.743 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.944 ;       ;       ; 5.944 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.783 ; 5.783 ; 5.783 ; 5.783 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.034 ;       ;       ; 6.034 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.053 ;       ;       ; 6.053 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.697 ;       ;       ; 5.697 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 6.491 ; 6.491 ; 6.491 ; 6.491 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.617 ; 6.617 ; 6.617 ; 6.617 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 6.472 ; 6.472 ; 6.472 ; 6.472 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 6.524 ; 6.524 ; 6.524 ; 6.524 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.157 ; 6.157 ; 6.157 ; 6.157 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.612 ; 5.612 ; 5.612 ; 5.612 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.659 ; 5.659 ; 5.659 ; 5.659 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.623 ; 5.623 ; 5.623 ; 5.623 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.824 ;       ;       ; 5.824 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.843 ; 5.843 ; 5.843 ; 5.843 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 5.914 ;       ;       ; 5.914 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.933 ;       ;       ; 5.933 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.577 ;       ;       ; 5.577 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 6.658 ; 6.658 ; 6.658 ; 6.658 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 6.673 ; 6.673 ; 6.673 ; 6.673 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 6.656 ; 6.656 ; 6.656 ; 6.656 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 6.700 ; 6.700 ; 6.700 ; 6.700 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.652 ; 6.652 ; 6.652 ; 6.652 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.684 ; 6.684 ; 6.684 ; 6.684 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.224 ; 6.224 ; 6.224 ; 6.224 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.891 ;       ;       ; 5.891 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 5.667 ; 5.667 ; 5.667 ; 5.667 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.730 ; 5.730 ; 5.730 ; 5.730 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.910 ; 5.910 ; 5.910 ; 5.910 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 5.981 ;       ;       ; 5.981 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.000 ;       ;       ; 6.000 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.644 ;       ;       ; 5.644 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 6.614 ; 6.614 ; 6.614 ; 6.614 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 6.577 ; 6.577 ; 6.577 ; 6.577 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 6.575 ; 6.575 ; 6.575 ; 6.575 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 6.619 ; 6.619 ; 6.619 ; 6.619 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 6.571 ; 6.571 ; 6.571 ; 6.571 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 6.477 ; 6.477 ; 6.477 ; 6.477 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.603 ; 6.603 ; 6.603 ; 6.603 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 6.532 ; 6.532 ; 6.532 ; 6.532 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 6.510 ; 6.510 ; 6.510 ; 6.510 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.645 ; 5.645 ; 5.645 ; 5.645 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.810 ;       ;       ; 5.810 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.649 ; 5.649 ; 5.649 ; 5.649 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.829 ; 5.829 ; 5.829 ; 5.829 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 5.900 ;       ;       ; 5.900 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 5.919 ;       ;       ; 5.919 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 5.563 ;       ;       ; 5.563 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 6.733 ; 6.733 ; 6.733 ; 6.733 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 6.696 ; 6.696 ; 6.696 ; 6.696 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.690 ; 6.690 ; 6.690 ; 6.690 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.722 ; 6.722 ; 6.722 ; 6.722 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 6.577 ; 6.577 ; 6.577 ; 6.577 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.810 ; 6.810 ; 6.810 ; 6.810 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 6.629 ; 6.629 ; 6.629 ; 6.629 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.717 ; 5.717 ; 5.717 ; 5.717 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.764 ; 5.764 ; 5.764 ; 5.764 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 5.728 ; 5.728 ; 5.728 ; 5.728 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 5.929 ;       ;       ; 5.929 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 5.705 ; 5.705 ; 5.705 ; 5.705 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.019 ;       ;       ; 6.019 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 6.038 ;       ;       ; 6.038 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 5.682 ;       ;       ; 5.682 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 6.797 ; 6.797 ; 6.797 ; 6.797 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 6.760 ; 6.760 ; 6.760 ; 6.760 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 6.758 ; 6.758 ; 6.758 ; 6.758 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 6.802 ; 6.802 ; 6.802 ; 6.802 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 6.660 ; 6.660 ; 6.660 ; 6.660 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.786 ; 6.786 ; 6.786 ; 6.786 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 6.641 ; 6.641 ; 6.641 ; 6.641 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 6.874 ; 6.874 ; 6.874 ; 6.874 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 6.693 ; 6.693 ; 6.693 ; 6.693 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.993 ;       ;       ; 5.993 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 6.012 ; 6.012 ; 6.012 ; 6.012 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.083 ;       ;       ; 6.083 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.102 ;       ;       ; 6.102 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 5.746 ;       ;       ; 5.746 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.719 ; 6.719 ; 6.719 ; 6.719 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 6.702 ; 6.702 ; 6.702 ; 6.702 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.698 ; 6.698 ; 6.698 ; 6.698 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 6.604 ; 6.604 ; 6.604 ; 6.604 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.730 ; 6.730 ; 6.730 ; 6.730 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.685 ; 6.685 ; 6.685 ; 6.685 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 6.659 ; 6.659 ; 6.659 ; 6.659 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.818 ; 6.818 ; 6.818 ; 6.818 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 6.637 ; 6.637 ; 6.637 ; 6.637 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.725 ; 5.725 ; 5.725 ; 5.725 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.772 ; 5.772 ; 5.772 ; 5.772 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.736 ; 5.736 ; 5.736 ; 5.736 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.937 ;       ;       ; 5.937 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.713 ; 5.713 ; 5.713 ; 5.713 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.776 ; 5.776 ; 5.776 ; 5.776 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.956 ; 5.956 ; 5.956 ; 5.956 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.027 ;       ;       ; 6.027 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.046 ;       ;       ; 6.046 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.690 ;       ;       ; 5.690 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 6.679 ; 6.679 ; 6.679 ; 6.679 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.721 ; 6.721 ; 6.721 ; 6.721 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.673 ; 6.673 ; 6.673 ; 6.673 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.579 ; 6.579 ; 6.579 ; 6.579 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.560 ; 6.560 ; 6.560 ; 6.560 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.660 ; 6.660 ; 6.660 ; 6.660 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 6.634 ; 6.634 ; 6.634 ; 6.634 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.793 ; 6.793 ; 6.793 ; 6.793 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.700 ; 5.700 ; 5.700 ; 5.700 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.747 ; 5.747 ; 5.747 ; 5.747 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 5.912 ;       ;       ; 5.912 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.751 ; 5.751 ; 5.751 ; 5.751 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.016 ; 6.016 ; 6.016 ; 6.016 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.002 ;       ;       ; 6.002 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.021 ;       ;       ; 6.021 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.665 ;       ;       ; 5.665 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.757 ; 6.757 ; 6.757 ; 6.757 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.720 ; 6.720 ; 6.720 ; 6.720 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.735 ; 6.735 ; 6.735 ; 6.735 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 6.718 ; 6.718 ; 6.718 ; 6.718 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.762 ; 6.762 ; 6.762 ; 6.762 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.701 ; 6.701 ; 6.701 ; 6.701 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 6.653 ; 6.653 ; 6.653 ; 6.653 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 6.286 ; 6.286 ; 6.286 ; 6.286 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.953 ;       ;       ; 5.953 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.972 ; 5.972 ; 5.972 ; 5.972 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.043 ;       ;       ; 6.043 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.062 ;       ;       ; 6.062 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.706 ;       ;       ; 5.706 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 4.389 ; 4.389 ; 4.389 ; 4.389 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 4.352 ; 4.352 ; 4.352 ; 4.352 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 4.367 ; 4.367 ; 4.367 ; 4.367 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 4.394 ; 4.394 ; 4.394 ; 4.394 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 4.346 ; 4.346 ; 4.346 ; 4.346 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 4.252 ; 4.252 ; 4.252 ; 4.252 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 4.378 ; 4.378 ; 4.378 ; 4.378 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.333 ; 4.333 ; 4.333 ; 4.333 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 4.307 ; 4.307 ; 4.307 ; 4.307 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.285 ; 4.285 ; 4.285 ; 4.285 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 3.918 ; 3.918 ; 3.918 ; 3.918 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.373 ; 3.373 ; 3.373 ; 3.373 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.420 ; 3.420 ; 3.420 ; 3.420 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.384 ; 3.384 ; 3.384 ; 3.384 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.585 ;       ;       ; 3.585 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.361 ; 3.361 ; 3.361 ; 3.361 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.424 ; 3.424 ; 3.424 ; 3.424 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.604 ; 3.604 ; 3.604 ; 3.604 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.689 ; 3.689 ; 3.689 ; 3.689 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 3.675 ;       ;       ; 3.675 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 3.694 ;       ;       ; 3.694 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.338 ;       ;       ; 3.338 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 4.426 ; 4.426 ; 4.426 ; 4.426 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 4.389 ; 4.389 ; 4.389 ; 4.389 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 4.404 ; 4.404 ; 4.404 ; 4.404 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 4.387 ; 4.387 ; 4.387 ; 4.387 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 4.431 ; 4.431 ; 4.431 ; 4.431 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 4.383 ; 4.383 ; 4.383 ; 4.383 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 4.289 ; 4.289 ; 4.289 ; 4.289 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.370 ; 4.370 ; 4.370 ; 4.370 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 4.344 ; 4.344 ; 4.344 ; 4.344 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 4.503 ; 4.503 ; 4.503 ; 4.503 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.322 ; 4.322 ; 4.322 ; 4.322 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 3.955 ; 3.955 ; 3.955 ; 3.955 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.410 ; 3.410 ; 3.410 ; 3.410 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.457 ; 3.457 ; 3.457 ; 3.457 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.421 ; 3.421 ; 3.421 ; 3.421 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.622 ;       ;       ; 3.622 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.398 ; 3.398 ; 3.398 ; 3.398 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.461 ; 3.461 ; 3.461 ; 3.461 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.641 ; 3.641 ; 3.641 ; 3.641 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.726 ; 3.726 ; 3.726 ; 3.726 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 3.712 ;       ;       ; 3.712 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 3.731 ;       ;       ; 3.731 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.375 ;       ;       ; 3.375 ;
; not_reset           ; HLT_indicator        ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; not_reset           ; mem_addr_bus_out[0]  ; 6.083 ; 6.506 ; 6.506 ; 6.083 ;
; not_reset           ; mem_addr_bus_out[1]  ; 6.087 ; 6.521 ; 6.521 ; 6.087 ;
; not_reset           ; mem_addr_bus_out[2]  ; 6.192 ; 6.504 ; 6.504 ; 6.192 ;
; not_reset           ; mem_addr_bus_out[3]  ; 6.317 ; 6.548 ; 6.548 ; 6.317 ;
; not_reset           ; mem_addr_bus_out[4]  ; 6.055 ; 6.500 ; 6.500 ; 6.055 ;
; not_reset           ; mem_addr_bus_out[5]  ; 5.737 ; 6.406 ; 6.406 ; 5.737 ;
; not_reset           ; mem_addr_bus_out[6]  ; 6.532 ; 6.532 ; 6.532 ; 6.532 ;
; not_reset           ; mem_addr_bus_out[7]  ; 6.387 ; 6.387 ; 6.387 ; 6.387 ;
; not_reset           ; mem_addr_bus_out[8]  ; 6.487 ; 6.487 ; 6.487 ; 6.487 ;
; not_reset           ; mem_addr_bus_out[9]  ; 6.461 ; 6.461 ; 6.461 ; 6.461 ;
; not_reset           ; mem_addr_bus_out[10] ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; not_reset           ; mem_addr_bus_out[11] ; 6.439 ; 6.439 ; 6.439 ; 6.439 ;
; not_reset           ; mem_data_bus_out[0]  ; 6.072 ; 6.072 ; 6.072 ; 6.072 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; not_reset           ; mem_data_bus_out[2]  ; 5.574 ; 5.574 ; 5.574 ; 5.574 ;
; not_reset           ; mem_data_bus_out[3]  ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; not_reset           ; mem_data_bus_out[4]  ; 5.739 ;       ;       ; 5.739 ;
; not_reset           ; mem_data_bus_out[5]  ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; not_reset           ; mem_data_bus_out[6]  ; 5.578 ; 5.578 ; 5.578 ; 5.578 ;
; not_reset           ; mem_data_bus_out[7]  ; 5.758 ; 5.758 ; 5.758 ; 5.758 ;
; not_reset           ; mem_data_bus_out[8]  ; 5.843 ; 5.843 ; 5.843 ; 5.843 ;
; not_reset           ; mem_data_bus_out[9]  ; 5.829 ;       ;       ; 5.829 ;
; not_reset           ; mem_data_bus_out[10] ; 5.848 ;       ;       ; 5.848 ;
; not_reset           ; mem_data_bus_out[11] ; 5.492 ;       ;       ; 5.492 ;
+---------------------+----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+---------+---------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack ; -15.041 ; -4.544  ; -17.001  ; -4.669  ; -4.845              ;
;  ASSERT_CONTROL  ; -15.041 ; -4.544  ; -17.001  ; -4.669  ; -4.845              ;
; Design-wide TNS  ; -47.988 ; -11.668 ; -235.124 ; -30.363 ; -764.201            ;
;  ASSERT_CONTROL  ; -47.988 ; -11.668 ; -235.124 ; -30.363 ; -764.201            ;
+------------------+---------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 4.546  ; 4.546  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 5.214  ; 5.214  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 9.118  ; 9.118  ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 9.547  ; 9.547  ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 9.549  ; 9.549  ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 6.304  ; 6.304  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 6.392  ; 6.392  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 5.070  ; 5.070  ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 10.619 ; 10.619 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 9.436  ; 9.436  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 8.915  ; 8.915  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 9.192  ; 9.192  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 8.950  ; 8.950  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 9.134  ; 9.134  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 8.923  ; 8.923  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 9.218  ; 9.218  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 9.436  ; 9.436  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 9.180  ; 9.180  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 9.188  ; 9.188  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 9.366  ; 9.366  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 4.759  ; 4.759  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 4.824  ; 4.824  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 10.331 ; 10.331 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 6.536  ; 6.536  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 7.204  ; 7.204  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 11.108 ; 11.108 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 11.537 ; 11.537 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 11.539 ; 11.539 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 8.294  ; 8.294  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 8.382  ; 8.382  ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 7.060  ; 7.060  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.416  ; 1.416  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 5.317  ; 5.317  ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 12.609 ; 12.609 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 11.426 ; 11.426 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 10.905 ; 10.905 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 11.182 ; 11.182 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 10.940 ; 10.940 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 11.124 ; 11.124 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 10.913 ; 10.913 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 11.208 ; 11.208 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 11.426 ; 11.426 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 11.170 ; 11.170 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 11.178 ; 11.178 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 11.356 ; 11.356 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 6.749  ; 6.749  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 6.814  ; 6.814  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 12.321 ; 12.321 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 4.544  ; 4.544  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 3.834  ; 3.834  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -0.829 ; -0.829 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -0.872 ; -0.872 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -1.013 ; -1.013 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 3.331  ; 3.331  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 2.408  ; 2.408  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 3.757  ; 3.757  ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -0.645 ; -0.645 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 3.439  ; 3.439  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -0.717 ; -0.717 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -0.871 ; -0.871 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -0.751 ; -0.751 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -0.818 ; -0.818 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -0.725 ; -0.725 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -0.856 ; -0.856 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -0.920 ; -0.920 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -0.864 ; -0.864 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -0.839 ; -0.839 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -0.880 ; -0.880 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 3.439  ; 3.439  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 3.374  ; 3.374  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 0.221  ; 0.221  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.745  ; 1.745  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 0.706  ; 0.706  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -1.985 ; -1.985 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -2.028 ; -2.028 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -2.169 ; -2.169 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 0.263  ; 0.263  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -0.072 ; -0.072 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.441  ; 0.441  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 2.078  ; 2.078  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.436 ; -1.436 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -1.705 ; -1.705 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.332  ; 0.332  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -1.884 ; -1.884 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -2.027 ; -2.027 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -1.907 ; -1.907 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -1.974 ; -1.974 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -1.893 ; -1.893 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -2.012 ; -2.012 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -2.076 ; -2.076 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -2.020 ; -2.020 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -1.995 ; -1.995 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -2.036 ; -2.036 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.332  ; 0.332  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.295  ; 0.295  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -1.260 ; -1.260 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 22.443 ; 22.443 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 25.336 ; 25.336 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 24.634 ; 24.634 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 25.151 ; 25.151 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 24.772 ; 24.772 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 25.067 ; 25.067 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 24.551 ; 24.551 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 25.336 ; 25.336 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 19.887 ; 19.887 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 19.339 ; 19.339 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 19.535 ; 19.535 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 19.509 ; 19.509 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 19.983 ; 19.983 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 19.413 ; 19.413 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 18.356 ; 18.356 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 18.356 ; 18.356 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 16.883 ; 16.883 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 16.847 ; 16.847 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 16.789 ; 16.789 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 17.524 ; 17.524 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 16.865 ; 16.865 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 17.047 ; 17.047 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 17.466 ; 17.466 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 17.924 ; 17.924 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 17.732 ; 17.732 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 17.833 ; 17.833 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 16.876 ; 16.876 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 21.383 ; 21.383 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 10.998 ; 10.998 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 24.276 ; 24.276 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 23.574 ; 23.574 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 24.091 ; 24.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 23.712 ; 23.712 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 24.007 ; 24.007 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 23.491 ; 23.491 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 24.276 ; 24.276 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 18.827 ; 18.827 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 18.279 ; 18.279 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 18.475 ; 18.475 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 18.449 ; 18.449 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 18.923 ; 18.923 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 18.353 ; 18.353 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 17.296 ; 17.296 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 17.296 ; 17.296 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 15.823 ; 15.823 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 15.787 ; 15.787 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 15.729 ; 15.729 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 16.464 ; 16.464 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 15.805 ; 15.805 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 15.987 ; 15.987 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 16.406 ; 16.406 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 16.864 ; 16.864 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 16.672 ; 16.672 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 16.773 ; 16.773 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 15.816 ; 15.816 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 3.862 ; 3.862 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 4.154 ; 4.154 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.273 ; 4.273 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.288 ; 4.288 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 4.271 ; 4.271 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 4.315 ; 4.315 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 4.267 ; 4.267 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 4.173 ; 4.173 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 4.299 ; 4.299 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 4.154 ; 4.154 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.254 ; 4.254 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 4.228 ; 4.228 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 4.387 ; 4.387 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 4.180 ; 4.180 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.259 ; 3.259 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 3.839 ; 3.839 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.294 ; 3.294 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.341 ; 3.341 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.305 ; 3.305 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.506 ; 3.506 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.282 ; 3.282 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.345 ; 3.345 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.525 ; 3.525 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.610 ; 3.610 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 3.596 ; 3.596 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 3.615 ; 3.615 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.259 ; 3.259 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 3.862 ; 3.862 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 3.611 ; 3.611 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 4.154 ; 4.154 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.273 ; 4.273 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.288 ; 4.288 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 4.271 ; 4.271 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 4.315 ; 4.315 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 4.267 ; 4.267 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 4.173 ; 4.173 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 4.299 ; 4.299 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 4.154 ; 4.154 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.254 ; 4.254 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 4.228 ; 4.228 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 4.387 ; 4.387 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 4.206 ; 4.206 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.259 ; 3.259 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 3.839 ; 3.839 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.294 ; 3.294 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.341 ; 3.341 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.305 ; 3.305 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.506 ; 3.506 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.282 ; 3.282 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.345 ; 3.345 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.525 ; 3.525 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.610 ; 3.610 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 3.596 ; 3.596 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 3.615 ; 3.615 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.259 ; 3.259 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Progagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 14.106 ; 14.106 ; 14.106 ; 14.106 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 16.297 ; 16.297 ; 16.297 ; 16.297 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 16.814 ; 16.814 ; 16.814 ; 16.814 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 16.435 ; 16.435 ; 16.435 ; 16.435 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 16.730 ; 16.730 ; 16.730 ; 16.730 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 16.214 ; 16.214 ; 16.214 ; 16.214 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 16.999 ; 16.999 ; 16.999 ; 16.999 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 11.550 ; 11.550 ; 11.550 ; 11.550 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 11.002 ; 11.002 ; 11.002 ; 11.002 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 11.198 ; 11.198 ; 11.198 ; 11.198 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 11.172 ; 11.172 ; 11.172 ; 11.172 ;
; END_STATE           ; mem_addr_bus_out[10] ; 11.646 ; 11.646 ; 11.646 ; 11.646 ;
; END_STATE           ; mem_addr_bus_out[11] ; 11.076 ; 11.076 ; 11.076 ; 11.076 ;
; END_STATE           ; mem_data_bus_out[0]  ; 10.019 ; 10.019 ; 10.019 ; 10.019 ;
; END_STATE           ; mem_data_bus_out[1]  ; 8.546  ; 8.546  ; 8.546  ; 8.546  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.510  ; 8.510  ; 8.510  ; 8.510  ;
; END_STATE           ; mem_data_bus_out[3]  ; 8.452  ; 8.452  ; 8.452  ; 8.452  ;
; END_STATE           ; mem_data_bus_out[4]  ; 9.187  ;        ;        ; 9.187  ;
; END_STATE           ; mem_data_bus_out[5]  ; 8.528  ; 8.528  ; 8.528  ; 8.528  ;
; END_STATE           ; mem_data_bus_out[6]  ; 8.710  ; 8.710  ; 8.710  ; 8.710  ;
; END_STATE           ; mem_data_bus_out[7]  ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; END_STATE           ; mem_data_bus_out[8]  ; 9.587  ; 9.587  ; 9.587  ; 9.587  ;
; END_STATE           ; mem_data_bus_out[9]  ; 9.395  ;        ;        ; 9.395  ;
; END_STATE           ; mem_data_bus_out[10] ; 9.496  ;        ;        ; 9.496  ;
; END_STATE           ; mem_data_bus_out[11] ; 8.539  ;        ;        ; 8.539  ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 18.010 ; 18.010 ; 18.010 ; 18.010 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 20.201 ; 20.201 ; 20.201 ; 20.201 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 20.718 ; 20.718 ; 20.718 ; 20.718 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 20.339 ; 20.339 ; 20.339 ; 20.339 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 20.634 ; 20.634 ; 20.634 ; 20.634 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 20.118 ; 20.118 ; 20.118 ; 20.118 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 20.903 ; 20.903 ; 20.903 ; 20.903 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 15.454 ; 15.454 ; 15.454 ; 15.454 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 15.102 ; 15.102 ; 15.102 ; 15.102 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 15.076 ; 15.076 ; 15.076 ; 15.076 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 15.550 ; 15.550 ; 15.550 ; 15.550 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 13.923 ; 13.923 ; 13.923 ; 13.923 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 12.450 ; 12.450 ; 12.450 ; 12.450 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.414 ; 12.414 ; 12.414 ; 12.414 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 12.356 ; 12.356 ; 12.356 ; 12.356 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 13.091 ;        ;        ; 13.091 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 12.432 ; 12.432 ; 12.432 ; 12.432 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 12.614 ; 12.614 ; 12.614 ; 12.614 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 13.033 ; 13.033 ; 13.033 ; 13.033 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 13.491 ; 13.491 ; 13.491 ; 13.491 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 13.299 ;        ;        ; 13.299 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 13.400 ;        ;        ; 13.400 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 12.443 ;        ;        ; 12.443 ;
; FP_DEPOSIT          ; HLT_indicator        ; 18.439 ; 18.439 ; 18.439 ; 18.439 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 20.630 ; 20.630 ; 20.630 ; 20.630 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 21.147 ; 21.147 ; 21.147 ; 21.147 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 20.768 ; 20.768 ; 20.768 ; 20.768 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 21.063 ; 21.063 ; 21.063 ; 21.063 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 20.547 ; 20.547 ; 20.547 ; 20.547 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 21.332 ; 21.332 ; 21.332 ; 21.332 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 15.883 ; 15.883 ; 15.883 ; 15.883 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 15.335 ; 15.335 ; 15.335 ; 15.335 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 15.531 ; 15.531 ; 15.531 ; 15.531 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 15.505 ; 15.505 ; 15.505 ; 15.505 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 15.979 ; 15.979 ; 15.979 ; 15.979 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 15.409 ; 15.409 ; 15.409 ; 15.409 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 14.352 ; 14.352 ; 14.352 ; 14.352 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 12.879 ; 12.879 ; 12.879 ; 12.879 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 12.843 ; 12.843 ; 12.843 ; 12.843 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 12.785 ; 12.785 ; 12.785 ; 12.785 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.520 ;        ;        ; 13.520 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 13.043 ; 13.043 ; 13.043 ; 13.043 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 13.462 ; 13.462 ; 13.462 ; 13.462 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 13.920 ; 13.920 ; 13.920 ; 13.920 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 13.728 ;        ;        ; 13.728 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 13.829 ;        ;        ; 13.829 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 12.872 ;        ;        ; 12.872 ;
; FP_EXAMINE          ; HLT_indicator        ; 18.441 ; 18.441 ; 18.441 ; 18.441 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 20.632 ; 20.632 ; 20.632 ; 20.632 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 21.149 ; 21.149 ; 21.149 ; 21.149 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 20.770 ; 20.770 ; 20.770 ; 20.770 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 21.065 ; 21.065 ; 21.065 ; 21.065 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 20.549 ; 20.549 ; 20.549 ; 20.549 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 21.334 ; 21.334 ; 21.334 ; 21.334 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 15.885 ; 15.885 ; 15.885 ; 15.885 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 15.337 ; 15.337 ; 15.337 ; 15.337 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.533 ; 15.533 ; 15.533 ; 15.533 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 15.507 ; 15.507 ; 15.507 ; 15.507 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 15.981 ; 15.981 ; 15.981 ; 15.981 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 15.411 ; 15.411 ; 15.411 ; 15.411 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 14.354 ; 14.354 ; 14.354 ; 14.354 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 12.881 ; 12.881 ; 12.881 ; 12.881 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 12.787 ; 12.787 ; 12.787 ; 12.787 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.522 ;        ;        ; 13.522 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 12.863 ; 12.863 ; 12.863 ; 12.863 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 13.045 ; 13.045 ; 13.045 ; 13.045 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 13.464 ; 13.464 ; 13.464 ; 13.464 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 13.922 ; 13.922 ; 13.922 ; 13.922 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 13.730 ;        ;        ; 13.730 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 13.831 ;        ;        ; 13.831 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 12.874 ;        ;        ; 12.874 ;
; IRQ                 ; HLT_indicator        ; 15.196 ; 15.196 ; 15.196 ; 15.196 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 17.387 ; 17.387 ; 17.387 ; 17.387 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 17.904 ; 17.904 ; 17.904 ; 17.904 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 17.525 ; 17.525 ; 17.525 ; 17.525 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 17.820 ; 17.820 ; 17.820 ; 17.820 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 17.304 ; 17.304 ; 17.304 ; 17.304 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 18.089 ; 18.089 ; 18.089 ; 18.089 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 12.092 ; 12.092 ; 12.092 ; 12.092 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 12.288 ; 12.288 ; 12.288 ; 12.288 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 12.262 ; 12.262 ; 12.262 ; 12.262 ;
; IRQ                 ; mem_addr_bus_out[10] ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; IRQ                 ; mem_addr_bus_out[11] ; 12.166 ; 12.166 ; 12.166 ; 12.166 ;
; IRQ                 ; mem_data_bus_out[0]  ; 11.109 ; 11.109 ; 11.109 ; 11.109 ;
; IRQ                 ; mem_data_bus_out[1]  ; 9.636  ; 9.636  ; 9.636  ; 9.636  ;
; IRQ                 ; mem_data_bus_out[2]  ; 9.600  ; 9.600  ; 9.600  ; 9.600  ;
; IRQ                 ; mem_data_bus_out[3]  ; 9.542  ; 9.542  ; 9.542  ; 9.542  ;
; IRQ                 ; mem_data_bus_out[4]  ; 10.277 ;        ;        ; 10.277 ;
; IRQ                 ; mem_data_bus_out[5]  ; 9.618  ; 9.618  ; 9.618  ; 9.618  ;
; IRQ                 ; mem_data_bus_out[6]  ; 9.800  ; 9.800  ; 9.800  ; 9.800  ;
; IRQ                 ; mem_data_bus_out[7]  ; 10.219 ; 10.219 ; 10.219 ; 10.219 ;
; IRQ                 ; mem_data_bus_out[8]  ; 10.677 ; 10.677 ; 10.677 ; 10.677 ;
; IRQ                 ; mem_data_bus_out[9]  ; 10.485 ;        ;        ; 10.485 ;
; IRQ                 ; mem_data_bus_out[10] ; 10.586 ;        ;        ; 10.586 ;
; IRQ                 ; mem_data_bus_out[11] ; 9.629  ;        ;        ; 9.629  ;
; IRQ_ON              ; HLT_indicator        ; 15.284 ; 15.284 ; 15.284 ; 15.284 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 17.475 ; 17.475 ; 17.475 ; 17.475 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 17.992 ; 17.992 ; 17.992 ; 17.992 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 17.613 ; 17.613 ; 17.613 ; 17.613 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 17.908 ; 17.908 ; 17.908 ; 17.908 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 17.392 ; 17.392 ; 17.392 ; 17.392 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 18.177 ; 18.177 ; 18.177 ; 18.177 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 12.728 ; 12.728 ; 12.728 ; 12.728 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 12.180 ; 12.180 ; 12.180 ; 12.180 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 12.376 ; 12.376 ; 12.376 ; 12.376 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 12.350 ; 12.350 ; 12.350 ; 12.350 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 12.824 ; 12.824 ; 12.824 ; 12.824 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 12.254 ; 12.254 ; 12.254 ; 12.254 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 11.197 ; 11.197 ; 11.197 ; 11.197 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 9.724  ; 9.724  ; 9.724  ; 9.724  ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 9.688  ; 9.688  ; 9.688  ; 9.688  ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 9.630  ; 9.630  ; 9.630  ; 9.630  ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 10.365 ;        ;        ; 10.365 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 9.706  ; 9.706  ; 9.706  ; 9.706  ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 9.888  ; 9.888  ; 9.888  ; 9.888  ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 10.307 ; 10.307 ; 10.307 ; 10.307 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 10.765 ; 10.765 ; 10.765 ; 10.765 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 10.573 ;        ;        ; 10.573 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 10.674 ;        ;        ; 10.674 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 9.717  ;        ;        ; 9.717  ;
; NEXT_STATE          ; HLT_indicator        ; 13.962 ; 13.962 ; 13.962 ; 13.962 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 16.153 ; 16.153 ; 16.153 ; 16.153 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 16.670 ; 16.670 ; 16.670 ; 16.670 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 16.291 ; 16.291 ; 16.291 ; 16.291 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 16.586 ; 16.586 ; 16.586 ; 16.586 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 16.070 ; 16.070 ; 16.070 ; 16.070 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 16.855 ; 16.855 ; 16.855 ; 16.855 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 11.406 ; 11.406 ; 11.406 ; 11.406 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 10.858 ; 10.858 ; 10.858 ; 10.858 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 11.054 ; 11.054 ; 11.054 ; 11.054 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 11.028 ; 11.028 ; 11.028 ; 11.028 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 11.502 ; 11.502 ; 11.502 ; 11.502 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 10.932 ; 10.932 ; 10.932 ; 10.932 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 9.875  ; 9.875  ; 9.875  ; 9.875  ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.402  ; 8.402  ; 8.402  ; 8.402  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.366  ; 8.366  ; 8.366  ; 8.366  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 8.308  ; 8.308  ; 8.308  ; 8.308  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 9.043  ;        ;        ; 9.043  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 8.384  ; 8.384  ; 8.384  ; 8.384  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 8.566  ; 8.566  ; 8.566  ; 8.566  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 9.443  ; 9.443  ; 9.443  ; 9.443  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 9.251  ;        ;        ; 9.251  ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 9.352  ;        ;        ; 9.352  ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 8.395  ;        ;        ; 8.395  ;
; clk_in              ; HLT_indicator        ; 19.511 ; 19.511 ; 19.511 ; 19.511 ;
; clk_in              ; mem_addr_bus_out[0]  ; 21.702 ; 21.702 ; 21.702 ; 21.702 ;
; clk_in              ; mem_addr_bus_out[1]  ; 22.219 ; 22.219 ; 22.219 ; 22.219 ;
; clk_in              ; mem_addr_bus_out[2]  ; 21.840 ; 21.840 ; 21.840 ; 21.840 ;
; clk_in              ; mem_addr_bus_out[3]  ; 22.135 ; 22.135 ; 22.135 ; 22.135 ;
; clk_in              ; mem_addr_bus_out[4]  ; 21.619 ; 21.619 ; 21.619 ; 21.619 ;
; clk_in              ; mem_addr_bus_out[5]  ; 22.404 ; 22.404 ; 22.404 ; 22.404 ;
; clk_in              ; mem_addr_bus_out[6]  ; 16.955 ; 16.955 ; 16.955 ; 16.955 ;
; clk_in              ; mem_addr_bus_out[7]  ; 16.407 ; 16.407 ; 16.407 ; 16.407 ;
; clk_in              ; mem_addr_bus_out[8]  ; 16.603 ; 16.603 ; 16.603 ; 16.603 ;
; clk_in              ; mem_addr_bus_out[9]  ; 16.577 ; 16.577 ; 16.577 ; 16.577 ;
; clk_in              ; mem_addr_bus_out[10] ; 17.051 ; 17.051 ; 17.051 ; 17.051 ;
; clk_in              ; mem_addr_bus_out[11] ; 16.481 ; 16.481 ; 16.481 ; 16.481 ;
; clk_in              ; mem_data_bus_out[0]  ; 15.424 ; 15.424 ; 15.424 ; 15.424 ;
; clk_in              ; mem_data_bus_out[1]  ; 13.951 ; 13.951 ; 13.951 ; 13.951 ;
; clk_in              ; mem_data_bus_out[2]  ; 13.915 ; 13.915 ; 13.915 ; 13.915 ;
; clk_in              ; mem_data_bus_out[3]  ; 13.857 ; 13.857 ; 13.857 ; 13.857 ;
; clk_in              ; mem_data_bus_out[4]  ; 14.592 ; 11.992 ; 11.992 ; 14.592 ;
; clk_in              ; mem_data_bus_out[5]  ; 13.933 ; 13.933 ; 13.933 ; 13.933 ;
; clk_in              ; mem_data_bus_out[6]  ; 14.115 ; 14.115 ; 14.115 ; 14.115 ;
; clk_in              ; mem_data_bus_out[7]  ; 14.534 ; 14.534 ; 14.534 ; 14.534 ;
; clk_in              ; mem_data_bus_out[8]  ; 14.992 ; 14.992 ; 14.992 ; 14.992 ;
; clk_in              ; mem_data_bus_out[9]  ; 14.800 ; 12.772 ; 12.772 ; 14.800 ;
; clk_in              ; mem_data_bus_out[10] ; 14.901 ; 11.507 ; 11.507 ; 14.901 ;
; clk_in              ; mem_data_bus_out[11] ; 13.944 ; 10.698 ; 10.698 ; 13.944 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 17.807 ; 17.807 ; 17.807 ; 17.807 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 19.998 ; 19.998 ; 19.998 ; 19.998 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 20.515 ; 20.515 ; 20.515 ; 20.515 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 20.136 ; 20.136 ; 20.136 ; 20.136 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 20.431 ; 20.431 ; 20.431 ; 20.431 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 19.915 ; 19.915 ; 19.915 ; 19.915 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 20.700 ; 20.700 ; 20.700 ; 20.700 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 15.251 ; 15.251 ; 15.251 ; 15.251 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 14.899 ; 14.899 ; 14.899 ; 14.899 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 14.873 ; 14.873 ; 14.873 ; 14.873 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 15.347 ; 15.347 ; 15.347 ; 15.347 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 14.777 ; 14.777 ; 14.777 ; 14.777 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 13.720 ; 13.720 ; 13.720 ; 13.720 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.247 ; 12.247 ; 12.247 ; 12.247 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.211 ; 12.211 ; 12.211 ; 12.211 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.153 ; 12.153 ; 12.153 ; 12.153 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.888 ;        ;        ; 12.888 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.411 ; 12.411 ; 12.411 ; 12.411 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 13.096 ;        ;        ; 13.096 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 13.197 ;        ;        ; 13.197 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 12.240 ;        ;        ; 12.240 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 18.084 ; 18.084 ; 18.084 ; 18.084 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 20.275 ; 20.275 ; 20.275 ; 20.275 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 20.792 ; 20.792 ; 20.792 ; 20.792 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 20.413 ; 20.413 ; 20.413 ; 20.413 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 20.708 ; 20.708 ; 20.708 ; 20.708 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 20.192 ; 20.192 ; 20.192 ; 20.192 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 20.977 ; 20.977 ; 20.977 ; 20.977 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 15.528 ; 15.528 ; 15.528 ; 15.528 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 15.176 ; 15.176 ; 15.176 ; 15.176 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 15.150 ; 15.150 ; 15.150 ; 15.150 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 15.624 ; 15.624 ; 15.624 ; 15.624 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 15.054 ; 15.054 ; 15.054 ; 15.054 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 13.997 ; 13.997 ; 13.997 ; 13.997 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 12.524 ; 12.524 ; 12.524 ; 12.524 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 12.488 ; 12.488 ; 12.488 ; 12.488 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.430 ; 12.430 ; 12.430 ; 12.430 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.165 ;        ;        ; 13.165 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 12.506 ; 12.506 ; 12.506 ; 12.506 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 12.688 ; 12.688 ; 12.688 ; 12.688 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 13.107 ; 13.107 ; 13.107 ; 13.107 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 13.565 ; 13.565 ; 13.565 ; 13.565 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 13.373 ;        ;        ; 13.373 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 13.474 ;        ;        ; 13.474 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.517 ;        ;        ; 12.517 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 17.842 ; 17.842 ; 17.842 ; 17.842 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 20.033 ; 20.033 ; 20.033 ; 20.033 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 20.550 ; 20.550 ; 20.550 ; 20.550 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 20.171 ; 20.171 ; 20.171 ; 20.171 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 20.466 ; 20.466 ; 20.466 ; 20.466 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 19.950 ; 19.950 ; 19.950 ; 19.950 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 20.735 ; 20.735 ; 20.735 ; 20.735 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 15.286 ; 15.286 ; 15.286 ; 15.286 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 14.738 ; 14.738 ; 14.738 ; 14.738 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 14.934 ; 14.934 ; 14.934 ; 14.934 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 14.908 ; 14.908 ; 14.908 ; 14.908 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 15.382 ; 15.382 ; 15.382 ; 15.382 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 14.812 ; 14.812 ; 14.812 ; 14.812 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 13.755 ; 13.755 ; 13.755 ; 13.755 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.282 ; 12.282 ; 12.282 ; 12.282 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 12.246 ; 12.246 ; 12.246 ; 12.246 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.188 ; 12.188 ; 12.188 ; 12.188 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 12.923 ;        ;        ; 12.923 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 12.264 ; 12.264 ; 12.264 ; 12.264 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.865 ; 12.865 ; 12.865 ; 12.865 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 13.131 ;        ;        ; 13.131 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 13.232 ;        ;        ; 13.232 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.275 ;        ;        ; 12.275 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 18.026 ; 18.026 ; 18.026 ; 18.026 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 20.217 ; 20.217 ; 20.217 ; 20.217 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 20.734 ; 20.734 ; 20.734 ; 20.734 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 20.355 ; 20.355 ; 20.355 ; 20.355 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 20.650 ; 20.650 ; 20.650 ; 20.650 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 20.134 ; 20.134 ; 20.134 ; 20.134 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 20.919 ; 20.919 ; 20.919 ; 20.919 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 15.470 ; 15.470 ; 15.470 ; 15.470 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 14.922 ; 14.922 ; 14.922 ; 14.922 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 15.118 ; 15.118 ; 15.118 ; 15.118 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 15.092 ; 15.092 ; 15.092 ; 15.092 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 14.996 ; 14.996 ; 14.996 ; 14.996 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 13.939 ; 13.939 ; 13.939 ; 13.939 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 12.466 ; 12.466 ; 12.466 ; 12.466 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 12.430 ; 12.430 ; 12.430 ; 12.430 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.372 ; 12.372 ; 12.372 ; 12.372 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.107 ;        ;        ; 13.107 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 12.448 ; 12.448 ; 12.448 ; 12.448 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 12.630 ; 12.630 ; 12.630 ; 12.630 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 13.049 ; 13.049 ; 13.049 ; 13.049 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 13.507 ; 13.507 ; 13.507 ; 13.507 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 13.315 ;        ;        ; 13.315 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 13.416 ;        ;        ; 13.416 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 12.459 ;        ;        ; 12.459 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 17.815 ; 17.815 ; 17.815 ; 17.815 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 20.006 ; 20.006 ; 20.006 ; 20.006 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 20.523 ; 20.523 ; 20.523 ; 20.523 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 20.144 ; 20.144 ; 20.144 ; 20.144 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 20.439 ; 20.439 ; 20.439 ; 20.439 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 19.923 ; 19.923 ; 19.923 ; 19.923 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 20.708 ; 20.708 ; 20.708 ; 20.708 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 15.259 ; 15.259 ; 15.259 ; 15.259 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 14.711 ; 14.711 ; 14.711 ; 14.711 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 14.907 ; 14.907 ; 14.907 ; 14.907 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 14.881 ; 14.881 ; 14.881 ; 14.881 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 15.355 ; 15.355 ; 15.355 ; 15.355 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 14.785 ; 14.785 ; 14.785 ; 14.785 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.255 ; 12.255 ; 12.255 ; 12.255 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 12.219 ; 12.219 ; 12.219 ; 12.219 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.161 ; 12.161 ; 12.161 ; 12.161 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 12.896 ;        ;        ; 12.896 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.419 ; 12.419 ; 12.419 ; 12.419 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.838 ; 12.838 ; 12.838 ; 12.838 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 13.104 ;        ;        ; 13.104 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 13.205 ;        ;        ; 13.205 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 12.248 ;        ;        ; 12.248 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 18.110 ; 18.110 ; 18.110 ; 18.110 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 20.301 ; 20.301 ; 20.301 ; 20.301 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 20.818 ; 20.818 ; 20.818 ; 20.818 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 20.439 ; 20.439 ; 20.439 ; 20.439 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 20.734 ; 20.734 ; 20.734 ; 20.734 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 20.218 ; 20.218 ; 20.218 ; 20.218 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 21.003 ; 21.003 ; 21.003 ; 21.003 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 15.554 ; 15.554 ; 15.554 ; 15.554 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 15.006 ; 15.006 ; 15.006 ; 15.006 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 15.202 ; 15.202 ; 15.202 ; 15.202 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 15.176 ; 15.176 ; 15.176 ; 15.176 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 15.650 ; 15.650 ; 15.650 ; 15.650 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 15.080 ; 15.080 ; 15.080 ; 15.080 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 14.023 ; 14.023 ; 14.023 ; 14.023 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 12.550 ; 12.550 ; 12.550 ; 12.550 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 12.514 ; 12.514 ; 12.514 ; 12.514 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 12.456 ; 12.456 ; 12.456 ; 12.456 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.191 ;        ;        ; 13.191 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 12.532 ; 12.532 ; 12.532 ; 12.532 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 12.714 ; 12.714 ; 12.714 ; 12.714 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 13.133 ; 13.133 ; 13.133 ; 13.133 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.591 ; 13.591 ; 13.591 ; 13.591 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 13.399 ;        ;        ; 13.399 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 13.500 ;        ;        ; 13.500 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 12.543 ;        ;        ; 12.543 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 18.328 ; 18.328 ; 18.328 ; 18.328 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 20.519 ; 20.519 ; 20.519 ; 20.519 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 21.036 ; 21.036 ; 21.036 ; 21.036 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 20.657 ; 20.657 ; 20.657 ; 20.657 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 20.952 ; 20.952 ; 20.952 ; 20.952 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 20.436 ; 20.436 ; 20.436 ; 20.436 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 21.221 ; 21.221 ; 21.221 ; 21.221 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 15.772 ; 15.772 ; 15.772 ; 15.772 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 15.224 ; 15.224 ; 15.224 ; 15.224 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 15.420 ; 15.420 ; 15.420 ; 15.420 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 15.394 ; 15.394 ; 15.394 ; 15.394 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 15.868 ; 15.868 ; 15.868 ; 15.868 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 15.298 ; 15.298 ; 15.298 ; 15.298 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 14.241 ; 14.241 ; 14.241 ; 14.241 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.768 ; 12.768 ; 12.768 ; 12.768 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 12.732 ; 12.732 ; 12.732 ; 12.732 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 12.674 ; 12.674 ; 12.674 ; 12.674 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 13.409 ;        ;        ; 13.409 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 12.750 ; 12.750 ; 12.750 ; 12.750 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 12.932 ; 12.932 ; 12.932 ; 12.932 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 13.351 ; 13.351 ; 13.351 ; 13.351 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 13.809 ; 13.809 ; 13.809 ; 13.809 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 13.617 ;        ;        ; 13.617 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 13.718 ;        ;        ; 13.718 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 12.761 ;        ;        ; 12.761 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 18.072 ; 18.072 ; 18.072 ; 18.072 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 20.263 ; 20.263 ; 20.263 ; 20.263 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 20.780 ; 20.780 ; 20.780 ; 20.780 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 20.401 ; 20.401 ; 20.401 ; 20.401 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 20.696 ; 20.696 ; 20.696 ; 20.696 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 20.180 ; 20.180 ; 20.180 ; 20.180 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 20.965 ; 20.965 ; 20.965 ; 20.965 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 15.516 ; 15.516 ; 15.516 ; 15.516 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 15.138 ; 15.138 ; 15.138 ; 15.138 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 15.612 ; 15.612 ; 15.612 ; 15.612 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 15.042 ; 15.042 ; 15.042 ; 15.042 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 13.985 ; 13.985 ; 13.985 ; 13.985 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.512 ; 12.512 ; 12.512 ; 12.512 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 12.476 ; 12.476 ; 12.476 ; 12.476 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.418 ; 12.418 ; 12.418 ; 12.418 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 13.153 ;        ;        ; 13.153 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 12.494 ; 12.494 ; 12.494 ; 12.494 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.676 ; 12.676 ; 12.676 ; 12.676 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 13.095 ; 13.095 ; 13.095 ; 13.095 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 13.361 ;        ;        ; 13.361 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 13.462 ;        ;        ; 13.462 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.505 ;        ;        ; 12.505 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 18.080 ; 18.080 ; 18.080 ; 18.080 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 20.271 ; 20.271 ; 20.271 ; 20.271 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 20.788 ; 20.788 ; 20.788 ; 20.788 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 20.409 ; 20.409 ; 20.409 ; 20.409 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 20.704 ; 20.704 ; 20.704 ; 20.704 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 20.188 ; 20.188 ; 20.188 ; 20.188 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 20.973 ; 20.973 ; 20.973 ; 20.973 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 15.524 ; 15.524 ; 15.524 ; 15.524 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 14.976 ; 14.976 ; 14.976 ; 14.976 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 15.172 ; 15.172 ; 15.172 ; 15.172 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 15.146 ; 15.146 ; 15.146 ; 15.146 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 15.620 ; 15.620 ; 15.620 ; 15.620 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 15.050 ; 15.050 ; 15.050 ; 15.050 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 13.993 ; 13.993 ; 13.993 ; 13.993 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 12.520 ; 12.520 ; 12.520 ; 12.520 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 12.484 ; 12.484 ; 12.484 ; 12.484 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 12.426 ; 12.426 ; 12.426 ; 12.426 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.161 ;        ;        ; 13.161 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 12.502 ; 12.502 ; 12.502 ; 12.502 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 12.684 ; 12.684 ; 12.684 ; 12.684 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.103 ; 13.103 ; 13.103 ; 13.103 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.561 ; 13.561 ; 13.561 ; 13.561 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 13.369 ;        ;        ; 13.369 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.470 ;        ;        ; 13.470 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.513 ;        ;        ; 12.513 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 18.258 ; 18.258 ; 18.258 ; 18.258 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 20.449 ; 20.449 ; 20.449 ; 20.449 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 20.966 ; 20.966 ; 20.966 ; 20.966 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 20.587 ; 20.587 ; 20.587 ; 20.587 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 20.882 ; 20.882 ; 20.882 ; 20.882 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 20.366 ; 20.366 ; 20.366 ; 20.366 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 21.151 ; 21.151 ; 21.151 ; 21.151 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 15.702 ; 15.702 ; 15.702 ; 15.702 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 15.154 ; 15.154 ; 15.154 ; 15.154 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 15.350 ; 15.350 ; 15.350 ; 15.350 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 15.324 ; 15.324 ; 15.324 ; 15.324 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 15.798 ; 15.798 ; 15.798 ; 15.798 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 15.228 ; 15.228 ; 15.228 ; 15.228 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 14.171 ; 14.171 ; 14.171 ; 14.171 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 12.698 ; 12.698 ; 12.698 ; 12.698 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.662 ; 12.662 ; 12.662 ; 12.662 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.604 ; 12.604 ; 12.604 ; 12.604 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.339 ;        ;        ; 13.339 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 12.680 ; 12.680 ; 12.680 ; 12.680 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 13.281 ; 13.281 ; 13.281 ; 13.281 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 13.739 ; 13.739 ; 13.739 ; 13.739 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 13.547 ;        ;        ; 13.547 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 13.648 ;        ;        ; 13.648 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.691 ;        ;        ; 12.691 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 13.651 ; 13.651 ; 13.651 ; 13.651 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 15.842 ; 15.842 ; 15.842 ; 15.842 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 16.359 ; 16.359 ; 16.359 ; 16.359 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 15.980 ; 15.980 ; 15.980 ; 15.980 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 16.275 ; 16.275 ; 16.275 ; 16.275 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 15.759 ; 15.759 ; 15.759 ; 15.759 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 16.544 ; 16.544 ; 16.544 ; 16.544 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 11.095 ; 11.095 ; 11.095 ; 11.095 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 10.547 ; 10.547 ; 10.547 ; 10.547 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.743 ; 10.743 ; 10.743 ; 10.743 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 10.717 ; 10.717 ; 10.717 ; 10.717 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 11.191 ; 11.191 ; 11.191 ; 11.191 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 10.621 ; 10.621 ; 10.621 ; 10.621 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 9.564  ; 9.564  ; 9.564  ; 9.564  ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.091  ; 8.091  ; 8.091  ; 8.091  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.055  ; 8.055  ; 8.055  ; 8.055  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 7.997  ; 7.997  ; 7.997  ; 7.997  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.732  ;        ;        ; 8.732  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.073  ; 8.073  ; 8.073  ; 8.073  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.255  ; 8.255  ; 8.255  ; 8.255  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 8.674  ; 8.674  ; 8.674  ; 8.674  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 9.132  ; 9.132  ; 9.132  ; 9.132  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 8.940  ;        ;        ; 8.940  ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 9.041  ;        ;        ; 9.041  ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 8.084  ;        ;        ; 8.084  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 13.716 ; 13.716 ; 13.716 ; 13.716 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 15.907 ; 15.907 ; 15.907 ; 15.907 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 16.424 ; 16.424 ; 16.424 ; 16.424 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 16.045 ; 16.045 ; 16.045 ; 16.045 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 16.340 ; 16.340 ; 16.340 ; 16.340 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 15.824 ; 15.824 ; 15.824 ; 15.824 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 16.609 ; 16.609 ; 16.609 ; 16.609 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 11.160 ; 11.160 ; 11.160 ; 11.160 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 10.612 ; 10.612 ; 10.612 ; 10.612 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 10.808 ; 10.808 ; 10.808 ; 10.808 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 10.782 ; 10.782 ; 10.782 ; 10.782 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 11.256 ; 11.256 ; 11.256 ; 11.256 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 10.686 ; 10.686 ; 10.686 ; 10.686 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 9.629  ; 9.629  ; 9.629  ; 9.629  ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.156  ; 8.156  ; 8.156  ; 8.156  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.120  ; 8.120  ; 8.120  ; 8.120  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.062  ; 8.062  ; 8.062  ; 8.062  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.797  ;        ;        ; 8.797  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 8.138  ; 8.138  ; 8.138  ; 8.138  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.320  ; 8.320  ; 8.320  ; 8.320  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.739  ; 8.739  ; 8.739  ; 8.739  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 9.197  ; 9.197  ; 9.197  ; 9.197  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 9.005  ;        ;        ; 9.005  ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 9.106  ;        ;        ; 9.106  ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 8.149  ;        ;        ; 8.149  ;
; not_reset           ; HLT_indicator        ; 19.223 ; 19.223 ; 19.223 ; 19.223 ;
; not_reset           ; mem_addr_bus_out[0]  ; 21.414 ; 21.414 ; 21.414 ; 21.414 ;
; not_reset           ; mem_addr_bus_out[1]  ; 21.931 ; 21.931 ; 21.931 ; 21.931 ;
; not_reset           ; mem_addr_bus_out[2]  ; 21.552 ; 21.552 ; 21.552 ; 21.552 ;
; not_reset           ; mem_addr_bus_out[3]  ; 21.847 ; 21.847 ; 21.847 ; 21.847 ;
; not_reset           ; mem_addr_bus_out[4]  ; 21.331 ; 21.331 ; 21.331 ; 21.331 ;
; not_reset           ; mem_addr_bus_out[5]  ; 22.116 ; 22.116 ; 22.116 ; 22.116 ;
; not_reset           ; mem_addr_bus_out[6]  ; 16.667 ; 16.667 ; 16.667 ; 16.667 ;
; not_reset           ; mem_addr_bus_out[7]  ; 16.119 ; 16.119 ; 16.119 ; 16.119 ;
; not_reset           ; mem_addr_bus_out[8]  ; 16.315 ; 16.315 ; 16.315 ; 16.315 ;
; not_reset           ; mem_addr_bus_out[9]  ; 16.289 ; 16.289 ; 16.289 ; 16.289 ;
; not_reset           ; mem_addr_bus_out[10] ; 16.763 ; 16.763 ; 16.763 ; 16.763 ;
; not_reset           ; mem_addr_bus_out[11] ; 16.193 ; 16.193 ; 16.193 ; 16.193 ;
; not_reset           ; mem_data_bus_out[0]  ; 15.136 ; 15.136 ; 15.136 ; 15.136 ;
; not_reset           ; mem_data_bus_out[1]  ; 13.663 ; 13.663 ; 13.663 ; 13.663 ;
; not_reset           ; mem_data_bus_out[2]  ; 13.627 ; 13.627 ; 13.627 ; 13.627 ;
; not_reset           ; mem_data_bus_out[3]  ; 13.569 ; 13.569 ; 13.569 ; 13.569 ;
; not_reset           ; mem_data_bus_out[4]  ; 14.304 ;        ;        ; 14.304 ;
; not_reset           ; mem_data_bus_out[5]  ; 13.645 ; 13.645 ; 13.645 ; 13.645 ;
; not_reset           ; mem_data_bus_out[6]  ; 13.827 ; 13.827 ; 13.827 ; 13.827 ;
; not_reset           ; mem_data_bus_out[7]  ; 14.246 ; 14.246 ; 14.246 ; 14.246 ;
; not_reset           ; mem_data_bus_out[8]  ; 14.704 ; 14.704 ; 14.704 ; 14.704 ;
; not_reset           ; mem_data_bus_out[9]  ; 14.512 ;        ;        ; 14.512 ;
; not_reset           ; mem_data_bus_out[10] ; 14.613 ;        ;        ; 14.613 ;
; not_reset           ; mem_data_bus_out[11] ; 13.656 ;        ;        ; 13.656 ;
+---------------------+----------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Progagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 4.233 ; 4.454 ; 4.454 ; 4.233 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 4.417 ; 4.417 ; 4.417 ; 4.417 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 4.432 ; 4.432 ; 4.432 ; 4.432 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 4.459 ; 4.459 ; 4.459 ; 4.459 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 4.411 ; 4.411 ; 4.411 ; 4.411 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 4.317 ; 4.317 ; 4.317 ; 4.317 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 4.443 ; 4.443 ; 4.443 ; 4.443 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 4.298 ; 4.298 ; 4.298 ; 4.298 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; END_STATE           ; mem_addr_bus_out[10] ; 4.531 ; 4.531 ; 4.531 ; 4.531 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; END_STATE           ; mem_data_bus_out[0]  ; 3.983 ; 3.983 ; 3.983 ; 3.983 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.438 ; 3.438 ; 3.438 ; 3.438 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.485 ; 3.485 ; 3.485 ; 3.485 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.449 ; 3.449 ; 3.449 ; 3.449 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.650 ;       ;       ; 3.650 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.426 ; 3.426 ; 3.426 ; 3.426 ;
; END_STATE           ; mem_data_bus_out[6]  ; 3.489 ; 3.489 ; 3.489 ; 3.489 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.669 ; 3.669 ; 3.669 ; 3.669 ;
; END_STATE           ; mem_data_bus_out[8]  ; 3.754 ; 3.754 ; 3.754 ; 3.754 ;
; END_STATE           ; mem_data_bus_out[9]  ; 3.740 ;       ;       ; 3.740 ;
; END_STATE           ; mem_data_bus_out[10] ; 3.759 ;       ;       ; 3.759 ;
; END_STATE           ; mem_data_bus_out[11] ; 3.403 ;       ;       ; 3.403 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 6.706 ; 6.706 ; 6.706 ; 6.706 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 6.669 ; 6.669 ; 6.669 ; 6.669 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 6.684 ; 6.684 ; 6.684 ; 6.684 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 6.569 ; 6.569 ; 6.569 ; 6.569 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.650 ; 6.650 ; 6.650 ; 6.650 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.602 ; 6.602 ; 6.602 ; 6.602 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.737 ; 5.737 ; 5.737 ; 5.737 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.902 ;       ;       ; 5.902 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 6.006 ; 6.006 ; 6.006 ; 6.006 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 5.992 ;       ;       ; 5.992 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 6.011 ;       ;       ; 6.011 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 5.655 ;       ;       ; 5.655 ;
; FP_DEPOSIT          ; HLT_indicator        ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 6.712 ; 6.712 ; 6.712 ; 6.712 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 6.710 ; 6.710 ; 6.710 ; 6.710 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 6.706 ; 6.706 ; 6.706 ; 6.706 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 6.593 ; 6.593 ; 6.593 ; 6.593 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 6.693 ; 6.693 ; 6.693 ; 6.693 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 6.826 ; 6.826 ; 6.826 ; 6.826 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 6.645 ; 6.645 ; 6.645 ; 6.645 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 6.278 ; 6.278 ; 6.278 ; 6.278 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 5.733 ; 5.733 ; 5.733 ; 5.733 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 5.744 ; 5.744 ; 5.744 ; 5.744 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 5.945 ;       ;       ; 5.945 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 5.721 ; 5.721 ; 5.721 ; 5.721 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 5.784 ; 5.784 ; 5.784 ; 5.784 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 5.964 ; 5.964 ; 5.964 ; 5.964 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.049 ; 6.049 ; 6.049 ; 6.049 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.035 ;       ;       ; 6.035 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 6.054 ;       ;       ; 6.054 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 5.698 ;       ;       ; 5.698 ;
; FP_EXAMINE          ; HLT_indicator        ; 6.890 ; 6.890 ; 6.890 ; 6.890 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 6.853 ; 6.853 ; 6.853 ; 6.853 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 6.868 ; 6.868 ; 6.868 ; 6.868 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 6.851 ; 6.851 ; 6.851 ; 6.851 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 6.895 ; 6.895 ; 6.895 ; 6.895 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 6.847 ; 6.847 ; 6.847 ; 6.847 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 6.879 ; 6.879 ; 6.879 ; 6.879 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 6.734 ; 6.734 ; 6.734 ; 6.734 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 6.808 ; 6.808 ; 6.808 ; 6.808 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 6.786 ; 6.786 ; 6.786 ; 6.786 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 6.419 ; 6.419 ; 6.419 ; 6.419 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.874 ; 5.874 ; 5.874 ; 5.874 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 5.885 ; 5.885 ; 5.885 ; 5.885 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 6.086 ;       ;       ; 6.086 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 5.925 ; 5.925 ; 5.925 ; 5.925 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 6.105 ; 6.105 ; 6.105 ; 6.105 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 6.176 ;       ;       ; 6.176 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.195 ;       ;       ; 6.195 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 5.839 ;       ;       ; 5.839 ;
; IRQ                 ; HLT_indicator        ; 4.458 ; 4.458 ; 4.458 ; 4.458 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 4.421 ; 4.421 ; 4.421 ; 4.421 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 4.436 ; 4.436 ; 4.436 ; 4.436 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 4.419 ; 4.419 ; 4.419 ; 4.419 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 4.463 ; 4.463 ; 4.463 ; 4.463 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 4.321 ; 4.321 ; 4.321 ; 4.321 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 4.447 ; 4.447 ; 4.447 ; 4.447 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 4.302 ; 4.302 ; 4.302 ; 4.302 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 4.402 ; 4.402 ; 4.402 ; 4.402 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 4.376 ; 4.376 ; 4.376 ; 4.376 ;
; IRQ                 ; mem_addr_bus_out[10] ; 4.535 ; 4.535 ; 4.535 ; 4.535 ;
; IRQ                 ; mem_addr_bus_out[11] ; 4.354 ; 4.354 ; 4.354 ; 4.354 ;
; IRQ                 ; mem_data_bus_out[0]  ; 3.987 ; 3.987 ; 3.987 ; 3.987 ;
; IRQ                 ; mem_data_bus_out[1]  ; 3.442 ; 3.442 ; 3.442 ; 3.442 ;
; IRQ                 ; mem_data_bus_out[2]  ; 3.489 ; 3.489 ; 3.489 ; 3.489 ;
; IRQ                 ; mem_data_bus_out[3]  ; 3.453 ; 3.453 ; 3.453 ; 3.453 ;
; IRQ                 ; mem_data_bus_out[4]  ; 3.654 ;       ;       ; 3.654 ;
; IRQ                 ; mem_data_bus_out[5]  ; 3.430 ; 3.430 ; 3.430 ; 3.430 ;
; IRQ                 ; mem_data_bus_out[6]  ; 3.493 ; 3.493 ; 3.493 ; 3.493 ;
; IRQ                 ; mem_data_bus_out[7]  ; 3.673 ; 3.673 ; 3.673 ; 3.673 ;
; IRQ                 ; mem_data_bus_out[8]  ; 3.758 ; 3.758 ; 3.758 ; 3.758 ;
; IRQ                 ; mem_data_bus_out[9]  ; 3.744 ;       ;       ; 3.744 ;
; IRQ                 ; mem_data_bus_out[10] ; 3.763 ;       ;       ; 3.763 ;
; IRQ                 ; mem_data_bus_out[11] ; 3.407 ;       ;       ; 3.407 ;
; IRQ_ON              ; HLT_indicator        ; 4.793 ; 4.793 ; 4.793 ; 4.793 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 4.756 ; 4.756 ; 4.756 ; 4.756 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 4.771 ; 4.771 ; 4.771 ; 4.771 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 4.754 ; 4.754 ; 4.754 ; 4.754 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 4.798 ; 4.798 ; 4.798 ; 4.798 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 4.750 ; 4.750 ; 4.750 ; 4.750 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 4.782 ; 4.782 ; 4.782 ; 4.782 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 4.637 ; 4.637 ; 4.637 ; 4.637 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 4.737 ; 4.737 ; 4.737 ; 4.737 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 4.870 ; 4.870 ; 4.870 ; 4.870 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 4.689 ; 4.689 ; 4.689 ; 4.689 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 4.322 ; 4.322 ; 4.322 ; 4.322 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 3.777 ; 3.777 ; 3.777 ; 3.777 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 3.824 ; 3.824 ; 3.824 ; 3.824 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 3.788 ; 3.788 ; 3.788 ; 3.788 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 3.989 ;       ;       ; 3.989 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 3.828 ; 3.828 ; 3.828 ; 3.828 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 4.008 ; 4.008 ; 4.008 ; 4.008 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.079 ;       ;       ; 4.079 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 4.098 ;       ;       ; 4.098 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 3.742 ;       ;       ; 3.742 ;
; NEXT_STATE          ; HLT_indicator        ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 4.451 ; 4.451 ; 4.451 ; 4.451 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 4.449 ; 4.449 ; 4.449 ; 4.449 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 4.493 ; 4.493 ; 4.493 ; 4.493 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 4.445 ; 4.445 ; 4.445 ; 4.445 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 4.351 ; 4.351 ; 4.351 ; 4.351 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.477 ; 4.477 ; 4.477 ; 4.477 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 4.332 ; 4.332 ; 4.332 ; 4.332 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.432 ; 4.432 ; 4.432 ; 4.432 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 4.406 ; 4.406 ; 4.406 ; 4.406 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 4.565 ; 4.565 ; 4.565 ; 4.565 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.384 ; 4.384 ; 4.384 ; 4.384 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.017 ; 4.017 ; 4.017 ; 4.017 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.472 ; 3.472 ; 3.472 ; 3.472 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.519 ; 3.519 ; 3.519 ; 3.519 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.483 ; 3.483 ; 3.483 ; 3.483 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.684 ;       ;       ; 3.684 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.460 ; 3.460 ; 3.460 ; 3.460 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.523 ; 3.523 ; 3.523 ; 3.523 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.703 ; 3.703 ; 3.703 ; 3.703 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.788 ; 3.788 ; 3.788 ; 3.788 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 3.774 ;       ;       ; 3.774 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 3.793 ;       ;       ; 3.793 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.437 ;       ;       ; 3.437 ;
; clk_in              ; HLT_indicator        ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; clk_in              ; mem_addr_bus_out[0]  ; 5.620 ; 5.620 ; 5.620 ; 5.620 ;
; clk_in              ; mem_addr_bus_out[1]  ; 5.635 ; 5.635 ; 5.635 ; 5.635 ;
; clk_in              ; mem_addr_bus_out[2]  ; 5.528 ; 5.528 ; 5.528 ; 5.528 ;
; clk_in              ; mem_addr_bus_out[3]  ; 5.643 ; 5.643 ; 5.643 ; 5.643 ;
; clk_in              ; mem_addr_bus_out[4]  ; 5.614 ; 5.614 ; 5.614 ; 5.614 ;
; clk_in              ; mem_addr_bus_out[5]  ; 5.400 ; 5.400 ; 5.400 ; 5.400 ;
; clk_in              ; mem_addr_bus_out[6]  ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; clk_in              ; mem_addr_bus_out[7]  ; 5.503 ; 5.503 ; 5.503 ; 5.503 ;
; clk_in              ; mem_addr_bus_out[8]  ; 5.694 ; 5.694 ; 5.694 ; 5.694 ;
; clk_in              ; mem_addr_bus_out[9]  ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; clk_in              ; mem_addr_bus_out[10] ; 5.738 ; 5.738 ; 5.738 ; 5.738 ;
; clk_in              ; mem_addr_bus_out[11] ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; clk_in              ; mem_data_bus_out[0]  ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; clk_in              ; mem_data_bus_out[1]  ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; clk_in              ; mem_data_bus_out[2]  ; 5.606 ; 5.606 ; 5.606 ; 5.606 ;
; clk_in              ; mem_data_bus_out[3]  ; 5.447 ; 5.447 ; 5.447 ; 5.447 ;
; clk_in              ; mem_data_bus_out[4]  ; 5.569 ; 5.569 ; 5.569 ; 5.569 ;
; clk_in              ; mem_data_bus_out[5]  ; 5.458 ; 5.458 ; 5.458 ; 5.458 ;
; clk_in              ; mem_data_bus_out[6]  ; 5.487 ; 5.487 ; 5.487 ; 5.487 ;
; clk_in              ; mem_data_bus_out[7]  ; 5.396 ; 5.396 ; 5.396 ; 5.396 ;
; clk_in              ; mem_data_bus_out[8]  ; 5.481 ; 5.481 ; 5.481 ; 5.481 ;
; clk_in              ; mem_data_bus_out[9]  ; 5.855 ; 5.855 ; 5.855 ; 5.855 ;
; clk_in              ; mem_data_bus_out[10] ; 5.423 ; 5.423 ; 5.423 ; 5.423 ;
; clk_in              ; mem_data_bus_out[11] ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.568 ; 6.568 ; 6.568 ; 6.568 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.583 ; 6.583 ; 6.583 ; 6.583 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.610 ; 6.610 ; 6.610 ; 6.610 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.562 ; 6.562 ; 6.562 ; 6.562 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 6.468 ; 6.468 ; 6.468 ; 6.468 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.549 ; 6.549 ; 6.549 ; 6.549 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 6.523 ; 6.523 ; 6.523 ; 6.523 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 6.134 ; 6.134 ; 6.134 ; 6.134 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.589 ; 5.589 ; 5.589 ; 5.589 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.801 ;       ;       ; 5.801 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.577 ; 5.577 ; 5.577 ; 5.577 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.640 ; 5.640 ; 5.640 ; 5.640 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.820 ; 5.820 ; 5.820 ; 5.820 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.905 ; 5.905 ; 5.905 ; 5.905 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 5.891 ;       ;       ; 5.891 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.910 ;       ;       ; 5.910 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.554 ;       ;       ; 5.554 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 6.709 ; 6.709 ; 6.709 ; 6.709 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.737 ; 6.737 ; 6.737 ; 6.737 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.692 ; 6.692 ; 6.692 ; 6.692 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.666 ; 6.666 ; 6.666 ; 6.666 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 6.644 ; 6.644 ; 6.644 ; 6.644 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.277 ; 6.277 ; 6.277 ; 6.277 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.732 ; 5.732 ; 5.732 ; 5.732 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.779 ; 5.779 ; 5.779 ; 5.779 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.743 ; 5.743 ; 5.743 ; 5.743 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.944 ;       ;       ; 5.944 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 5.783 ; 5.783 ; 5.783 ; 5.783 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.034 ;       ;       ; 6.034 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 6.053 ;       ;       ; 6.053 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.697 ;       ;       ; 5.697 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 6.491 ; 6.491 ; 6.491 ; 6.491 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.617 ; 6.617 ; 6.617 ; 6.617 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 6.472 ; 6.472 ; 6.472 ; 6.472 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 6.524 ; 6.524 ; 6.524 ; 6.524 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.157 ; 6.157 ; 6.157 ; 6.157 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.612 ; 5.612 ; 5.612 ; 5.612 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.659 ; 5.659 ; 5.659 ; 5.659 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.623 ; 5.623 ; 5.623 ; 5.623 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.824 ;       ;       ; 5.824 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.843 ; 5.843 ; 5.843 ; 5.843 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 5.914 ;       ;       ; 5.914 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.933 ;       ;       ; 5.933 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.577 ;       ;       ; 5.577 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 6.658 ; 6.658 ; 6.658 ; 6.658 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 6.673 ; 6.673 ; 6.673 ; 6.673 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 6.656 ; 6.656 ; 6.656 ; 6.656 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 6.700 ; 6.700 ; 6.700 ; 6.700 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.652 ; 6.652 ; 6.652 ; 6.652 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.684 ; 6.684 ; 6.684 ; 6.684 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.224 ; 6.224 ; 6.224 ; 6.224 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.891 ;       ;       ; 5.891 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 5.667 ; 5.667 ; 5.667 ; 5.667 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.730 ; 5.730 ; 5.730 ; 5.730 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.910 ; 5.910 ; 5.910 ; 5.910 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 5.981 ;       ;       ; 5.981 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.000 ;       ;       ; 6.000 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.644 ;       ;       ; 5.644 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 6.614 ; 6.614 ; 6.614 ; 6.614 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 6.577 ; 6.577 ; 6.577 ; 6.577 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 6.575 ; 6.575 ; 6.575 ; 6.575 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 6.619 ; 6.619 ; 6.619 ; 6.619 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 6.571 ; 6.571 ; 6.571 ; 6.571 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 6.477 ; 6.477 ; 6.477 ; 6.477 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.603 ; 6.603 ; 6.603 ; 6.603 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 6.532 ; 6.532 ; 6.532 ; 6.532 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 6.510 ; 6.510 ; 6.510 ; 6.510 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.645 ; 5.645 ; 5.645 ; 5.645 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.810 ;       ;       ; 5.810 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.649 ; 5.649 ; 5.649 ; 5.649 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.829 ; 5.829 ; 5.829 ; 5.829 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 5.900 ;       ;       ; 5.900 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 5.919 ;       ;       ; 5.919 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 5.563 ;       ;       ; 5.563 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 6.733 ; 6.733 ; 6.733 ; 6.733 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 6.696 ; 6.696 ; 6.696 ; 6.696 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 6.711 ; 6.711 ; 6.711 ; 6.711 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.690 ; 6.690 ; 6.690 ; 6.690 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.722 ; 6.722 ; 6.722 ; 6.722 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 6.577 ; 6.577 ; 6.577 ; 6.577 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.810 ; 6.810 ; 6.810 ; 6.810 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 6.629 ; 6.629 ; 6.629 ; 6.629 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.717 ; 5.717 ; 5.717 ; 5.717 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.764 ; 5.764 ; 5.764 ; 5.764 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 5.728 ; 5.728 ; 5.728 ; 5.728 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 5.929 ;       ;       ; 5.929 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 5.705 ; 5.705 ; 5.705 ; 5.705 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.019 ;       ;       ; 6.019 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 6.038 ;       ;       ; 6.038 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 5.682 ;       ;       ; 5.682 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 6.797 ; 6.797 ; 6.797 ; 6.797 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 6.760 ; 6.760 ; 6.760 ; 6.760 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 6.758 ; 6.758 ; 6.758 ; 6.758 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 6.802 ; 6.802 ; 6.802 ; 6.802 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 6.660 ; 6.660 ; 6.660 ; 6.660 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.786 ; 6.786 ; 6.786 ; 6.786 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 6.641 ; 6.641 ; 6.641 ; 6.641 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 6.874 ; 6.874 ; 6.874 ; 6.874 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 6.693 ; 6.693 ; 6.693 ; 6.693 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.828 ; 5.828 ; 5.828 ; 5.828 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.993 ;       ;       ; 5.993 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 6.012 ; 6.012 ; 6.012 ; 6.012 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.083 ;       ;       ; 6.083 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.102 ;       ;       ; 6.102 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 5.746 ;       ;       ; 5.746 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.719 ; 6.719 ; 6.719 ; 6.719 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 6.702 ; 6.702 ; 6.702 ; 6.702 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.698 ; 6.698 ; 6.698 ; 6.698 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 6.604 ; 6.604 ; 6.604 ; 6.604 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.730 ; 6.730 ; 6.730 ; 6.730 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.685 ; 6.685 ; 6.685 ; 6.685 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 6.659 ; 6.659 ; 6.659 ; 6.659 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.818 ; 6.818 ; 6.818 ; 6.818 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 6.637 ; 6.637 ; 6.637 ; 6.637 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.725 ; 5.725 ; 5.725 ; 5.725 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.772 ; 5.772 ; 5.772 ; 5.772 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.736 ; 5.736 ; 5.736 ; 5.736 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.937 ;       ;       ; 5.937 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.713 ; 5.713 ; 5.713 ; 5.713 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.776 ; 5.776 ; 5.776 ; 5.776 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.956 ; 5.956 ; 5.956 ; 5.956 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.027 ;       ;       ; 6.027 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.046 ;       ;       ; 6.046 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.690 ;       ;       ; 5.690 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 6.679 ; 6.679 ; 6.679 ; 6.679 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.721 ; 6.721 ; 6.721 ; 6.721 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.673 ; 6.673 ; 6.673 ; 6.673 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.579 ; 6.579 ; 6.579 ; 6.579 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.560 ; 6.560 ; 6.560 ; 6.560 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.660 ; 6.660 ; 6.660 ; 6.660 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 6.634 ; 6.634 ; 6.634 ; 6.634 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.793 ; 6.793 ; 6.793 ; 6.793 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.700 ; 5.700 ; 5.700 ; 5.700 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.747 ; 5.747 ; 5.747 ; 5.747 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 5.912 ;       ;       ; 5.912 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.751 ; 5.751 ; 5.751 ; 5.751 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.016 ; 6.016 ; 6.016 ; 6.016 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.002 ;       ;       ; 6.002 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.021 ;       ;       ; 6.021 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.665 ;       ;       ; 5.665 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.757 ; 6.757 ; 6.757 ; 6.757 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.720 ; 6.720 ; 6.720 ; 6.720 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.735 ; 6.735 ; 6.735 ; 6.735 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 6.718 ; 6.718 ; 6.718 ; 6.718 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.762 ; 6.762 ; 6.762 ; 6.762 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.701 ; 6.701 ; 6.701 ; 6.701 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 6.653 ; 6.653 ; 6.653 ; 6.653 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 6.286 ; 6.286 ; 6.286 ; 6.286 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.953 ;       ;       ; 5.953 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.972 ; 5.972 ; 5.972 ; 5.972 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.043 ;       ;       ; 6.043 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.062 ;       ;       ; 6.062 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.706 ;       ;       ; 5.706 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 4.389 ; 4.389 ; 4.389 ; 4.389 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 4.352 ; 4.352 ; 4.352 ; 4.352 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 4.367 ; 4.367 ; 4.367 ; 4.367 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 4.394 ; 4.394 ; 4.394 ; 4.394 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 4.346 ; 4.346 ; 4.346 ; 4.346 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 4.252 ; 4.252 ; 4.252 ; 4.252 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 4.378 ; 4.378 ; 4.378 ; 4.378 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.333 ; 4.333 ; 4.333 ; 4.333 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 4.307 ; 4.307 ; 4.307 ; 4.307 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.285 ; 4.285 ; 4.285 ; 4.285 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 3.918 ; 3.918 ; 3.918 ; 3.918 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.373 ; 3.373 ; 3.373 ; 3.373 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.420 ; 3.420 ; 3.420 ; 3.420 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.384 ; 3.384 ; 3.384 ; 3.384 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.585 ;       ;       ; 3.585 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.361 ; 3.361 ; 3.361 ; 3.361 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.424 ; 3.424 ; 3.424 ; 3.424 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.604 ; 3.604 ; 3.604 ; 3.604 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.689 ; 3.689 ; 3.689 ; 3.689 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 3.675 ;       ;       ; 3.675 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 3.694 ;       ;       ; 3.694 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.338 ;       ;       ; 3.338 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 4.426 ; 4.426 ; 4.426 ; 4.426 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 4.389 ; 4.389 ; 4.389 ; 4.389 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 4.404 ; 4.404 ; 4.404 ; 4.404 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 4.387 ; 4.387 ; 4.387 ; 4.387 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 4.431 ; 4.431 ; 4.431 ; 4.431 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 4.383 ; 4.383 ; 4.383 ; 4.383 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 4.289 ; 4.289 ; 4.289 ; 4.289 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.370 ; 4.370 ; 4.370 ; 4.370 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 4.344 ; 4.344 ; 4.344 ; 4.344 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 4.503 ; 4.503 ; 4.503 ; 4.503 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.322 ; 4.322 ; 4.322 ; 4.322 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 3.955 ; 3.955 ; 3.955 ; 3.955 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.410 ; 3.410 ; 3.410 ; 3.410 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.457 ; 3.457 ; 3.457 ; 3.457 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.421 ; 3.421 ; 3.421 ; 3.421 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.622 ;       ;       ; 3.622 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.398 ; 3.398 ; 3.398 ; 3.398 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.461 ; 3.461 ; 3.461 ; 3.461 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.641 ; 3.641 ; 3.641 ; 3.641 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.726 ; 3.726 ; 3.726 ; 3.726 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 3.712 ;       ;       ; 3.712 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 3.731 ;       ;       ; 3.731 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.375 ;       ;       ; 3.375 ;
; not_reset           ; HLT_indicator        ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; not_reset           ; mem_addr_bus_out[0]  ; 6.083 ; 6.506 ; 6.506 ; 6.083 ;
; not_reset           ; mem_addr_bus_out[1]  ; 6.087 ; 6.521 ; 6.521 ; 6.087 ;
; not_reset           ; mem_addr_bus_out[2]  ; 6.192 ; 6.504 ; 6.504 ; 6.192 ;
; not_reset           ; mem_addr_bus_out[3]  ; 6.317 ; 6.548 ; 6.548 ; 6.317 ;
; not_reset           ; mem_addr_bus_out[4]  ; 6.055 ; 6.500 ; 6.500 ; 6.055 ;
; not_reset           ; mem_addr_bus_out[5]  ; 5.737 ; 6.406 ; 6.406 ; 5.737 ;
; not_reset           ; mem_addr_bus_out[6]  ; 6.532 ; 6.532 ; 6.532 ; 6.532 ;
; not_reset           ; mem_addr_bus_out[7]  ; 6.387 ; 6.387 ; 6.387 ; 6.387 ;
; not_reset           ; mem_addr_bus_out[8]  ; 6.487 ; 6.487 ; 6.487 ; 6.487 ;
; not_reset           ; mem_addr_bus_out[9]  ; 6.461 ; 6.461 ; 6.461 ; 6.461 ;
; not_reset           ; mem_addr_bus_out[10] ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; not_reset           ; mem_addr_bus_out[11] ; 6.439 ; 6.439 ; 6.439 ; 6.439 ;
; not_reset           ; mem_data_bus_out[0]  ; 6.072 ; 6.072 ; 6.072 ; 6.072 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; not_reset           ; mem_data_bus_out[2]  ; 5.574 ; 5.574 ; 5.574 ; 5.574 ;
; not_reset           ; mem_data_bus_out[3]  ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; not_reset           ; mem_data_bus_out[4]  ; 5.739 ;       ;       ; 5.739 ;
; not_reset           ; mem_data_bus_out[5]  ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; not_reset           ; mem_data_bus_out[6]  ; 5.578 ; 5.578 ; 5.578 ; 5.578 ;
; not_reset           ; mem_data_bus_out[7]  ; 5.758 ; 5.758 ; 5.758 ; 5.758 ;
; not_reset           ; mem_data_bus_out[8]  ; 5.843 ; 5.843 ; 5.843 ; 5.843 ;
; not_reset           ; mem_data_bus_out[9]  ; 5.829 ;       ;       ; 5.829 ;
; not_reset           ; mem_data_bus_out[10] ; 5.848 ;       ;       ; 5.848 ;
; not_reset           ; mem_data_bus_out[11] ; 5.492 ;       ;       ; 5.492 ;
+---------------------+----------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 7698     ; 7766     ; 7925     ; 7996     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 7698     ; 7766     ; 7925     ; 7996     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Recovery Transfers                                                          ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 34710    ; 35016    ; 34710    ; 35016    ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Removal Transfers                                                           ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 34710    ; 35016    ; 34710    ; 35016    ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 931   ; 931  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 833   ; 833  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 18 17:18:00 2017
Info: Command: quartus_sta top_level -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ASSERT_CONTROL ASSERT_CONTROL
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datad"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datad"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datad"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 1497 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~7|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~14|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~14|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~12|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~12|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~9|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~10|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~11|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~12|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~12|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~8|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_5|nand_7|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_5|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~21|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~21|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~22|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~22|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~23|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~23|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~21|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~22|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~25|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~25|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~26|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~26|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~25|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~27|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~27|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~26|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~25|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~27|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~25|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~8|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~14|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~10|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~31|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~31|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~33|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~33|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~4|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~11|datad"
    Warning (332126): Node "register_array_0|output_mux|output~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~35|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~35|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~36|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~36|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~37|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~37|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~35|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~36|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~4|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~35|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~37|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~21|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|output_mux|output~13|datac"
    Warning (332126): Node "register_array_0|output_mux|output~13|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_0|output~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~6|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~5|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~4|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~11|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~8|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~10|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~8|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~11|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~34|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~30|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~30|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~16|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~22|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~12|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~32|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~36|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~26|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~11|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~10|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~7|datac"
    Warning (332126): Node "register_array_0|output_mux|output~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~21|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~23|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~6|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_5|nand_7|output~0|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~12|datac"
    Warning (332126): Node "register_array_0|output_mux|output~12|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~13|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~9|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~9|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~1|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_0|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|combout"
    Warning (332126): Node "register_array_0|output_mux|output~9|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~31|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~33|datac"
    Warning (332126): Node "register_array_0|output_mux|output~11|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~10|datad"
    Warning (332126): Node "register_array_0|output_mux|output~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~8|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~3|datad"
    Warning (332126): Node "register_array_0|output_mux|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~11|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~8|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|output_mux|output~2|datad"
    Warning (332126): Node "register_array_0|output_mux|output~7|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~6|datab"
    Warning (332126): Node "register_array_0|output_mux|output~5|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_5|nand_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~29|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~29|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~30|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_5|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_5|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datad"
    Warning (332126): Node "register_array_0|output_mux|output~12|datad"
    Warning (332126): Node "register_array_0|output_mux|output~13|datad"
    Warning (332126): Node "register_array_0|output_mux|output~4|datad"
    Warning (332126): Node "register_array_0|output_mux|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~6|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~7|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~5|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~4|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~10|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~12|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~6|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|combout"
    Warning (332126): Node "register_array_0|output_mux|output~4|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~11|datab"
    Warning (332126): Node "register_array_0|output_mux|output~10|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~3|datac"
    Warning (332126): Node "register_array_0|output_mux|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~7|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datad"
    Warning (332126): Node "register_array_0|output_mux|output~6|datad"
    Warning (332126): Node "register_array_0|output_mux|output~5|datab"
    Warning (332126): Node "register_array_0|output_mux|output~12|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~13|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~9|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datab"
    Warning (332126): Node "register_array_0|output_mux|output~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~31|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~38|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~30|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~11|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~9|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~30|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~29|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_5|output|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~35|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~9|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~9|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~31|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_5|nand_7|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_3|nand_3|output~9|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~8|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~9|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~8|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~8|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~8|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~8|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~8|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~7|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~4|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~15|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~23|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~11|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~37|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~27|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~29|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~11|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~10|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~33|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~9|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~4|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~11|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~10|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~3|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~2|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|and_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|and_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac"
Critical Warning (332081): Design contains combinational loop of 1497 nodes. Estimating the delays through the loop.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|control_matrix|END_STATE_out|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|NEXT_STATE_out~1|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.041
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.041       -47.988 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -4.544
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.544       -11.668 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -17.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.001      -235.124 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -4.669
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.669       -30.363 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -4.845
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.845      -764.201 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|control_matrix|END_STATE_out|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|NEXT_STATE_out~1|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.750
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.750       -15.042 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -1.836
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.836        -4.608 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -5.542
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.542       -77.755 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -1.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.608       -10.025 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -1.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.250      -140.936 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1617 warnings
    Info: Peak virtual memory: 607 megabytes
    Info: Processing ended: Wed Jan 18 17:18:02 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


