// Seed: 897765378
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  output wire id_36;
  output wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_15 = {1{id_29}};
  wire id_38, id_39;
endmodule
module module_1 #(
    parameter id_14 = 32'd75,
    parameter id_15 = 32'd7,
    parameter id_16 = 32'd74,
    parameter id_5  = 32'd21
) (
    input tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    output wor id_3,
    output wire id_4,
    input tri _id_5,
    output wand id_6,
    input wand id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    input wand id_12,
    input tri1 id_13,
    output tri _id_14,
    input uwire _id_15,
    input wand _id_16,
    output uwire id_17
);
  wire [id_16 : 1  -  id_15] id_19;
  logic [7:0][id_5 : id_5] id_20;
  logic id_21[1 : 1] = id_12;
  logic [-1 : id_14] id_22;
  ;
  logic id_23;
  logic [-1 : -1 'b0] id_24;
  ;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_22,
      id_21,
      id_23,
      id_21,
      id_19,
      id_23,
      id_19,
      id_22,
      id_21,
      id_24,
      id_21,
      id_22,
      id_24,
      id_23,
      id_24,
      id_19,
      id_21,
      id_23,
      id_24,
      id_21,
      id_23,
      id_23,
      id_23,
      id_22,
      id_21,
      id_23,
      id_19,
      id_19,
      id_19,
      id_23,
      id_24,
      id_22,
      id_24,
      id_21
  );
  if (1) begin : LABEL_0
    always @(-1)
      if (1) begin : LABEL_1
        id_20[id_16] <= id_15 - id_24;
      end
    wire id_25;
  end else begin : LABEL_2
    assign id_1 = 1;
    wire id_26;
    ;
  end
endmodule
