# do TestProject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU {/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:46 on Jun 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU" /home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:49:47 on Jun 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
