Analysis & Synthesis report for MIPS_Single_Cycle_IO
Sun May 29 17:23:53 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1
 16. Source assignments for RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1
 17. Source assignments for RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1
 18. Source assignments for RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1
 19. Source assignments for RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: PLL:inst13|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: inst_rom:inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. Parameter Settings for Inferred Entity Instance: RISCALU:inst1|lpm_mult:Mult2
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "RISCALU:inst1|adder_subtractor:subtractor"
 33. Port Connectivity Checks: "RISCALU:inst1|adder_subtractor:adder"
 34. Port Connectivity Checks: "RISCCU:inst24|InstDecoder:InstDecoder0"
 35. SignalTap II Logic Analyzer Settings
 36. In-System Memory Content Editor Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Connections to In-System Debugging Instance "auto_signaltap_0"
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 29 17:23:52 2022           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; MIPS_Single_Cycle_IO                            ;
; Top-level Entity Name              ; MIPS_Single_Cycle_IO                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 9,349                                           ;
;     Total combinational functions  ; 4,371                                           ;
;     Dedicated logic registers      ; 6,622                                           ;
; Total registers                    ; 6622                                            ;
; Total pins                         ; 119                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 3,264,512                                       ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CE115F29C7        ;                      ;
; Top-level entity name                                                      ; MIPS_Single_Cycle_IO ; MIPS_Single_Cycle_IO ;
; Family name                                                                ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; OpenCore Plus hardware evaluation                                          ; Enable               ; Enable               ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; define.v                                                           ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/define.v                                                           ;             ;
; MIPS_Single_Cycle_IO.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf                                           ;             ;
; RISCALU/adder_subtractor.v                                         ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/adder_subtractor.v                                         ;             ;
; RISCALU/shift_register.v                                           ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/shift_register.v                                           ;             ;
; RISCALU/RISCALU.v                                                  ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v                                                  ;             ;
; RISCRAM/RISCRAM_EDA.v                                              ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v                                              ;             ;
; RISCREG/RISCREG.v                                                  ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCREG/RISCREG.v                                                  ;             ;
; RISCCU/InstDecoder.v                                               ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/InstDecoder.v                                               ;             ;
; RISCCU/uCommand.v                                                  ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/uCommand.v                                                  ;             ;
; RISCCU/RISCCU.v                                                    ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/RISCCU.v                                                    ;             ;
; RISCIO/DispDecoder.v                                               ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/DispDecoder.v                                               ;             ;
; RISCIO/IOAddrDecoder.v                                             ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOAddrDecoder.v                                             ;             ;
; RISCIO/IOInterface.v                                               ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v                                               ;             ;
; Splitter/Splitter.v                                                ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/Splitter/Splitter.v                                                ;             ;
; signextend/signextend.v                                            ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/signextend/signextend.v                                            ;             ;
; pc_reg/pc_reg.v                                                    ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/pc_reg/pc_reg.v                                                    ;             ;
; mux21_32/mux21_32.v                                                ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/mux21_32/mux21_32.v                                                ;             ;
; mux21_5/mux21_5.v                                                  ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/mux21_5/mux21_5.v                                                  ;             ;
; add4/add4.v                                                        ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/add4/add4.v                                                        ;             ;
; add/add.v                                                          ; yes             ; User Verilog HDL File                        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/add/add.v                                                          ;             ;
; inst_rom.v                                                         ; yes             ; User Wizard-Generated File                   ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v                                                         ;             ;
; PLL.v                                                              ; yes             ; User Wizard-Generated File                   ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v                                                              ;             ;
; constant16.v                                                       ; yes             ; User Wizard-Generated File                   ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/constant16.v                                                       ;             ;
; data_ram0.v                                                        ; yes             ; User Wizard-Generated File                   ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v                                                        ;             ;
; data_ram1.v                                                        ; yes             ; User Wizard-Generated File                   ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v                                                        ;             ;
; data_ram2.v                                                        ; yes             ; User Wizard-Generated File                   ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v                                                        ;             ;
; data_ram3.v                                                        ; yes             ; User Wizard-Generated File                   ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v                                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                                       ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                                                   ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                  ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/pll_altpll.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                                     ;             ;
; db/altsyncram_bbc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf                                             ;             ;
; db/altsyncram_fsd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_fsd2.tdf                                             ;             ;
; inst_rom.hex                                                       ; yes             ; Auto-Found Memory Initialization File        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.hex                                                       ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                   ;             ;
; db/altsyncram_efk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf                                             ;             ;
; db/altsyncram_pka2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_pka2.tdf                                             ;             ;
; db/altsyncram_ffk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_ffk1.tdf                                             ;             ;
; db/altsyncram_qka2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_qka2.tdf                                             ;             ;
; db/altsyncram_gfk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_gfk1.tdf                                             ;             ;
; db/altsyncram_rka2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_rka2.tdf                                             ;             ;
; db/altsyncram_hfk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_hfk1.tdf                                             ;             ;
; db/altsyncram_ska2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_ska2.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                           ;             ;
; db/altsyncram_qe24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_qe24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                                                                                     ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                                                                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                  ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                          ;             ;
; db/cntr_9ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_9ii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                      ; altera_sld  ;
; db/ip/sld27c1c0b0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                     ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/multcore.inc                                                                                                                     ;             ;
; db/mult_46t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mult_46t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 9,349             ;
;                                             ;                   ;
; Total combinational functions               ; 4371              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 3132              ;
;     -- 3 input functions                    ; 879               ;
;     -- <=2 input functions                  ; 360               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 4112              ;
;     -- arithmetic mode                      ; 259               ;
;                                             ;                   ;
; Total registers                             ; 6622              ;
;     -- Dedicated logic registers            ; 6622              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 119               ;
; Total memory bits                           ; 3264512           ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 6                 ;
;                                             ;                   ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; CLOCK_50MHZ~input ;
; Maximum fan-out                             ; 3681              ;
; Total fan-out                               ; 49159             ;
; Average fan-out                             ; 4.20              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MIPS_Single_Cycle_IO                                                                                                                   ; 4371 (4)            ; 6622 (0)                  ; 3264512     ; 6            ; 0       ; 3         ; 119  ; 0            ; |MIPS_Single_Cycle_IO                                                                                                                                                                                                                                                                                                                                            ; MIPS_Single_Cycle_IO              ; work         ;
;    |IOInterface:inst28|                                                                                                                 ; 52 (30)             ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|IOInterface:inst28                                                                                                                                                                                                                                                                                                                         ; IOInterface                       ; work         ;
;       |DispDecoder:DispDecoder|                                                                                                         ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|IOInterface:inst28|DispDecoder:DispDecoder                                                                                                                                                                                                                                                                                                 ; DispDecoder                       ; work         ;
;       |IOAddrDecoder:RISCIOAddrDecoder|                                                                                                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|IOInterface:inst28|IOAddrDecoder:RISCIOAddrDecoder                                                                                                                                                                                                                                                                                         ; IOAddrDecoder                     ; work         ;
;    |PLL:inst13|                                                                                                                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|PLL:inst13                                                                                                                                                                                                                                                                                                                                 ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|PLL:inst13|altpll:altpll_component                                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                               ; PLL_altpll                        ; work         ;
;    |RISCALU:inst1|                                                                                                                      ; 376 (150)           ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCALU:inst1                                                                                                                                                                                                                                                                                                                              ; RISCALU                           ; work         ;
;       |adder_subtractor:adder|                                                                                                          ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCALU:inst1|adder_subtractor:adder                                                                                                                                                                                                                                                                                                       ; adder_subtractor                  ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCALU:inst1|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCALU:inst1|lpm_mult:Mult2|mult_46t:auto_generated                                                                                                                                                                                                                                                                                       ; mult_46t                          ; work         ;
;       |shift_register:shift|                                                                                                            ; 164 (164)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCALU:inst1|shift_register:shift                                                                                                                                                                                                                                                                                                         ; shift_register                    ; work         ;
;    |RISCCU:inst24|                                                                                                                      ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCCU:inst24                                                                                                                                                                                                                                                                                                                              ; RISCCU                            ; work         ;
;       |InstDecoder:InstDecoder0|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCCU:inst24|InstDecoder:InstDecoder0                                                                                                                                                                                                                                                                                                     ; InstDecoder                       ; work         ;
;       |uCommand:uCommand0|                                                                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCCU:inst24|uCommand:uCommand0                                                                                                                                                                                                                                                                                                           ; uCommand                          ; work         ;
;    |RISCRAM_EDA:inst26|                                                                                                                 ; 214 (0)             ; 140 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26                                                                                                                                                                                                                                                                                                                         ; RISCRAM_EDA                       ; work         ;
;       |data_ram0:ram0|                                                                                                                  ; 53 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0                                                                                                                                                                                                                                                                                                          ; data_ram0                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 53 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_efk1:auto_generated|                                                                                            ; 53 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated                                                                                                                                                                                                                                           ; altsyncram_efk1                   ; work         ;
;                |altsyncram_pka2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1                                                                                                                                                                                                               ; altsyncram_pka2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 53 (35)             ; 35 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |data_ram1:ram1|                                                                                                                  ; 54 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1                                                                                                                                                                                                                                                                                                          ; data_ram1                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 54 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_ffk1:auto_generated|                                                                                            ; 54 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated                                                                                                                                                                                                                                           ; altsyncram_ffk1                   ; work         ;
;                |altsyncram_qka2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1                                                                                                                                                                                                               ; altsyncram_qka2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 54 (36)             ; 35 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |data_ram2:ram2|                                                                                                                  ; 53 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2                                                                                                                                                                                                                                                                                                          ; data_ram2                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 53 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_gfk1:auto_generated|                                                                                            ; 53 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated                                                                                                                                                                                                                                           ; altsyncram_gfk1                   ; work         ;
;                |altsyncram_rka2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1                                                                                                                                                                                                               ; altsyncram_rka2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 53 (35)             ; 35 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |data_ram3:ram3|                                                                                                                  ; 54 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3                                                                                                                                                                                                                                                                                                          ; data_ram3                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 54 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_hfk1:auto_generated|                                                                                            ; 54 (0)              ; 35 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated                                                                                                                                                                                                                                           ; altsyncram_hfk1                   ; work         ;
;                |altsyncram_ska2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1                                                                                                                                                                                                               ; altsyncram_ska2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 54 (36)             ; 35 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;    |RISCREG:inst39|                                                                                                                     ; 1391 (1391)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|RISCREG:inst39                                                                                                                                                                                                                                                                                                                             ; RISCREG                           ; work         ;
;    |add4:inst5|                                                                                                                         ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|add4:inst5                                                                                                                                                                                                                                                                                                                                 ; add4                              ; work         ;
;    |add:inst22|                                                                                                                         ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|add:inst22                                                                                                                                                                                                                                                                                                                                 ; add                               ; work         ;
;    |inst_rom:inst|                                                                                                                      ; 92 (0)              ; 66 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|inst_rom:inst                                                                                                                                                                                                                                                                                                                              ; inst_rom                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 92 (0)              ; 66 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_bbc1:auto_generated|                                                                                               ; 92 (0)              ; 66 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_bbc1                   ; work         ;
;             |altsyncram_fsd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1                                                                                                                                                                                                                                   ; altsyncram_fsd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 92 (74)             ; 66 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;    |mux21_32:inst11|                                                                                                                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|mux21_32:inst11                                                                                                                                                                                                                                                                                                                            ; mux21_32                          ; work         ;
;    |mux21_32:inst15|                                                                                                                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|mux21_32:inst15                                                                                                                                                                                                                                                                                                                            ; mux21_32                          ; work         ;
;    |mux21_32:inst17|                                                                                                                    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|mux21_32:inst17                                                                                                                                                                                                                                                                                                                            ; mux21_32                          ; work         ;
;    |mux21_5:inst9|                                                                                                                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|mux21_5:inst9                                                                                                                                                                                                                                                                                                                              ; mux21_5                           ; work         ;
;    |pc_reg:inst4|                                                                                                                       ; 63 (63)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|pc_reg:inst4                                                                                                                                                                                                                                                                                                                               ; pc_reg                            ; work         ;
;    |signextend:inst16|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|signextend:inst16                                                                                                                                                                                                                                                                                                                          ; signextend                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 305 (1)             ; 191 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 304 (0)             ; 191 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 304 (0)             ; 191 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 304 (1)             ; 191 (10)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 303 (0)             ; 181 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 303 (260)           ; 181 (152)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1687 (2)            ; 5075 (781)                ; 3194880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1685 (0)            ; 4294 (0)                  ; 3194880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1685 (88)           ; 4294 (1646)               ; 3194880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3194880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qe24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3194880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qe24:auto_generated                                                                                                                                                 ; altsyncram_qe24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 917 (3)             ; 1969 (2)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 780 (0)             ; 1950 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1170 (1170)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 780 (0)             ; 780 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 132 (132)           ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 489 (11)            ; 472 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_9ii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9ii:auto_generated                                                             ; cntr_9ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 390 (390)           ; 390 (390)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Single_Cycle_IO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+
; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 128          ; 8            ; 128          ; 8            ; 1024    ; None         ;
; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 128          ; 8            ; 128          ; 8            ; 1024    ; None         ;
; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 128          ; 8            ; 128          ; 8            ; 1024    ; None         ;
; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 128          ; 8            ; 128          ; 8            ; 1024    ; None         ;
; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; inst_rom.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qe24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 390          ; 8192         ; 390          ; 3194880 ; None         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_Single_Cycle_IO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |MIPS_Single_Cycle_IO|inst_rom:inst                                                                                                                                                                                                                                                       ; inst_rom.v      ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |MIPS_Single_Cycle_IO|PLL:inst13                                                                                                                                                                                                                                                          ; PLL.v           ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |MIPS_Single_Cycle_IO|constant16:inst25                                                                                                                                                                                                                                                   ; constant16.v    ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0                                                                                                                                                                                                                                   ; data_ram0.v     ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1                                                                                                                                                                                                                                   ; data_ram1.v     ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2                                                                                                                                                                                                                                   ; data_ram2.v     ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3                                                                                                                                                                                                                                   ; data_ram3.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4                                                                                                                     ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6622  ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 118   ;
; Number of registers using Asynchronous Clear ; 2969  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2942  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|LCD_RS                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|HEX0[5]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|HEX1[4]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|HEX2[6]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|HEX3[0]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|HEX4[6]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|HEX5[6]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|HEX6[6]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|HEX7[0]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|LCD_DATA[0]                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|LEDG[4]                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|IOInterface:inst28|LEDR[11]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|pc_reg:inst4|pc_out[1]                                                                                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_Single_Cycle_IO|pc_reg:inst4|pc_out[30]                                                                                                                                                                          ;
; 6:1                ; 26 bits   ; 104 LEs       ; 78 LEs               ; 26 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|pc_reg:inst4|pc_out[24]                                                                                                                                                                          ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                          ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Single_Cycle_IO|mux21_5:inst9|c[4]                                                                                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |MIPS_Single_Cycle_IO|RISCALU:inst1|Mux22                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_Single_Cycle_IO|RISCALU:inst1|Mux11                                                                                                                                                                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |MIPS_Single_Cycle_IO|RISCREG:inst39|rdata1[15]                                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MIPS_Single_Cycle_IO|RISCALU:inst1|Mux6                                                                                                                                                                               ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |MIPS_Single_Cycle_IO|RISCREG:inst39|rdata2[3]                                                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_Single_Cycle_IO|RISCALU:inst1|Mux3                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst13|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_rom:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; inst_rom.hex         ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_bbc1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; data_ram0.hex        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_efk1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; data_ram1.hex        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_ffk1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; data_ram2.hex        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_gfk1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; data_ram3.hex        ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_hfk1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 390                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 390                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 1197                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 390                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCALU:inst1|lpm_mult:Mult2       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL:inst13|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                 ;
; Entity Instance                           ; inst_rom:inst|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 1                            ;
; Entity Instance                       ; RISCALU:inst1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                           ;
;     -- LPM_WIDTHB                     ; 32                           ;
;     -- LPM_WIDTHP                     ; 64                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISCALU:inst1|adder_subtractor:subtractor" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; sub  ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "RISCALU:inst1|adder_subtractor:adder" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; sub  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCCU:inst24|InstDecoder:InstDecoder0"                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; isub ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ixor ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 390                 ; 390              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                     ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 32    ; 2048  ; Read/Write ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated                     ;
; 1              ; NONE        ; 8     ; 128   ; Read/Write ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated ;
; 2              ; NONE        ; 8     ; 128   ; Read/Write ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated ;
; 3              ; NONE        ; 8     ; 128   ; Read/Write ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated ;
; 4              ; NONE        ; 8     ; 128   ; Read/Write ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 643                         ;
; cycloneiii_ff         ; 1356                        ;
;     CLR               ; 28                          ;
;     ENA               ; 195                         ;
;     ENA CLR           ; 1059                        ;
;     ENA CLR SLD       ; 39                          ;
;     ENA SCLR          ; 26                          ;
;     ENA SCLR SLD      ; 4                           ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 2379                        ;
;     arith             ; 155                         ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 87                          ;
;     normal            ; 2224                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 157                         ;
;         4 data inputs ; 1966                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 10.30                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                  ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                   ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50MHZ                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50MHZ                                                                                                                         ; N/A     ;
; KEY[0]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                              ; N/A     ;
; KEY[0]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                              ; N/A     ;
; KEY[0]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                              ; N/A     ;
; PLL:inst13|c0                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                       ; N/A     ;
; PLL:inst13|c0                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                       ; N/A     ;
; PLL:inst13|c1                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]                                                       ; N/A     ;
; PLL:inst13|c1                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]                                                       ; N/A     ;
; RISCALU:inst1|equal                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Equal0~20                                                                                                             ; N/A     ;
; RISCALU:inst1|equal                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Equal0~20                                                                                                             ; N/A     ;
; RISCALU:inst1|of                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Selector0~0                                                                                                           ; N/A     ;
; RISCALU:inst1|of                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Selector0~0                                                                                                           ; N/A     ;
; RISCALU:inst1|result[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux31~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux31~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux21~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux21~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux20~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux20~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux19~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux19~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux18~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux18~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux17~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux17~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux16~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux16~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux15~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux15~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux14~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux14~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux13~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux13~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux12~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux12~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux30~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux30~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux11~7                                                                                                               ; N/A     ;
; RISCALU:inst1|result[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux11~7                                                                                                               ; N/A     ;
; RISCALU:inst1|result[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux10~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux10~3                                                                                                               ; N/A     ;
; RISCALU:inst1|result[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux9~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux9~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux8~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux8~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux7~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux7~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux6~6                                                                                                                ; N/A     ;
; RISCALU:inst1|result[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux6~6                                                                                                                ; N/A     ;
; RISCALU:inst1|result[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux5~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux5~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux4~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux4~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux3~6                                                                                                                ; N/A     ;
; RISCALU:inst1|result[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux3~6                                                                                                                ; N/A     ;
; RISCALU:inst1|result[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux2~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux2~3                                                                                                                ; N/A     ;
; RISCALU:inst1|result[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux29~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux29~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux1~1                                                                                                                ; N/A     ;
; RISCALU:inst1|result[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux1~1                                                                                                                ; N/A     ;
; RISCALU:inst1|result[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux0~1                                                                                                                ; N/A     ;
; RISCALU:inst1|result[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux0~1                                                                                                                ; N/A     ;
; RISCALU:inst1|result[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux28~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux28~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux27~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux27~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux26~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux26~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux25~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux25~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux24~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux24~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux23~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux23~1                                                                                                               ; N/A     ;
; RISCALU:inst1|result[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux22~2                                                                                                               ; N/A     ;
; RISCALU:inst1|result[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux22~2                                                                                                               ; N/A     ;
; RISCALU:inst1|uof                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Selector1~3                                                                                                           ; N/A     ;
; RISCALU:inst1|uof                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Selector1~3                                                                                                           ; N/A     ;
; RISCALU:inst1|x[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[0]~54                                                                                                             ; N/A     ;
; RISCALU:inst1|x[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[0]~54                                                                                                             ; N/A     ;
; RISCALU:inst1|x[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[10]~62                                                                                                            ; N/A     ;
; RISCALU:inst1|x[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[10]~62                                                                                                            ; N/A     ;
; RISCALU:inst1|x[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[11]~63                                                                                                            ; N/A     ;
; RISCALU:inst1|x[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[11]~63                                                                                                            ; N/A     ;
; RISCALU:inst1|x[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[12]~64                                                                                                            ; N/A     ;
; RISCALU:inst1|x[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[12]~64                                                                                                            ; N/A     ;
; RISCALU:inst1|x[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[13]~65                                                                                                            ; N/A     ;
; RISCALU:inst1|x[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[13]~65                                                                                                            ; N/A     ;
; RISCALU:inst1|x[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[14]~66                                                                                                            ; N/A     ;
; RISCALU:inst1|x[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[14]~66                                                                                                            ; N/A     ;
; RISCALU:inst1|x[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[15]~67                                                                                                            ; N/A     ;
; RISCALU:inst1|x[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[15]~67                                                                                                            ; N/A     ;
; RISCALU:inst1|x[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[16]~68                                                                                                            ; N/A     ;
; RISCALU:inst1|x[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[16]~68                                                                                                            ; N/A     ;
; RISCALU:inst1|x[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[17]~69                                                                                                            ; N/A     ;
; RISCALU:inst1|x[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[17]~69                                                                                                            ; N/A     ;
; RISCALU:inst1|x[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[18]~70                                                                                                            ; N/A     ;
; RISCALU:inst1|x[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[18]~70                                                                                                            ; N/A     ;
; RISCALU:inst1|x[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[19]~71                                                                                                            ; N/A     ;
; RISCALU:inst1|x[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[19]~71                                                                                                            ; N/A     ;
; RISCALU:inst1|x[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[1]~55                                                                                                             ; N/A     ;
; RISCALU:inst1|x[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[1]~55                                                                                                             ; N/A     ;
; RISCALU:inst1|x[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[20]~72                                                                                                            ; N/A     ;
; RISCALU:inst1|x[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[20]~72                                                                                                            ; N/A     ;
; RISCALU:inst1|x[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[21]~73                                                                                                            ; N/A     ;
; RISCALU:inst1|x[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[21]~73                                                                                                            ; N/A     ;
; RISCALU:inst1|x[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[22]~74                                                                                                            ; N/A     ;
; RISCALU:inst1|x[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[22]~74                                                                                                            ; N/A     ;
; RISCALU:inst1|x[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[23]~75                                                                                                            ; N/A     ;
; RISCALU:inst1|x[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[23]~75                                                                                                            ; N/A     ;
; RISCALU:inst1|x[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[24]~76                                                                                                            ; N/A     ;
; RISCALU:inst1|x[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[24]~76                                                                                                            ; N/A     ;
; RISCALU:inst1|x[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[25]~77                                                                                                            ; N/A     ;
; RISCALU:inst1|x[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[25]~77                                                                                                            ; N/A     ;
; RISCALU:inst1|x[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[26]~78                                                                                                            ; N/A     ;
; RISCALU:inst1|x[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[26]~78                                                                                                            ; N/A     ;
; RISCALU:inst1|x[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[27]~79                                                                                                            ; N/A     ;
; RISCALU:inst1|x[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[27]~79                                                                                                            ; N/A     ;
; RISCALU:inst1|x[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[28]~80                                                                                                            ; N/A     ;
; RISCALU:inst1|x[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[28]~80                                                                                                            ; N/A     ;
; RISCALU:inst1|x[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[29]~81                                                                                                            ; N/A     ;
; RISCALU:inst1|x[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[29]~81                                                                                                            ; N/A     ;
; RISCALU:inst1|x[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux6~0                                                                                                                ; N/A     ;
; RISCALU:inst1|x[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux6~0                                                                                                                ; N/A     ;
; RISCALU:inst1|x[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[30]~82                                                                                                            ; N/A     ;
; RISCALU:inst1|x[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[30]~82                                                                                                            ; N/A     ;
; RISCALU:inst1|x[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[31]~83                                                                                                            ; N/A     ;
; RISCALU:inst1|x[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[31]~83                                                                                                            ; N/A     ;
; RISCALU:inst1|x[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[3]~56                                                                                                             ; N/A     ;
; RISCALU:inst1|x[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[3]~56                                                                                                             ; N/A     ;
; RISCALU:inst1|x[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux11~8_wirecell                                                                                                      ; N/A     ;
; RISCALU:inst1|x[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux11~8_wirecell                                                                                                      ; N/A     ;
; RISCALU:inst1|x[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[5]~57                                                                                                             ; N/A     ;
; RISCALU:inst1|x[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[5]~57                                                                                                             ; N/A     ;
; RISCALU:inst1|x[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[6]~58                                                                                                             ; N/A     ;
; RISCALU:inst1|x[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[6]~58                                                                                                             ; N/A     ;
; RISCALU:inst1|x[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[7]~59                                                                                                             ; N/A     ;
; RISCALU:inst1|x[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[7]~59                                                                                                             ; N/A     ;
; RISCALU:inst1|x[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[8]~60                                                                                                             ; N/A     ;
; RISCALU:inst1|x[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[8]~60                                                                                                             ; N/A     ;
; RISCALU:inst1|x[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[9]~61                                                                                                             ; N/A     ;
; RISCALU:inst1|x[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst17|c[9]~61                                                                                                             ; N/A     ;
; RISCALU:inst1|y[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[0]~33                                                                                                             ; N/A     ;
; RISCALU:inst1|y[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[0]~33                                                                                                             ; N/A     ;
; RISCALU:inst1|y[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[10]~43                                                                                                            ; N/A     ;
; RISCALU:inst1|y[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[10]~43                                                                                                            ; N/A     ;
; RISCALU:inst1|y[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[11]~42                                                                                                            ; N/A     ;
; RISCALU:inst1|y[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[11]~42                                                                                                            ; N/A     ;
; RISCALU:inst1|y[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[12]~45                                                                                                            ; N/A     ;
; RISCALU:inst1|y[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[12]~45                                                                                                            ; N/A     ;
; RISCALU:inst1|y[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[13]~44                                                                                                            ; N/A     ;
; RISCALU:inst1|y[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[13]~44                                                                                                            ; N/A     ;
; RISCALU:inst1|y[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[14]~47                                                                                                            ; N/A     ;
; RISCALU:inst1|y[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[14]~47                                                                                                            ; N/A     ;
; RISCALU:inst1|y[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[15]~46                                                                                                            ; N/A     ;
; RISCALU:inst1|y[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[15]~46                                                                                                            ; N/A     ;
; RISCALU:inst1|y[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[16]~49                                                                                                            ; N/A     ;
; RISCALU:inst1|y[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[16]~49                                                                                                            ; N/A     ;
; RISCALU:inst1|y[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[17]~48                                                                                                            ; N/A     ;
; RISCALU:inst1|y[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[17]~48                                                                                                            ; N/A     ;
; RISCALU:inst1|y[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[18]~51                                                                                                            ; N/A     ;
; RISCALU:inst1|y[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[18]~51                                                                                                            ; N/A     ;
; RISCALU:inst1|y[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[19]~50                                                                                                            ; N/A     ;
; RISCALU:inst1|y[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[19]~50                                                                                                            ; N/A     ;
; RISCALU:inst1|y[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[1]~32                                                                                                             ; N/A     ;
; RISCALU:inst1|y[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[1]~32                                                                                                             ; N/A     ;
; RISCALU:inst1|y[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[20]~53                                                                                                            ; N/A     ;
; RISCALU:inst1|y[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[20]~53                                                                                                            ; N/A     ;
; RISCALU:inst1|y[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[21]~52                                                                                                            ; N/A     ;
; RISCALU:inst1|y[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[21]~52                                                                                                            ; N/A     ;
; RISCALU:inst1|y[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[22]~55                                                                                                            ; N/A     ;
; RISCALU:inst1|y[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[22]~55                                                                                                            ; N/A     ;
; RISCALU:inst1|y[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[23]~54                                                                                                            ; N/A     ;
; RISCALU:inst1|y[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[23]~54                                                                                                            ; N/A     ;
; RISCALU:inst1|y[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[24]~57                                                                                                            ; N/A     ;
; RISCALU:inst1|y[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[24]~57                                                                                                            ; N/A     ;
; RISCALU:inst1|y[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[25]~56                                                                                                            ; N/A     ;
; RISCALU:inst1|y[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[25]~56                                                                                                            ; N/A     ;
; RISCALU:inst1|y[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[26]~59                                                                                                            ; N/A     ;
; RISCALU:inst1|y[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[26]~59                                                                                                            ; N/A     ;
; RISCALU:inst1|y[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[27]~58                                                                                                            ; N/A     ;
; RISCALU:inst1|y[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[27]~58                                                                                                            ; N/A     ;
; RISCALU:inst1|y[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[28]~61                                                                                                            ; N/A     ;
; RISCALU:inst1|y[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[28]~61                                                                                                            ; N/A     ;
; RISCALU:inst1|y[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[29]~60                                                                                                            ; N/A     ;
; RISCALU:inst1|y[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[29]~60                                                                                                            ; N/A     ;
; RISCALU:inst1|y[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[2]~34                                                                                                             ; N/A     ;
; RISCALU:inst1|y[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[2]~34                                                                                                             ; N/A     ;
; RISCALU:inst1|y[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[30]~63                                                                                                            ; N/A     ;
; RISCALU:inst1|y[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[30]~63                                                                                                            ; N/A     ;
; RISCALU:inst1|y[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[31]~62                                                                                                            ; N/A     ;
; RISCALU:inst1|y[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[31]~62                                                                                                            ; N/A     ;
; RISCALU:inst1|y[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[3]~35                                                                                                             ; N/A     ;
; RISCALU:inst1|y[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[3]~35                                                                                                             ; N/A     ;
; RISCALU:inst1|y[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[4]~37                                                                                                             ; N/A     ;
; RISCALU:inst1|y[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[4]~37                                                                                                             ; N/A     ;
; RISCALU:inst1|y[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[5]~36                                                                                                             ; N/A     ;
; RISCALU:inst1|y[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[5]~36                                                                                                             ; N/A     ;
; RISCALU:inst1|y[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[6]~39                                                                                                             ; N/A     ;
; RISCALU:inst1|y[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[6]~39                                                                                                             ; N/A     ;
; RISCALU:inst1|y[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[7]~38                                                                                                             ; N/A     ;
; RISCALU:inst1|y[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[7]~38                                                                                                             ; N/A     ;
; RISCALU:inst1|y[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[8]~41                                                                                                             ; N/A     ;
; RISCALU:inst1|y[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[8]~41                                                                                                             ; N/A     ;
; RISCALU:inst1|y[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[9]~40                                                                                                             ; N/A     ;
; RISCALU:inst1|y[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst15|c[9]~40                                                                                                             ; N/A     ;
; RISCCU:inst24|ALUOP[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|ALUOP[2]~0                                                                                         ; N/A     ;
; RISCCU:inst24|ALUOP[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|ALUOP[2]~0                                                                                         ; N/A     ;
; RISCCU:inst24|ALUOP[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|ALUOP[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|ALUOP[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|ALUOP[2]~0                                                                                         ; N/A     ;
; RISCCU:inst24|ALUOP[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|ALUOP[2]~0                                                                                         ; N/A     ;
; RISCCU:inst24|ALUOP[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ior~0                                                                                        ; N/A     ;
; RISCCU:inst24|ALUOP[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ior~0                                                                                        ; N/A     ;
; RISCCU:inst24|Branch                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|Branch~_wirecell                                                                                   ; N/A     ;
; RISCCU:inst24|Branch                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|Branch~_wirecell                                                                                   ; N/A     ;
; RISCCU:inst24|Halt                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|syscall~0                                                                                    ; N/A     ;
; RISCCU:inst24|Halt                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|syscall~0                                                                                    ; N/A     ;
; RISCCU:inst24|ImmtoB                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|ImmtoB                                                                                             ; N/A     ;
; RISCCU:inst24|ImmtoB                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|ImmtoB                                                                                             ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[0]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[0]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[1]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[1]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[2]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[2]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[3]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[3]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[4]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[4]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[5]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|func[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[5]                     ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[26]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[26]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[27]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[27]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[28]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[28]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[29]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[29]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[30]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[30]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[31]                    ; N/A     ;
; RISCCU:inst24|InstDecoder:InstDecoder0|op[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[31]                    ; N/A     ;
; RISCCU:inst24|Lui                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ilui~0                                                                                       ; N/A     ;
; RISCCU:inst24|Lui                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ilui~0                                                                                       ; N/A     ;
; RISCCU:inst24|MEMtoREG                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|MEMtoREG                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|Mode[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|Mode[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|Mode[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|Mode[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|PCtoR31                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ijal                                                                                         ; N/A     ;
; RISCCU:inst24|PCtoR31                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ijal                                                                                         ; N/A     ;
; RISCCU:inst24|REGDes                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|REGDes~2_wirecell                                                                                  ; N/A     ;
; RISCCU:inst24|REGDes                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|REGDes~2_wirecell                                                                                  ; N/A     ;
; RISCCU:inst24|RStoPC                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ijr~1                                                                                        ; N/A     ;
; RISCCU:inst24|RStoPC                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ijr~1                                                                                        ; N/A     ;
; RISCCU:inst24|ShamttoA                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|ShamttoA                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCCU:inst24|Sigextend                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|Sigextend                                                                                          ; N/A     ;
; RISCCU:inst24|Sigextend                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|Sigextend                                                                                          ; N/A     ;
; RISCCU:inst24|TargettoPC                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ij~1                                                                                         ; N/A     ;
; RISCCU:inst24|TargettoPC                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|ij~1                                                                                         ; N/A     ;
; RISCCU:inst24|Z                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Equal0~20                                                                                                             ; N/A     ;
; RISCCU:inst24|Z                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Equal0~20                                                                                                             ; N/A     ;
; RISCCU:inst24|nWriteMEM                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|isw~_wirecell                                                                                ; N/A     ;
; RISCCU:inst24|nWriteMEM                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|InstDecoder:InstDecoder0|isw~_wirecell                                                                                ; N/A     ;
; RISCCU:inst24|nWriteREG                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|nWriteREG~0_wirecell                                                                               ; N/A     ;
; RISCCU:inst24|nWriteREG                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCCU:inst24|uCommand:uCommand0|nWriteREG~0_wirecell                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux31~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux31~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux30~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux30~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux29~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux29~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux28~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux28~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux27~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux27~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux26~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux26~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux25~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux25~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux24~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux24~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux23~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|Addr[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCALU:inst1|Mux23~1                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|CLK                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]~_wirecell                                             ; N/A     ;
; RISCRAM_EDA:inst26|CLK                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]~_wirecell                                             ; N/A     ;
; RISCRAM_EDA:inst26|Din[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[0]~41                                                                                                         ; N/A     ;
; RISCRAM_EDA:inst26|Din[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[0]~41                                                                                                         ; N/A     ;
; RISCRAM_EDA:inst26|Din[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[10]~251                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[10]~251                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[11]~230                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[11]~230                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[12]~293                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[12]~293                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[13]~272                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[13]~272                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[14]~335                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[14]~335                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[15]~314                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[15]~314                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[16]~377                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[16]~377                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[17]~356                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[17]~356                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[18]~419                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[18]~419                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[19]~398                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[19]~398                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[1]~20                                                                                                         ; N/A     ;
; RISCRAM_EDA:inst26|Din[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[1]~20                                                                                                         ; N/A     ;
; RISCRAM_EDA:inst26|Din[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[20]~461                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[20]~461                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[21]~440                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[21]~440                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[22]~503                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[22]~503                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[23]~482                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[23]~482                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[24]~545                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[24]~545                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[25]~524                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[25]~524                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[26]~587                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[26]~587                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[27]~566                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[27]~566                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[28]~629                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[28]~629                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[29]~608                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[29]~608                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[2]~62                                                                                                         ; N/A     ;
; RISCRAM_EDA:inst26|Din[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[2]~62                                                                                                         ; N/A     ;
; RISCRAM_EDA:inst26|Din[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[30]~671                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[30]~671                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[31]~650                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[31]~650                                                                                                       ; N/A     ;
; RISCRAM_EDA:inst26|Din[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[3]~83                                                                                                         ; N/A     ;
; RISCRAM_EDA:inst26|Din[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[3]~83                                                                                                         ; N/A     ;
; RISCRAM_EDA:inst26|Din[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[4]~125                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[4]~125                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[5]~104                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[5]~104                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[6]~167                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[6]~167                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[7]~146                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[7]~146                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[8]~209                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[8]~209                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[9]~188                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Din[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[9]~188                                                                                                        ; N/A     ;
; RISCRAM_EDA:inst26|Dout[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[0] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[0] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[2] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[2] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[3] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[3] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[4] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[4] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[5] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[5] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[6] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[6] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[7] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[7] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[0] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[0] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[1] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[1] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[2] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[2] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[3] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[3] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[1] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[1] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[4] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[4] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[5] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[5] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[6] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[6] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[7] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1|q_a[7] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[0] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[0] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[1] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[1] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[2] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[2] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[3] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[3] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[4] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[4] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[5] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[5] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[2] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[2] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[6] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[6] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[31]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[7] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[31]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1|q_a[7] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[3] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[3] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[4] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[4] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[5] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[5] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[6] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[6] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[7] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1|q_a[7] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[0] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[0] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[1] ; N/A     ;
; RISCRAM_EDA:inst26|Dout[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1|q_a[1] ; N/A     ;
; RISCRAM_EDA:inst26|Mode[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCRAM_EDA:inst26|Mode[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCRAM_EDA:inst26|Mode[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCRAM_EDA:inst26|Mode[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; RISCRAM_EDA:inst26|RWn                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7                                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|RWn                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7                                                                                                                               ; N/A     ;
; RISCRAM_EDA:inst26|data_ram0:ram0|wren         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7~_wirecell                                                                                                                     ; N/A     ;
; RISCRAM_EDA:inst26|data_ram0:ram0|wren         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7~_wirecell                                                                                                                     ; N/A     ;
; RISCRAM_EDA:inst26|data_ram1:ram1|wren         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7~_wirecell                                                                                                                     ; N/A     ;
; RISCRAM_EDA:inst26|data_ram1:ram1|wren         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7~_wirecell                                                                                                                     ; N/A     ;
; RISCRAM_EDA:inst26|data_ram2:ram2|wren         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7~_wirecell                                                                                                                     ; N/A     ;
; RISCRAM_EDA:inst26|data_ram2:ram2|wren         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7~_wirecell                                                                                                                     ; N/A     ;
; RISCRAM_EDA:inst26|data_ram3:ram3|wren         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7~_wirecell                                                                                                                     ; N/A     ;
; RISCRAM_EDA:inst26|data_ram3:ram3|wren         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst7~_wirecell                                                                                                                     ; N/A     ;
; RISCREG:inst39|raddr1[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[21]                    ; N/A     ;
; RISCREG:inst39|raddr1[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[21]                    ; N/A     ;
; RISCREG:inst39|raddr1[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[22]                    ; N/A     ;
; RISCREG:inst39|raddr1[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[22]                    ; N/A     ;
; RISCREG:inst39|raddr1[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[23]                    ; N/A     ;
; RISCREG:inst39|raddr1[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[23]                    ; N/A     ;
; RISCREG:inst39|raddr1[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[24]                    ; N/A     ;
; RISCREG:inst39|raddr1[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[24]                    ; N/A     ;
; RISCREG:inst39|raddr1[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[25]                    ; N/A     ;
; RISCREG:inst39|raddr1[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[25]                    ; N/A     ;
; RISCREG:inst39|raddr2[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[16]                    ; N/A     ;
; RISCREG:inst39|raddr2[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[16]                    ; N/A     ;
; RISCREG:inst39|raddr2[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[17]                    ; N/A     ;
; RISCREG:inst39|raddr2[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[17]                    ; N/A     ;
; RISCREG:inst39|raddr2[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[18]                    ; N/A     ;
; RISCREG:inst39|raddr2[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[18]                    ; N/A     ;
; RISCREG:inst39|raddr2[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[19]                    ; N/A     ;
; RISCREG:inst39|raddr2[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[19]                    ; N/A     ;
; RISCREG:inst39|raddr2[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[20]                    ; N/A     ;
; RISCREG:inst39|raddr2[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[20]                    ; N/A     ;
; RISCREG:inst39|rdata1[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[0]~673                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[0]~673                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[10]~230                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[10]~230                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[11]~251                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[11]~251                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[12]~272                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[12]~272                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[13]~293                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[13]~293                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[14]~314                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[14]~314                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[15]~335                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[15]~335                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[16]~356                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[16]~356                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[17]~377                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[17]~377                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[18]~398                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[18]~398                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[19]~419                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[19]~419                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[1]~674                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[1]~674                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[20]~440                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[20]~440                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[21]~461                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[21]~461                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[22]~482                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[22]~482                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[23]~503                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[23]~503                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[24]~524                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[24]~524                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[25]~545                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[25]~545                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[26]~566                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[26]~566                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[27]~587                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[27]~587                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[28]~608                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[28]~608                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[29]~629                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[29]~629                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[2]~675                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[2]~675                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[30]~650                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[30]~650                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[31]~671                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[31]~671                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata1[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[3]~672                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[3]~672                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[4]~125                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[4]~125                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[5]~104                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[5]~104                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[6]~146                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[6]~146                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[7]~167                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[7]~167                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[8]~188                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[8]~188                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[9]~209                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata1[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata1[9]~209                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[0]~41                                                                                                         ; N/A     ;
; RISCREG:inst39|rdata2[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[0]~41                                                                                                         ; N/A     ;
; RISCREG:inst39|rdata2[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[10]~251                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[10]~251                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[11]~230                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[11]~230                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[12]~293                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[12]~293                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[13]~272                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[13]~272                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[14]~335                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[14]~335                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[15]~314                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[15]~314                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[16]~377                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[16]~377                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[17]~356                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[17]~356                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[18]~419                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[18]~419                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[19]~398                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[19]~398                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[1]~20                                                                                                         ; N/A     ;
; RISCREG:inst39|rdata2[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[1]~20                                                                                                         ; N/A     ;
; RISCREG:inst39|rdata2[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[20]~461                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[20]~461                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[21]~440                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[21]~440                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[22]~503                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[22]~503                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[23]~482                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[23]~482                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[24]~545                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[24]~545                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[25]~524                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[25]~524                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[26]~587                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[26]~587                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[27]~566                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[27]~566                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[28]~629                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[28]~629                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[29]~608                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[29]~608                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[2]~62                                                                                                         ; N/A     ;
; RISCREG:inst39|rdata2[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[2]~62                                                                                                         ; N/A     ;
; RISCREG:inst39|rdata2[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[30]~671                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[30]~671                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[31]~650                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[31]~650                                                                                                       ; N/A     ;
; RISCREG:inst39|rdata2[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[3]~83                                                                                                         ; N/A     ;
; RISCREG:inst39|rdata2[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[3]~83                                                                                                         ; N/A     ;
; RISCREG:inst39|rdata2[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[4]~125                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[4]~125                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[5]~104                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[5]~104                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[6]~167                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[6]~167                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[7]~146                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[7]~146                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[8]~209                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[8]~209                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[9]~188                                                                                                        ; N/A     ;
; RISCREG:inst39|rdata2[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISCREG:inst39|rdata2[9]~188                                                                                                        ; N/A     ;
; RISCREG:inst39|waddr[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[0]~0                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[0]~0                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[1]~1                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[1]~1                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[2]~2                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[2]~2                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[3]~3                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[3]~3                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[4]~4                                                                                                                ; N/A     ;
; RISCREG:inst39|waddr[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_5:inst9|c[4]~4                                                                                                                ; N/A     ;
; RISCREG:inst39|wdata[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[0]~64                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[0]~64                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[10]~65                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[10]~65                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[11]~66                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[11]~66                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[12]~67                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[12]~67                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[13]~68                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[13]~68                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[14]~69                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[14]~69                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[15]~70                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[15]~70                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[16]~71                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[16]~71                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[17]~72                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[17]~72                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[18]~73                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[18]~73                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[19]~74                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[19]~74                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[1]~75                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[1]~75                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[20]~76                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[20]~76                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[21]~77                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[21]~77                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[22]~78                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[22]~78                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[23]~79                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[23]~79                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[24]~80                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[24]~80                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[25]~81                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[25]~81                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[26]~82                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[26]~82                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[27]~83                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[27]~83                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[28]~84                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[28]~84                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[29]~85                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[29]~85                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[2]~86                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[2]~86                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[30]~87                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[30]~87                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[31]~88                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[31]~88                                                                                                            ; N/A     ;
; RISCREG:inst39|wdata[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[3]~89                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[3]~89                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[4]~90                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[4]~90                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[5]~91                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[5]~91                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[6]~92                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[6]~92                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[7]~93                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[7]~93                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[8]~94                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[8]~94                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[9]~95                                                                                                             ; N/A     ;
; RISCREG:inst39|wdata[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux21_32:inst11|c[9]~95                                                                                                             ; N/A     ;
; id:inst6|inst[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[0]                     ; N/A     ;
; id:inst6|inst[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[0]                     ; N/A     ;
; id:inst6|inst[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[10]                    ; N/A     ;
; id:inst6|inst[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[10]                    ; N/A     ;
; id:inst6|inst[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[11]                    ; N/A     ;
; id:inst6|inst[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[11]                    ; N/A     ;
; id:inst6|inst[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[12]                    ; N/A     ;
; id:inst6|inst[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[12]                    ; N/A     ;
; id:inst6|inst[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[13]                    ; N/A     ;
; id:inst6|inst[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[13]                    ; N/A     ;
; id:inst6|inst[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[14]                    ; N/A     ;
; id:inst6|inst[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[14]                    ; N/A     ;
; id:inst6|inst[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[15]                    ; N/A     ;
; id:inst6|inst[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[15]                    ; N/A     ;
; id:inst6|inst[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[16]                    ; N/A     ;
; id:inst6|inst[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[16]                    ; N/A     ;
; id:inst6|inst[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[17]                    ; N/A     ;
; id:inst6|inst[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[17]                    ; N/A     ;
; id:inst6|inst[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[18]                    ; N/A     ;
; id:inst6|inst[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[18]                    ; N/A     ;
; id:inst6|inst[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[19]                    ; N/A     ;
; id:inst6|inst[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[19]                    ; N/A     ;
; id:inst6|inst[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[1]                     ; N/A     ;
; id:inst6|inst[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[1]                     ; N/A     ;
; id:inst6|inst[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[20]                    ; N/A     ;
; id:inst6|inst[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[20]                    ; N/A     ;
; id:inst6|inst[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[21]                    ; N/A     ;
; id:inst6|inst[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[21]                    ; N/A     ;
; id:inst6|inst[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[22]                    ; N/A     ;
; id:inst6|inst[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[22]                    ; N/A     ;
; id:inst6|inst[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[23]                    ; N/A     ;
; id:inst6|inst[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[23]                    ; N/A     ;
; id:inst6|inst[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[24]                    ; N/A     ;
; id:inst6|inst[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[24]                    ; N/A     ;
; id:inst6|inst[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[25]                    ; N/A     ;
; id:inst6|inst[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[25]                    ; N/A     ;
; id:inst6|inst[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[26]                    ; N/A     ;
; id:inst6|inst[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[26]                    ; N/A     ;
; id:inst6|inst[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[27]                    ; N/A     ;
; id:inst6|inst[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[27]                    ; N/A     ;
; id:inst6|inst[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[28]                    ; N/A     ;
; id:inst6|inst[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[28]                    ; N/A     ;
; id:inst6|inst[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[29]                    ; N/A     ;
; id:inst6|inst[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[29]                    ; N/A     ;
; id:inst6|inst[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[2]                     ; N/A     ;
; id:inst6|inst[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[2]                     ; N/A     ;
; id:inst6|inst[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[30]                    ; N/A     ;
; id:inst6|inst[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[30]                    ; N/A     ;
; id:inst6|inst[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[31]                    ; N/A     ;
; id:inst6|inst[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[31]                    ; N/A     ;
; id:inst6|inst[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[3]                     ; N/A     ;
; id:inst6|inst[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[3]                     ; N/A     ;
; id:inst6|inst[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[4]                     ; N/A     ;
; id:inst6|inst[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[4]                     ; N/A     ;
; id:inst6|inst[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[5]                     ; N/A     ;
; id:inst6|inst[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[5]                     ; N/A     ;
; id:inst6|inst[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[6]                     ; N/A     ;
; id:inst6|inst[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[6]                     ; N/A     ;
; id:inst6|inst[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[7]                     ; N/A     ;
; id:inst6|inst[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[7]                     ; N/A     ;
; id:inst6|inst[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[8]                     ; N/A     ;
; id:inst6|inst[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[8]                     ; N/A     ;
; id:inst6|inst[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[9]                     ; N/A     ;
; id:inst6|inst[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1|q_a[9]                     ; N/A     ;
; pc[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[0]                                                                                                              ; N/A     ;
; pc[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[0]                                                                                                              ; N/A     ;
; pc[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[10]                                                                                                             ; N/A     ;
; pc[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[10]                                                                                                             ; N/A     ;
; pc[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[11]                                                                                                             ; N/A     ;
; pc[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[11]                                                                                                             ; N/A     ;
; pc[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[12]                                                                                                             ; N/A     ;
; pc[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[12]                                                                                                             ; N/A     ;
; pc[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[13]                                                                                                             ; N/A     ;
; pc[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[13]                                                                                                             ; N/A     ;
; pc[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[14]                                                                                                             ; N/A     ;
; pc[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[14]                                                                                                             ; N/A     ;
; pc[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[15]                                                                                                             ; N/A     ;
; pc[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[15]                                                                                                             ; N/A     ;
; pc[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[16]                                                                                                             ; N/A     ;
; pc[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[16]                                                                                                             ; N/A     ;
; pc[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[17]                                                                                                             ; N/A     ;
; pc[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[17]                                                                                                             ; N/A     ;
; pc[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[18]                                                                                                             ; N/A     ;
; pc[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[18]                                                                                                             ; N/A     ;
; pc[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[19]                                                                                                             ; N/A     ;
; pc[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[19]                                                                                                             ; N/A     ;
; pc[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[1]                                                                                                              ; N/A     ;
; pc[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[1]                                                                                                              ; N/A     ;
; pc[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[20]                                                                                                             ; N/A     ;
; pc[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[20]                                                                                                             ; N/A     ;
; pc[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[21]                                                                                                             ; N/A     ;
; pc[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[21]                                                                                                             ; N/A     ;
; pc[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[22]                                                                                                             ; N/A     ;
; pc[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[22]                                                                                                             ; N/A     ;
; pc[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[23]                                                                                                             ; N/A     ;
; pc[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[23]                                                                                                             ; N/A     ;
; pc[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[24]                                                                                                             ; N/A     ;
; pc[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[24]                                                                                                             ; N/A     ;
; pc[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[25]                                                                                                             ; N/A     ;
; pc[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[25]                                                                                                             ; N/A     ;
; pc[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[26]                                                                                                             ; N/A     ;
; pc[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[26]                                                                                                             ; N/A     ;
; pc[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[27]                                                                                                             ; N/A     ;
; pc[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[27]                                                                                                             ; N/A     ;
; pc[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[28]                                                                                                             ; N/A     ;
; pc[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[28]                                                                                                             ; N/A     ;
; pc[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[29]                                                                                                             ; N/A     ;
; pc[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[29]                                                                                                             ; N/A     ;
; pc[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[2]                                                                                                              ; N/A     ;
; pc[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[2]                                                                                                              ; N/A     ;
; pc[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[30]                                                                                                             ; N/A     ;
; pc[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[30]                                                                                                             ; N/A     ;
; pc[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[31]                                                                                                             ; N/A     ;
; pc[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[31]                                                                                                             ; N/A     ;
; pc[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[3]                                                                                                              ; N/A     ;
; pc[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[3]                                                                                                              ; N/A     ;
; pc[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[4]                                                                                                              ; N/A     ;
; pc[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[4]                                                                                                              ; N/A     ;
; pc[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[5]                                                                                                              ; N/A     ;
; pc[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[5]                                                                                                              ; N/A     ;
; pc[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[6]                                                                                                              ; N/A     ;
; pc[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[6]                                                                                                              ; N/A     ;
; pc[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[7]                                                                                                              ; N/A     ;
; pc[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[7]                                                                                                              ; N/A     ;
; pc[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[8]                                                                                                              ; N/A     ;
; pc[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[8]                                                                                                              ; N/A     ;
; pc[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[9]                                                                                                              ; N/A     ;
; pc[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pc_reg:inst4|pc_out[9]                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun May 29 17:23:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Single_Cycle_IO -c MIPS_Single_Cycle_IO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file define.v
Info (12021): Found 1 design units, including 1 entities, in source file mips_single_cycle_io.bdf
    Info (12023): Found entity 1: MIPS_Single_Cycle_IO
Info (12021): Found 1 design units, including 1 entities, in source file riscalu/adder_subtractor.v
    Info (12023): Found entity 1: adder_subtractor File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/adder_subtractor.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file riscalu/shift_register.v
    Info (12023): Found entity 1: shift_register File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/shift_register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file riscalu/riscalu.v
    Info (12023): Found entity 1: RISCALU File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file riscram/riscram_eda.v
    Info (12023): Found entity 1: RISCRAM_EDA File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file riscreg/riscreg.v
    Info (12023): Found entity 1: RISCREG File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCREG/RISCREG.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file risccu/instdecoder.v
    Info (12023): Found entity 1: InstDecoder File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/InstDecoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file risccu/ucommand.v
    Info (12023): Found entity 1: uCommand File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/uCommand.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file risccu/risccu.v
    Info (12023): Found entity 1: RISCCU File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/RISCCU.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file riscio/dispdecoder.v
    Info (12023): Found entity 1: DispDecoder File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/DispDecoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file riscio/ioaddrdecoder.v
    Info (12023): Found entity 1: IOAddrDecoder File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOAddrDecoder.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file riscio/iointerface.v
    Info (12023): Found entity 1: IOInterface File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file splitter/splitter.v
    Info (12023): Found entity 1: Splitter File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/Splitter/Splitter.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file signextend/signextend.v
    Info (12023): Found entity 1: signextend File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/signextend/signextend.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg/pc_reg.v
    Info (12023): Found entity 1: pc_reg File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/pc_reg/pc_reg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux21_32/mux21_32.v
    Info (12023): Found entity 1: mux21_32 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/mux21_32/mux21_32.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux21_5/mux21_5.v
    Info (12023): Found entity 1: mux21_5 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/mux21_5/mux21_5.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file add4/add4.v
    Info (12023): Found entity 1: add4 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/add4/add4.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file add/add.v
    Info (12023): Found entity 1: add File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/add/add.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file inst_rom.v
    Info (12023): Found entity 1: inst_rom File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file constant16.v
    Info (12023): Found entity 1: constant16_lpm_constant_s09 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/constant16.v Line: 47
    Info (12023): Found entity 2: constant16 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/constant16.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file data_ram0.v
    Info (12023): Found entity 1: data_ram0 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_ram1.v
    Info (12023): Found entity 1: data_ram1 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_ram2.v
    Info (12023): Found entity 1: data_ram2 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_ram3.v
    Info (12023): Found entity 1: data_ram3 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v Line: 40
Info (12127): Elaborating entity "MIPS_Single_Cycle_IO" for the top level hierarchy
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "IOInterface" for hierarchy "IOInterface:inst28"
Info (12128): Elaborating entity "DispDecoder" for hierarchy "IOInterface:inst28|DispDecoder:DispDecoder" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v Line: 60
Info (12128): Elaborating entity "IOAddrDecoder" for hierarchy "IOInterface:inst28|IOAddrDecoder:RISCIOAddrDecoder" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v Line: 75
Info (12128): Elaborating entity "RISCCU" for hierarchy "RISCCU:inst24"
Info (12128): Elaborating entity "InstDecoder" for hierarchy "RISCCU:inst24|InstDecoder:InstDecoder0" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/RISCCU.v Line: 151
Warning (10034): Output port "isub" at InstDecoder.v(14) has no driver File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/InstDecoder.v Line: 14
Warning (10034): Output port "ixor" at InstDecoder.v(25) has no driver File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/InstDecoder.v Line: 25
Info (12128): Elaborating entity "uCommand" for hierarchy "RISCCU:inst24|uCommand:uCommand0" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/RISCCU.v Line: 228
Info (12128): Elaborating entity "RISCALU" for hierarchy "RISCALU:inst1"
Warning (10270): Verilog HDL Case Statement warning at RISCALU.v(67): incomplete case statement has no default case item File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v Line: 67
Info (12128): Elaborating entity "adder_subtractor" for hierarchy "RISCALU:inst1|adder_subtractor:adder" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v Line: 33
Info (12128): Elaborating entity "shift_register" for hierarchy "RISCALU:inst1|shift_register:shift" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v Line: 57
Warning (10270): Verilog HDL Case Statement warning at shift_register.v(45): incomplete case statement has no default case item File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/shift_register.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at shift_register.v(41): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/shift_register.v Line: 41
Info (12128): Elaborating entity "mux21_32" for hierarchy "mux21_32:inst14"
Info (12128): Elaborating entity "RISCREG" for hierarchy "RISCREG:inst39"
Warning (10240): Verilog HDL Always Construct warning at RISCREG.v(22): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCREG/RISCREG.v Line: 22
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst13"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst13|altpll:altpll_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "PLL:inst13|altpll:altpll_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v Line: 95
Info (12133): Instantiated megafunction "PLL:inst13|altpll:altpll_component" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Splitter" for hierarchy "Splitter:inst6"
Info (12128): Elaborating entity "inst_rom" for hierarchy "inst_rom:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "inst_rom:inst|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "inst_rom:inst|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v Line: 82
Info (12133): Instantiated megafunction "inst_rom:inst|altsyncram:altsyncram_component" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "inst_rom.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bbc1.tdf
    Info (12023): Found entity 1: altsyncram_bbc1 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bbc1" for hierarchy "inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsd2.tdf
    Info (12023): Found entity 1: altsyncram_fsd2 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_fsd2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fsd2" for hierarchy "inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "inst_rom.hex" was read in the word-addressed format File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.hex Line: 1
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (33) in the Memory Initialization File "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.hex" -- setting initial value for remaining addresses to 0 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v Line: 82
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf Line: 36
Info (12133): Instantiated megafunction "inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:inst4"
Info (12128): Elaborating entity "add4" for hierarchy "add4:inst5"
Info (12128): Elaborating entity "add" for hierarchy "add:inst22"
Info (12128): Elaborating entity "signextend" for hierarchy "signextend:inst16"
Info (12128): Elaborating entity "mux21_5" for hierarchy "mux21_5:inst9"
Info (12128): Elaborating entity "RISCRAM_EDA" for hierarchy "RISCRAM_EDA:inst26"
Info (12128): Elaborating entity "data_ram0" for hierarchy "RISCRAM_EDA:inst26|data_ram0:ram0" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v Line: 22
Info (12128): Elaborating entity "altsyncram" for hierarchy "RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v Line: 86
Info (12130): Elaborated megafunction instantiation "RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v Line: 86
Info (12133): Instantiated megafunction "RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data_ram0.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_efk1.tdf
    Info (12023): Found entity 1: altsyncram_efk1 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_efk1" for hierarchy "RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pka2.tdf
    Info (12023): Found entity 1: altsyncram_pka2 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_pka2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pka2" for hierarchy "RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.hex -- setting all initial values to 0 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v Line: 86
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf Line: 38
Info (12133): Instantiated megafunction "RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "data_ram1" for hierarchy "RISCRAM_EDA:inst26|data_ram1:ram1" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v Line: 86
Info (12130): Elaborated megafunction instantiation "RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v Line: 86
Info (12133): Instantiated megafunction "RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data_ram1.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffk1.tdf
    Info (12023): Found entity 1: altsyncram_ffk1 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_ffk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ffk1" for hierarchy "RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qka2.tdf
    Info (12023): Found entity 1: altsyncram_qka2 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_qka2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qka2" for hierarchy "RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_ffk1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.hex -- setting all initial values to 0 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v Line: 86
Info (12128): Elaborating entity "data_ram2" for hierarchy "RISCRAM_EDA:inst26|data_ram2:ram2" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v Line: 86
Info (12130): Elaborated megafunction instantiation "RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v Line: 86
Info (12133): Instantiated megafunction "RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data_ram2.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfk1.tdf
    Info (12023): Found entity 1: altsyncram_gfk1 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_gfk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gfk1" for hierarchy "RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rka2.tdf
    Info (12023): Found entity 1: altsyncram_rka2 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_rka2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rka2" for hierarchy "RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_gfk1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.hex -- setting all initial values to 0 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v Line: 86
Info (12128): Elaborating entity "data_ram3" for hierarchy "RISCRAM_EDA:inst26|data_ram3:ram3" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v Line: 86
Info (12130): Elaborated megafunction instantiation "RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v Line: 86
Info (12133): Instantiated megafunction "RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data_ram3.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfk1.tdf
    Info (12023): Found entity 1: altsyncram_hfk1 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_hfk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hfk1" for hierarchy "RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ska2.tdf
    Info (12023): Found entity 1: altsyncram_ska2 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_ska2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ska2" for hierarchy "RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_hfk1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.hex -- setting all initial values to 0 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v Line: 86
Info (12128): Elaborating entity "constant16" for hierarchy "constant16:inst25"
Info (12128): Elaborating entity "constant16_lpm_constant_s09" for hierarchy "constant16:inst25|constant16_lpm_constant_s09:constant16_lpm_constant_s09_component" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/constant16.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qe24.tdf
    Info (12023): Found entity 1: altsyncram_qe24 File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_qe24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mux_vsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf
    Info (12023): Found entity 1: cntr_9ii File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_9ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_o9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_igi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.29.17:23:30 Progress: Loading sld27c1c0b0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RISCALU:inst1|Mult2" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v Line: 104
Info (12130): Elaborated megafunction instantiation "RISCALU:inst1|lpm_mult:Mult2" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v Line: 104
Info (12133): Instantiated megafunction "RISCALU:inst1|lpm_mult:Mult2" with the following parameter: File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mult_46t.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "RISCALU:inst1|lpm_mult:Mult2|mult_46t:auto_generated|mac_mult7" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mult_46t.tdf Line: 67
        Warning (14320): Synthesized away node "RISCALU:inst1|lpm_mult:Mult2|mult_46t:auto_generated|mac_out8" File: D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mult_46t.tdf Line: 91
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/output_files/MIPS_Single_Cycle_IO.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 814 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
Info (21057): Implemented 10186 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 97 output pins
    Info (21061): Implemented 9601 logic cells
    Info (21064): Implemented 454 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4933 megabytes
    Info: Processing ended: Sun May 29 17:23:53 2022
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/output_files/MIPS_Single_Cycle_IO.map.smsg.


