-sverilog
-debug_all
-timescale=1ns/1ps
+incdir+$VCS_HOME/packages/sva_cg/
+libext+.v+.sv
-y $VCS_HOME/packages/sva_cg/
-y ../rtl/
-y ../misc/
-y .
../rtl/j1_types.sv
../rtl/interfaces.sv
+vcs+initreg+random
+warn=noUII-L
+define+ASSERT_ON
//+define+COVER_ON
