
####################################################################################
# Generated by Vivado 2020.2 built on 'Wed Nov 18 09:12:47 MST 2020' by 'xbuild'
# Command Used: write_xdc -no_fixed_only -force ./out/edge_artix-7/led_counter/Output/fpga_impl.xdc
####################################################################################


####################################################################################
# Constraints from file : 'fpga_lab_constr_edge_artix-7.xdc'
####################################################################################

## This file is a general .xdc for the EDGE Artix 7 board
## To use it in a project:
## - comment the lines corresponding to unused pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

# Clock signal
set_property -dict {PACKAGE_PIN N11 IOSTANDARD LVCMOS33} [get_ports clk]

# Switches
set_property -dict {PACKAGE_PIN M6 IOSTANDARD LVCMOS33} [get_ports reset]

# LEDs
set_property -dict {PACKAGE_PIN J3 IOSTANDARD LVCMOS33} [get_ports {led[0]}]
set_property -dict {PACKAGE_PIN H3 IOSTANDARD LVCMOS33} [get_ports {led[1]}]
set_property -dict {PACKAGE_PIN J1 IOSTANDARD LVCMOS33} [get_ports {led[2]}]
set_property -dict {PACKAGE_PIN K1 IOSTANDARD LVCMOS33} [get_ports {led[3]}]
set_property -dict {PACKAGE_PIN L3 IOSTANDARD LVCMOS33} [get_ports {led[4]}]
set_property -dict {PACKAGE_PIN L2 IOSTANDARD LVCMOS33} [get_ports {led[5]}]
set_property -dict {PACKAGE_PIN K3 IOSTANDARD LVCMOS33} [get_ports {led[6]}]
set_property -dict {PACKAGE_PIN K2 IOSTANDARD LVCMOS33} [get_ports {led[7]}]
set_property -dict {PACKAGE_PIN K5 IOSTANDARD LVCMOS33} [get_ports {led[8]}]
set_property -dict {PACKAGE_PIN P6 IOSTANDARD LVCMOS33} [get_ports {led[9]}]
set_property -dict {PACKAGE_PIN R7 IOSTANDARD LVCMOS33} [get_ports {led[10]}]
set_property -dict {PACKAGE_PIN R6 IOSTANDARD LVCMOS33} [get_ports {led[11]}]
set_property -dict {PACKAGE_PIN T5 IOSTANDARD LVCMOS33} [get_ports {led[12]}]
set_property -dict {PACKAGE_PIN R5 IOSTANDARD LVCMOS33} [get_ports {led[13]}]
set_property -dict {PACKAGE_PIN T10 IOSTANDARD LVCMOS33} [get_ports {led[14]}]
set_property -dict {PACKAGE_PIN T9 IOSTANDARD LVCMOS33} [get_ports {led[15]}]

# Push Button

#7 segment display


# Bluetooth

# Buzzer

# SPI DAC (MCP4921)

# HDMI

# 2x16 LCD
#LCD R/W pin is connected to ground by default.No need to assign LCD R/W Pin.

#256Mb SDRAM (Only available with latest version of board)






# SPI TFT 1.8 inch

# USB UART

# WiFi

# CMOS Camera

#20 pin expansion connector
#pin1 5V
#pin2 NC
#pin3 3V3
#pin4 GND

# VGA 12 bit

# SD Card

# XADC Single Ended Input available at J13 Connector

# Audio Jack

# SRAM 512 KB  (SRAM replaced with SDRAM in the latest version of board) only required for older boards
#set_property -dict { PACKAGE_PIN D10 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[0]}];
#set_property -dict { PACKAGE_PIN C8 IOSTANDARD LVCMOS33  } [get_ports {sram_addr[1]}];
#set_property -dict { PACKAGE_PIN C9 IOSTANDARD LVCMOS33  } [get_ports {sram_addr[2]}];
#set_property -dict { PACKAGE_PIN A8 IOSTANDARD LVCMOS33  } [get_ports {sram_addr[3]}];
#set_property -dict { PACKAGE_PIN A9 IOSTANDARD LVCMOS33  } [get_ports {sram_addr[4]}];
#set_property -dict { PACKAGE_PIN B9 IOSTANDARD LVCMOS33  } [get_ports {sram_addr[5]}];
#set_property -dict { PACKAGE_PIN A10 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[6]}];
#set_property -dict { PACKAGE_PIN B10 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[7]}];
#set_property -dict { PACKAGE_PIN B11 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[8]}];
#set_property -dict { PACKAGE_PIN B12 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[9]}];
#set_property -dict { PACKAGE_PIN A12 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[10]}];
#set_property -dict { PACKAGE_PIN D8 IOSTANDARD LVCMOS33  } [get_ports {sram_addr[11]}];
#set_property -dict { PACKAGE_PIN D9 IOSTANDARD LVCMOS33  } [get_ports {sram_addr[12]}];
#set_property -dict { PACKAGE_PIN A13 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[13]}];
#set_property -dict { PACKAGE_PIN A14 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[14]}];
#set_property -dict { PACKAGE_PIN C14 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[15]}];
#set_property -dict { PACKAGE_PIN B14 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[16]}];
#set_property -dict { PACKAGE_PIN B15 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[17]}];
#set_property -dict { PACKAGE_PIN A15 IOSTANDARD LVCMOS33 } [get_ports {sram_addr[18]}];

#set_property -dict { PACKAGE_PIN C16 IOSTANDARD LVCMOS33 } [get_ports {sram_data[0]}];
#set_property -dict { PACKAGE_PIN B16 IOSTANDARD LVCMOS33 } [get_ports {sram_data[1]}];
#set_property -dict { PACKAGE_PIN C11 IOSTANDARD LVCMOS33 } [get_ports {sram_data[2]}];
#set_property -dict { PACKAGE_PIN C12 IOSTANDARD LVCMOS33 } [get_ports {sram_data[3]}];
#set_property -dict { PACKAGE_PIN D13 IOSTANDARD LVCMOS33 } [get_ports {sram_data[4]}];
#set_property -dict { PACKAGE_PIN C13 IOSTANDARD LVCMOS33 } [get_ports {sram_data[5]}];
#set_property -dict { PACKAGE_PIN E12 IOSTANDARD LVCMOS33 } [get_ports {sram_data[6]}];
#set_property -dict { PACKAGE_PIN E13 IOSTANDARD LVCMOS33 } [get_ports {sram_data[7]}];

#set_property -dict { PACKAGE_PIN D14 IOSTANDARD LVCMOS33 } [get_ports {sram_we_n}];
#set_property -dict { PACKAGE_PIN E11 IOSTANDARD LVCMOS33 } [get_ports {sram_oe_n}];
#set_property -dict { PACKAGE_PIN D11 IOSTANDARD LVCMOS33 } [get_ports {sram_ce_a_n}];






####################################################################################
# Constraints from file : 'clock_constraints.xdc'
####################################################################################

create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
set_input_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports reset]
set_input_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports reset]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
set_input_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports reset]
set_input_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports reset]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
set_input_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports reset]
set_input_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports reset]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
set_input_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports reset]
set_input_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports reset]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
set_input_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports reset]
set_input_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports reset]


# Vivado Generated physical constraints 

set_property BEL A6LUT [get_cells {LED_PIPE_Leds_a0[0]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_Leds_a0_reg[0]}]
set_property BEL BFF [get_cells {LED_PIPE_Leds_a0_reg[10]}]
set_property BEL CFF [get_cells {LED_PIPE_Leds_a0_reg[11]}]
set_property BEL DFF [get_cells {LED_PIPE_Leds_a0_reg[12]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_Leds_a0_reg[12]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_Leds_a0_reg[13]}]
set_property BEL BFF [get_cells {LED_PIPE_Leds_a0_reg[14]}]
set_property BEL CFF [get_cells {LED_PIPE_Leds_a0_reg[15]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_Leds_a0_reg[15]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_Leds_a0_reg[1]}]
set_property BEL BFF [get_cells {LED_PIPE_Leds_a0_reg[2]}]
set_property BEL CFF [get_cells {LED_PIPE_Leds_a0_reg[3]}]
set_property BEL DFF [get_cells {LED_PIPE_Leds_a0_reg[4]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_Leds_a0_reg[4]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_Leds_a0_reg[5]}]
set_property BEL BFF [get_cells {LED_PIPE_Leds_a0_reg[6]}]
set_property BEL CFF [get_cells {LED_PIPE_Leds_a0_reg[7]}]
set_property BEL DFF [get_cells {LED_PIPE_Leds_a0_reg[8]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_Leds_a0_reg[8]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_Leds_a0_reg[9]}]
set_property BEL A5LUT [get_cells {LED_PIPE_count1_a1[0]_i_1}]
set_property BEL B6LUT [get_cells {LED_PIPE_count1_a1[31]_i_1}]
set_property BEL A6LUT [get_cells {LED_PIPE_count1_a1[31]_i_4}]
set_property BEL A6LUT [get_cells {LED_PIPE_count1_a1[31]_i_5}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[0]}]
set_property BEL BFF [get_cells {LED_PIPE_count1_a1_reg[10]}]
set_property BEL CFF [get_cells {LED_PIPE_count1_a1_reg[11]}]
set_property BEL DFF [get_cells {LED_PIPE_count1_a1_reg[12]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_count1_a1_reg[12]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[13]}]
set_property BEL BFF [get_cells {LED_PIPE_count1_a1_reg[14]}]
set_property BEL CFF [get_cells {LED_PIPE_count1_a1_reg[15]}]
set_property BEL DFF [get_cells {LED_PIPE_count1_a1_reg[16]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_count1_a1_reg[16]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[17]}]
set_property BEL BFF [get_cells {LED_PIPE_count1_a1_reg[18]}]
set_property BEL CFF [get_cells {LED_PIPE_count1_a1_reg[19]}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[1]}]
set_property BEL DFF [get_cells {LED_PIPE_count1_a1_reg[20]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_count1_a1_reg[20]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[21]}]
set_property BEL BFF [get_cells {LED_PIPE_count1_a1_reg[22]}]
set_property BEL CFF [get_cells {LED_PIPE_count1_a1_reg[23]}]
set_property BEL DFF [get_cells {LED_PIPE_count1_a1_reg[24]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_count1_a1_reg[24]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[25]}]
set_property BEL BFF [get_cells {LED_PIPE_count1_a1_reg[26]}]
set_property BEL CFF [get_cells {LED_PIPE_count1_a1_reg[27]}]
set_property BEL DFF [get_cells {LED_PIPE_count1_a1_reg[28]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_count1_a1_reg[28]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[29]}]
set_property BEL BFF [get_cells {LED_PIPE_count1_a1_reg[2]}]
set_property BEL BFF [get_cells {LED_PIPE_count1_a1_reg[30]}]
set_property BEL CFF [get_cells {LED_PIPE_count1_a1_reg[31]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_count1_a1_reg[31]_i_2}]
set_property BEL CFF [get_cells {LED_PIPE_count1_a1_reg[3]}]
set_property BEL DFF [get_cells {LED_PIPE_count1_a1_reg[4]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_count1_a1_reg[4]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[5]}]
set_property BEL BFF [get_cells {LED_PIPE_count1_a1_reg[6]}]
set_property BEL CFF [get_cells {LED_PIPE_count1_a1_reg[7]}]
set_property BEL DFF [get_cells {LED_PIPE_count1_a1_reg[8]}]
set_property BEL CARRY4 [get_cells {LED_PIPE_count1_a1_reg[8]_i_1}]
set_property BEL AFF [get_cells {LED_PIPE_count1_a1_reg[9]}]
set_property BEL AFF [get_cells LED_PIPE_rst1_a1_reg]
set_property BEL BUFG [get_cells clk_IBUF_BUFG_inst]
set_property BEL INBUF_EN [get_cells clk_IBUF_inst]
set_property BEL A6LUT [get_cells {gen_clkF_LED_PIPE_refresh_a1/LED_PIPE_Leds_a0[15]_i_2}]
set_property BEL A6LUT [get_cells {gen_clkF_LED_PIPE_refresh_a1/LED_PIPE_count1_a1[31]_i_3}]
set_property BEL CFF [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg]
set_property BEL C6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_1]
set_property BEL B6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_10]
set_property BEL C6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_11]
set_property BEL A6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_12]
set_property BEL D6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_13]
set_property BEL A6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_14]
set_property BEL B6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_3]
set_property BEL B6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_4]
set_property BEL B6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_5]
set_property BEL D6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_6]
set_property BEL C6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_7]
set_property BEL B6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_8]
set_property BEL A6LUT [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_9]
set_property BEL OUTBUF [get_cells {led_OBUF[0]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[10]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[11]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[12]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[13]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[14]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[15]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[1]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[2]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[3]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[4]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[5]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[6]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[7]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[8]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[9]_inst}]
set_property BEL AFF [get_cells {led_reg[0]}]
set_property BEL AFF [get_cells {led_reg[10]}]
set_property BEL BFF [get_cells {led_reg[11]}]
set_property BEL CFF [get_cells {led_reg[12]}]
set_property BEL AFF [get_cells {led_reg[13]}]
set_property BEL BFF [get_cells {led_reg[14]}]
set_property BEL CFF [get_cells {led_reg[15]}]
set_property BEL AFF [get_cells {led_reg[1]}]
set_property BEL BFF [get_cells {led_reg[2]}]
set_property BEL CFF [get_cells {led_reg[3]}]
set_property BEL DFF [get_cells {led_reg[4]}]
set_property BEL AFF [get_cells {led_reg[5]}]
set_property BEL BFF [get_cells {led_reg[6]}]
set_property BEL BFF [get_cells {led_reg[7]}]
set_property BEL CFF [get_cells {led_reg[8]}]
set_property BEL BFF [get_cells {led_reg[9]}]
set_property BEL INBUF_EN [get_cells reset_IBUF_inst]
set_property LOC SLICE_X3Y12 [get_cells {LED_PIPE_Leds_a0[0]_i_1}]
set_property LOC SLICE_X3Y12 [get_cells {LED_PIPE_Leds_a0_reg[0]}]
set_property LOC SLICE_X2Y13 [get_cells {LED_PIPE_Leds_a0_reg[10]}]
set_property LOC SLICE_X2Y13 [get_cells {LED_PIPE_Leds_a0_reg[11]}]
set_property LOC SLICE_X2Y13 [get_cells {LED_PIPE_Leds_a0_reg[12]}]
set_property LOC SLICE_X2Y13 [get_cells {LED_PIPE_Leds_a0_reg[12]_i_1}]
set_property LOC SLICE_X2Y14 [get_cells {LED_PIPE_Leds_a0_reg[13]}]
set_property LOC SLICE_X2Y14 [get_cells {LED_PIPE_Leds_a0_reg[14]}]
set_property LOC SLICE_X2Y14 [get_cells {LED_PIPE_Leds_a0_reg[15]}]
set_property LOC SLICE_X2Y14 [get_cells {LED_PIPE_Leds_a0_reg[15]_i_1}]
set_property LOC SLICE_X2Y11 [get_cells {LED_PIPE_Leds_a0_reg[1]}]
set_property LOC SLICE_X2Y11 [get_cells {LED_PIPE_Leds_a0_reg[2]}]
set_property LOC SLICE_X2Y11 [get_cells {LED_PIPE_Leds_a0_reg[3]}]
set_property LOC SLICE_X2Y11 [get_cells {LED_PIPE_Leds_a0_reg[4]}]
set_property LOC SLICE_X2Y11 [get_cells {LED_PIPE_Leds_a0_reg[4]_i_1}]
set_property LOC SLICE_X2Y12 [get_cells {LED_PIPE_Leds_a0_reg[5]}]
set_property LOC SLICE_X2Y12 [get_cells {LED_PIPE_Leds_a0_reg[6]}]
set_property LOC SLICE_X2Y12 [get_cells {LED_PIPE_Leds_a0_reg[7]}]
set_property LOC SLICE_X2Y12 [get_cells {LED_PIPE_Leds_a0_reg[8]}]
set_property LOC SLICE_X2Y12 [get_cells {LED_PIPE_Leds_a0_reg[8]_i_1}]
set_property LOC SLICE_X2Y13 [get_cells {LED_PIPE_Leds_a0_reg[9]}]
set_property LOC SLICE_X0Y9 [get_cells {LED_PIPE_count1_a1[0]_i_1}]
set_property LOC SLICE_X0Y12 [get_cells {LED_PIPE_count1_a1[31]_i_1}]
set_property LOC SLICE_X0Y9 [get_cells {LED_PIPE_count1_a1[31]_i_4}]
set_property LOC SLICE_X0Y8 [get_cells {LED_PIPE_count1_a1[31]_i_5}]
set_property LOC SLICE_X0Y9 [get_cells {LED_PIPE_count1_a1_reg[0]}]
set_property LOC SLICE_X1Y10 [get_cells {LED_PIPE_count1_a1_reg[10]}]
set_property LOC SLICE_X1Y10 [get_cells {LED_PIPE_count1_a1_reg[11]}]
set_property LOC SLICE_X1Y10 [get_cells {LED_PIPE_count1_a1_reg[12]}]
set_property LOC SLICE_X1Y10 [get_cells {LED_PIPE_count1_a1_reg[12]_i_1}]
set_property LOC SLICE_X1Y11 [get_cells {LED_PIPE_count1_a1_reg[13]}]
set_property LOC SLICE_X1Y11 [get_cells {LED_PIPE_count1_a1_reg[14]}]
set_property LOC SLICE_X1Y11 [get_cells {LED_PIPE_count1_a1_reg[15]}]
set_property LOC SLICE_X1Y11 [get_cells {LED_PIPE_count1_a1_reg[16]}]
set_property LOC SLICE_X1Y11 [get_cells {LED_PIPE_count1_a1_reg[16]_i_1}]
set_property LOC SLICE_X1Y12 [get_cells {LED_PIPE_count1_a1_reg[17]}]
set_property LOC SLICE_X1Y12 [get_cells {LED_PIPE_count1_a1_reg[18]}]
set_property LOC SLICE_X1Y12 [get_cells {LED_PIPE_count1_a1_reg[19]}]
set_property LOC SLICE_X1Y8 [get_cells {LED_PIPE_count1_a1_reg[1]}]
set_property LOC SLICE_X1Y12 [get_cells {LED_PIPE_count1_a1_reg[20]}]
set_property LOC SLICE_X1Y12 [get_cells {LED_PIPE_count1_a1_reg[20]_i_1}]
set_property LOC SLICE_X1Y13 [get_cells {LED_PIPE_count1_a1_reg[21]}]
set_property LOC SLICE_X1Y13 [get_cells {LED_PIPE_count1_a1_reg[22]}]
set_property LOC SLICE_X1Y13 [get_cells {LED_PIPE_count1_a1_reg[23]}]
set_property LOC SLICE_X1Y13 [get_cells {LED_PIPE_count1_a1_reg[24]}]
set_property LOC SLICE_X1Y13 [get_cells {LED_PIPE_count1_a1_reg[24]_i_1}]
set_property LOC SLICE_X1Y14 [get_cells {LED_PIPE_count1_a1_reg[25]}]
set_property LOC SLICE_X1Y14 [get_cells {LED_PIPE_count1_a1_reg[26]}]
set_property LOC SLICE_X1Y14 [get_cells {LED_PIPE_count1_a1_reg[27]}]
set_property LOC SLICE_X1Y14 [get_cells {LED_PIPE_count1_a1_reg[28]}]
set_property LOC SLICE_X1Y14 [get_cells {LED_PIPE_count1_a1_reg[28]_i_1}]
set_property LOC SLICE_X1Y15 [get_cells {LED_PIPE_count1_a1_reg[29]}]
set_property LOC SLICE_X1Y8 [get_cells {LED_PIPE_count1_a1_reg[2]}]
set_property LOC SLICE_X1Y15 [get_cells {LED_PIPE_count1_a1_reg[30]}]
set_property LOC SLICE_X1Y15 [get_cells {LED_PIPE_count1_a1_reg[31]}]
set_property LOC SLICE_X1Y15 [get_cells {LED_PIPE_count1_a1_reg[31]_i_2}]
set_property LOC SLICE_X1Y8 [get_cells {LED_PIPE_count1_a1_reg[3]}]
set_property LOC SLICE_X1Y8 [get_cells {LED_PIPE_count1_a1_reg[4]}]
set_property LOC SLICE_X1Y8 [get_cells {LED_PIPE_count1_a1_reg[4]_i_1}]
set_property LOC SLICE_X1Y9 [get_cells {LED_PIPE_count1_a1_reg[5]}]
set_property LOC SLICE_X1Y9 [get_cells {LED_PIPE_count1_a1_reg[6]}]
set_property LOC SLICE_X1Y9 [get_cells {LED_PIPE_count1_a1_reg[7]}]
set_property LOC SLICE_X1Y9 [get_cells {LED_PIPE_count1_a1_reg[8]}]
set_property LOC SLICE_X1Y9 [get_cells {LED_PIPE_count1_a1_reg[8]_i_1}]
set_property LOC SLICE_X1Y10 [get_cells {LED_PIPE_count1_a1_reg[9]}]
set_property LOC SLICE_X0Y13 [get_cells LED_PIPE_rst1_a1_reg]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]
set_property LOC SLICE_X0Y15 [get_cells {gen_clkF_LED_PIPE_refresh_a1/LED_PIPE_Leds_a0[15]_i_2}]
set_property LOC SLICE_X0Y14 [get_cells {gen_clkF_LED_PIPE_refresh_a1/LED_PIPE_count1_a1[31]_i_3}]
set_property LOC SLICE_X0Y12 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg]
set_property LOC SLICE_X0Y12 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_1]
set_property LOC SLICE_X0Y10 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_10]
set_property LOC SLICE_X0Y13 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_11]
set_property LOC SLICE_X0Y11 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_12]
set_property LOC SLICE_X3Y9 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_13]
set_property LOC SLICE_X0Y10 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_14]
set_property LOC SLICE_X3Y12 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_3]
set_property LOC SLICE_X0Y11 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_4]
set_property LOC SLICE_X0Y13 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_5]
set_property LOC SLICE_X3Y10 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_6]
set_property LOC SLICE_X3Y14 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_7]
set_property LOC SLICE_X3Y11 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_8]
set_property LOC SLICE_X0Y13 [get_cells gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_9]
set_property LOC SLICE_X6Y14 [get_cells {led_reg[0]}]
set_property LOC SLICE_X0Y11 [get_cells {led_reg[10]}]
set_property LOC SLICE_X0Y11 [get_cells {led_reg[11]}]
set_property LOC SLICE_X0Y11 [get_cells {led_reg[12]}]
set_property LOC SLICE_X0Y14 [get_cells {led_reg[13]}]
set_property LOC SLICE_X0Y14 [get_cells {led_reg[14]}]
set_property LOC SLICE_X0Y14 [get_cells {led_reg[15]}]
set_property LOC SLICE_X6Y11 [get_cells {led_reg[1]}]
set_property LOC SLICE_X6Y11 [get_cells {led_reg[2]}]
set_property LOC SLICE_X6Y11 [get_cells {led_reg[3]}]
set_property LOC SLICE_X6Y11 [get_cells {led_reg[4]}]
set_property LOC SLICE_X6Y12 [get_cells {led_reg[5]}]
set_property LOC SLICE_X6Y14 [get_cells {led_reg[6]}]
set_property LOC SLICE_X6Y12 [get_cells {led_reg[7]}]
set_property LOC SLICE_X6Y12 [get_cells {led_reg[8]}]
set_property LOC SLICE_X0Y13 [get_cells {led_reg[9]}]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
