// Seed: 4036015529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  output id_13;
  input id_12;
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_1[1'b0] = {1, 1, 1 | id_14 - id_4};
  logic id_15 = 1;
  type_23 id_16 (
      .id_0(1),
      .id_1(id_8[1])
  );
  assign id_5[1|1] = id_8;
  specify
    (id_17 => id_18) = 1;
    $width(negedge id_19, 1);
    (posedge id_20 => (id_21 +: 1)) = (id_9, 1);
  endspecify
endmodule
