Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  6 14:42:23 2023
| Host         : Chenxuan-RazerBlade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_RISCV_timing_summary_routed.rpt -pb CPU_RISCV_timing_summary_routed.pb -rpx CPU_RISCV_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_RISCV
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
SYNTH-10   Warning           Wide multiplier                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3992)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1044)
5. checking no_input_delay (2)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3992)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CENTER (HIGH)

 There are 2826 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: CLK_Sel[0] (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: CLK_Sel[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DOWN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LEFT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RIGHT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UP (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FPGADigit/div/clk_N_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter1/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter2/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter3/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter4/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter5/D2/q_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: divider1/clk_N_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: divider2/clk_N_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: divider3/clk_N_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: divider4/clk_N_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: interren/IE/ram_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1044)
---------------------------------------------------
 There are 1044 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.337        0.000                      0                   81        0.203        0.000                      0                   81        3.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.337        0.000                      0                   81        0.203        0.000                      0                   81        7.192        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 1.976ns (18.112%)  route 8.934ns (81.888%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 16.881 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.607     1.609    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=136, routed)         1.822     3.850    vga_display/vga_sync_generator/in_display_area_reg_0
    SLICE_X52Y115        LUT2 (Prop_lut2_I1_O)        0.325     4.175 r  vga_display/vga_sync_generator/ram_reg_6144_6207_0_2_i_5/O
                         net (fo=96, routed)          2.731     6.906    vga_graph_mode/ram_reg_7296_7359_0_2/ADDRB1
    SLICE_X56Y82         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.326     7.232 r  vga_graph_mode/ram_reg_7296_7359_0_2/RAMB/O
                         net (fo=1, routed)           1.354     8.586    vga_graph_mode/ram_reg_7296_7359_0_2_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  vga_graph_mode/vga[1]_i_46/O
                         net (fo=1, routed)           0.000     8.710    vga_graph_mode/vga[1]_i_46_n_0
    SLICE_X61Y88         MUXF7 (Prop_muxf7_I0_O)      0.238     8.948 r  vga_graph_mode/vga_reg[1]_i_22/O
                         net (fo=1, routed)           0.000     8.948    vga_graph_mode/vga_reg[1]_i_22_n_0
    SLICE_X61Y88         MUXF8 (Prop_muxf8_I0_O)      0.104     9.052 r  vga_graph_mode/vga_reg[1]_i_7/O
                         net (fo=1, routed)           1.732    10.784    vga_graph_mode/vga_reg[1]_i_7_n_0
    SLICE_X64Y111        LUT6 (Prop_lut6_I0_O)        0.316    11.100 r  vga_graph_mode/vga[1]_i_3/O
                         net (fo=1, routed)           1.295    12.395    vga_graph_mode/vga[1]_i_3_n_0
    SLICE_X64Y135        LUT5 (Prop_lut5_I2_O)        0.124    12.519 r  vga_graph_mode/vga[1]_i_1/O
                         net (fo=1, routed)           0.000    12.519    vga_display/vdata[1]
    SLICE_X64Y135        FDRE                                         r  vga_display/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.494    16.881    vga_display/clk_out1
    SLICE_X64Y135        FDRE                                         r  vga_display/vga_reg[1]/C
                         clock pessimism              0.077    16.959    
                         clock uncertainty           -0.132    16.826    
    SLICE_X64Y135        FDRE (Setup_fdre_C_D)        0.029    16.855    vga_display/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.764ns  (logic 2.112ns (19.621%)  route 8.652ns (80.379%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 16.881 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.606     1.608    vga_display/vga_sync_generator/clk_out1
    SLICE_X67Y129        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.456     2.064 r  vga_display/vga_sync_generator/x_counter_reg[4]/Q
                         net (fo=24, routed)          1.285     3.349    vga_display/vga_sync_generator/x_counter[4]
    SLICE_X68Y140        LUT2 (Prop_lut2_I0_O)        0.150     3.499 r  vga_display/vga_sync_generator/ram_reg_8192_8255_9_11_i_5/O
                         net (fo=96, routed)          3.363     6.862    vga_graph_mode/ram_reg_8576_8639_9_11/ADDRA1
    SLICE_X56Y169        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.326     7.188 r  vga_graph_mode/ram_reg_8576_8639_9_11/RAMA/O
                         net (fo=1, routed)           1.417     8.605    vga_graph_mode/ram_reg_8576_8639_9_11_n_0
    SLICE_X62Y165        LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  vga_graph_mode/vga[9]_i_45/O
                         net (fo=1, routed)           0.000     8.729    vga_graph_mode/vga[9]_i_45_n_0
    SLICE_X62Y165        MUXF7 (Prop_muxf7_I1_O)      0.247     8.976 r  vga_graph_mode/vga_reg[9]_i_18/O
                         net (fo=1, routed)           0.991     9.967    vga_graph_mode/vga_reg[9]_i_18_n_0
    SLICE_X63Y155        LUT6 (Prop_lut6_I5_O)        0.298    10.265 r  vga_graph_mode/vga[9]_i_5/O
                         net (fo=1, routed)           0.000    10.265    vga_graph_mode/vga[9]_i_5_n_0
    SLICE_X63Y155        MUXF7 (Prop_muxf7_I0_O)      0.212    10.477 r  vga_graph_mode/vga_reg[9]_i_2/O
                         net (fo=1, routed)           1.596    12.073    vga_graph_mode/vga_reg[9]_i_2_n_0
    SLICE_X69Y135        LUT5 (Prop_lut5_I0_O)        0.299    12.372 r  vga_graph_mode/vga[9]_i_1/O
                         net (fo=1, routed)           0.000    12.372    vga_display/vdata[9]
    SLICE_X69Y135        FDRE                                         r  vga_display/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.494    16.881    vga_display/clk_out1
    SLICE_X69Y135        FDRE                                         r  vga_display/vga_reg[9]/C
                         clock pessimism              0.077    16.959    
                         clock uncertainty           -0.132    16.826    
    SLICE_X69Y135        FDRE (Setup_fdre_C_D)        0.031    16.857    vga_display/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.699ns  (logic 1.983ns (18.534%)  route 8.716ns (81.466%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 16.879 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.607     1.609    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=136, routed)         1.822     3.850    vga_display/vga_sync_generator/in_display_area_reg_0
    SLICE_X52Y115        LUT2 (Prop_lut2_I1_O)        0.325     4.175 r  vga_display/vga_sync_generator/ram_reg_6144_6207_0_2_i_5/O
                         net (fo=96, routed)          2.570     6.745    vga_graph_mode/ram_reg_6528_6591_0_2/ADDRA1
    SLICE_X56Y78         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.326     7.071 r  vga_graph_mode/ram_reg_6528_6591_0_2/RAMA/O
                         net (fo=1, routed)           1.339     8.410    vga_graph_mode/ram_reg_6528_6591_0_2_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.534 r  vga_graph_mode/vga[0]_i_51/O
                         net (fo=1, routed)           0.000     8.534    vga_graph_mode/vga[0]_i_51_n_0
    SLICE_X55Y88         MUXF7 (Prop_muxf7_I1_O)      0.245     8.779 r  vga_graph_mode/vga_reg[0]_i_24/O
                         net (fo=1, routed)           0.000     8.779    vga_graph_mode/vga_reg[0]_i_24_n_0
    SLICE_X55Y88         MUXF8 (Prop_muxf8_I0_O)      0.104     8.883 r  vga_graph_mode/vga_reg[0]_i_8/O
                         net (fo=1, routed)           1.879    10.762    vga_graph_mode/vga_reg[0]_i_8_n_0
    SLICE_X64Y111        LUT6 (Prop_lut6_I1_O)        0.316    11.078 r  vga_graph_mode/vga[0]_i_3/O
                         net (fo=1, routed)           1.106    12.184    vga_graph_mode/vga[0]_i_3_n_0
    SLICE_X67Y133        LUT5 (Prop_lut5_I2_O)        0.124    12.308 r  vga_graph_mode/vga[0]_i_1/O
                         net (fo=1, routed)           0.000    12.308    vga_display/vdata[0]
    SLICE_X67Y133        FDRE                                         r  vga_display/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.492    16.879    vga_display/clk_out1
    SLICE_X67Y133        FDRE                                         r  vga_display/vga_reg[0]/C
                         clock pessimism              0.077    16.957    
                         clock uncertainty           -0.132    16.824    
    SLICE_X67Y133        FDRE (Setup_fdre_C_D)        0.031    16.855    vga_display/vga_reg[0]
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.491ns  (logic 2.083ns (19.855%)  route 8.408ns (80.145%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 16.879 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.606     1.608    vga_display/vga_sync_generator/clk_out1
    SLICE_X67Y129        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.456     2.064 r  vga_display/vga_sync_generator/x_counter_reg[4]/Q
                         net (fo=24, routed)          1.285     3.349    vga_display/vga_sync_generator/x_counter[4]
    SLICE_X68Y140        LUT2 (Prop_lut2_I0_O)        0.150     3.499 r  vga_display/vga_sync_generator/ram_reg_8192_8255_9_11_i_5/O
                         net (fo=96, routed)          3.447     6.946    vga_graph_mode/ram_reg_9152_9215_9_11/ADDRB1
    SLICE_X56Y179        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.326     7.272 r  vga_graph_mode/ram_reg_9152_9215_9_11/RAMB/O
                         net (fo=1, routed)           1.038     8.310    vga_graph_mode/ram_reg_9152_9215_9_11_n_1
    SLICE_X59Y174        LUT6 (Prop_lut6_I0_O)        0.124     8.434 r  vga_graph_mode/vga[10]_i_43/O
                         net (fo=1, routed)           0.000     8.434    vga_graph_mode/vga[10]_i_43_n_0
    SLICE_X59Y174        MUXF7 (Prop_muxf7_I1_O)      0.217     8.651 r  vga_graph_mode/vga_reg[10]_i_17/O
                         net (fo=1, routed)           1.541    10.192    vga_graph_mode/vga_reg[10]_i_17_n_0
    SLICE_X63Y153        LUT6 (Prop_lut6_I3_O)        0.299    10.491 r  vga_graph_mode/vga[10]_i_5/O
                         net (fo=1, routed)           0.000    10.491    vga_graph_mode/vga[10]_i_5_n_0
    SLICE_X63Y153        MUXF7 (Prop_muxf7_I0_O)      0.212    10.703 r  vga_graph_mode/vga_reg[10]_i_2/O
                         net (fo=1, routed)           1.097    11.800    vga_graph_mode/vga_reg[10]_i_2_n_0
    SLICE_X71Y133        LUT5 (Prop_lut5_I0_O)        0.299    12.099 r  vga_graph_mode/vga[10]_i_1/O
                         net (fo=1, routed)           0.000    12.099    vga_display/vdata[10]
    SLICE_X71Y133        FDRE                                         r  vga_display/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.492    16.879    vga_display/clk_out1
    SLICE_X71Y133        FDRE                                         r  vga_display/vga_reg[10]/C
                         clock pessimism              0.077    16.957    
                         clock uncertainty           -0.132    16.824    
    SLICE_X71Y133        FDRE (Setup_fdre_C_D)        0.029    16.853    vga_display/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 1.908ns (18.222%)  route 8.563ns (81.778%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 16.883 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.607     1.609    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=136, routed)         1.353     3.381    vga_display/vga_sync_generator/in_display_area_reg_0
    SLICE_X58Y143        LUT2 (Prop_lut2_I1_O)        0.291     3.672 r  vga_display/vga_sync_generator/ram_reg_6144_6207_6_8_i_5/O
                         net (fo=96, routed)          3.324     6.996    vga_graph_mode/ram_reg_7808_7871_6_8/ADDRB1
    SLICE_X56Y186        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.328     7.324 r  vga_graph_mode/ram_reg_7808_7871_6_8/RAMB/O
                         net (fo=1, routed)           1.264     8.588    vga_graph_mode/ram_reg_7808_7871_6_8_n_1
    SLICE_X57Y174        LUT6 (Prop_lut6_I1_O)        0.124     8.712 r  vga_graph_mode/vga[7]_i_48/O
                         net (fo=1, routed)           0.000     8.712    vga_graph_mode/vga[7]_i_48_n_0
    SLICE_X57Y174        MUXF7 (Prop_muxf7_I0_O)      0.212     8.924 r  vga_graph_mode/vga_reg[7]_i_23/O
                         net (fo=1, routed)           0.000     8.924    vga_graph_mode/vga_reg[7]_i_23_n_0
    SLICE_X57Y174        MUXF8 (Prop_muxf8_I1_O)      0.094     9.018 r  vga_graph_mode/vga_reg[7]_i_7/O
                         net (fo=1, routed)           2.046    11.063    vga_graph_mode/vga_reg[7]_i_7_n_0
    SLICE_X57Y146        LUT6 (Prop_lut6_I0_O)        0.316    11.379 r  vga_graph_mode/vga[7]_i_3/O
                         net (fo=1, routed)           0.576    11.956    vga_graph_mode/vga[7]_i_3_n_0
    SLICE_X61Y145        LUT5 (Prop_lut5_I2_O)        0.124    12.080 r  vga_graph_mode/vga[7]_i_1/O
                         net (fo=1, routed)           0.000    12.080    vga_display/vdata[7]
    SLICE_X61Y145        FDRE                                         r  vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.496    16.883    vga_display/clk_out1
    SLICE_X61Y145        FDRE                                         r  vga_display/vga_reg[7]/C
                         clock pessimism              0.077    16.961    
                         clock uncertainty           -0.132    16.828    
    SLICE_X61Y145        FDRE (Setup_fdre_C_D)        0.029    16.857    vga_display/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.464ns  (logic 2.128ns (20.337%)  route 8.336ns (79.663%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 16.881 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.607     1.609    vga_display/vga_sync_generator/clk_out1
    SLICE_X67Y130        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  vga_display/vga_sync_generator/x_counter_reg[5]/Q
                         net (fo=24, routed)          1.336     3.401    vga_display/vga_sync_generator/x_counter[5]
    SLICE_X61Y142        LUT2 (Prop_lut2_I0_O)        0.150     3.551 r  vga_display/vga_sync_generator/ram_reg_8192_8255_9_11_i_4/O
                         net (fo=96, routed)          3.074     6.625    vga_graph_mode/ram_reg_9408_9471_9_11/ADDRC2
    SLICE_X76Y175        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326     6.951 r  vga_graph_mode/ram_reg_9408_9471_9_11/RAMC/O
                         net (fo=1, routed)           1.558     8.509    vga_graph_mode/ram_reg_9408_9471_9_11_n_2
    SLICE_X72Y154        LUT6 (Prop_lut6_I0_O)        0.124     8.633 r  vga_graph_mode/vga[11]_i_52/O
                         net (fo=1, routed)           0.000     8.633    vga_graph_mode/vga[11]_i_52_n_0
    SLICE_X72Y154        MUXF7 (Prop_muxf7_I0_O)      0.238     8.871 r  vga_graph_mode/vga_reg[11]_i_23/O
                         net (fo=1, routed)           1.193    10.064    vga_graph_mode/vga_reg[11]_i_23_n_0
    SLICE_X63Y153        LUT6 (Prop_lut6_I1_O)        0.298    10.362 r  vga_graph_mode/vga[11]_i_7/O
                         net (fo=1, routed)           0.000    10.362    vga_graph_mode/vga[11]_i_7_n_0
    SLICE_X63Y153        MUXF7 (Prop_muxf7_I0_O)      0.238    10.600 r  vga_graph_mode/vga_reg[11]_i_3/O
                         net (fo=1, routed)           1.175    11.775    vga_graph_mode/vga_reg[11]_i_3_n_0
    SLICE_X69Y135        LUT5 (Prop_lut5_I0_O)        0.298    12.073 r  vga_graph_mode/vga[11]_i_2/O
                         net (fo=1, routed)           0.000    12.073    vga_display/vdata[11]
    SLICE_X69Y135        FDRE                                         r  vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.494    16.881    vga_display/clk_out1
    SLICE_X69Y135        FDRE                                         r  vga_display/vga_reg[11]/C
                         clock pessimism              0.077    16.959    
                         clock uncertainty           -0.132    16.826    
    SLICE_X69Y135        FDRE (Setup_fdre_C_D)        0.029    16.855    vga_display/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 1.976ns (18.889%)  route 8.485ns (81.111%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 16.879 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.607     1.609    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=136, routed)         1.822     3.850    vga_display/vga_sync_generator/in_display_area_reg_0
    SLICE_X52Y115        LUT2 (Prop_lut2_I1_O)        0.325     4.175 r  vga_display/vga_sync_generator/ram_reg_6144_6207_0_2_i_5/O
                         net (fo=96, routed)          2.816     6.991    vga_graph_mode/ram_reg_6272_6335_0_2/ADDRC1
    SLICE_X56Y79         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.326     7.317 r  vga_graph_mode/ram_reg_6272_6335_0_2/RAMC/O
                         net (fo=1, routed)           0.888     8.205    vga_graph_mode/ram_reg_6272_6335_0_2_n_2
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.329 r  vga_graph_mode/vga[2]_i_50/O
                         net (fo=1, routed)           0.000     8.329    vga_graph_mode/vga[2]_i_50_n_0
    SLICE_X57Y88         MUXF7 (Prop_muxf7_I0_O)      0.238     8.567 r  vga_graph_mode/vga_reg[2]_i_24/O
                         net (fo=1, routed)           0.000     8.567    vga_graph_mode/vga_reg[2]_i_24_n_0
    SLICE_X57Y88         MUXF8 (Prop_muxf8_I0_O)      0.104     8.671 r  vga_graph_mode/vga_reg[2]_i_8/O
                         net (fo=1, routed)           1.724    10.395    vga_graph_mode/vga_reg[2]_i_8_n_0
    SLICE_X64Y111        LUT6 (Prop_lut6_I1_O)        0.316    10.711 r  vga_graph_mode/vga[2]_i_3/O
                         net (fo=1, routed)           1.235    11.946    vga_graph_mode/vga[2]_i_3_n_0
    SLICE_X67Y133        LUT5 (Prop_lut5_I2_O)        0.124    12.070 r  vga_graph_mode/vga[2]_i_1/O
                         net (fo=1, routed)           0.000    12.070    vga_display/vdata[2]
    SLICE_X67Y133        FDRE                                         r  vga_display/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.492    16.879    vga_display/clk_out1
    SLICE_X67Y133        FDRE                                         r  vga_display/vga_reg[2]/C
                         clock pessimism              0.077    16.957    
                         clock uncertainty           -0.132    16.824    
    SLICE_X67Y133        FDRE (Setup_fdre_C_D)        0.032    16.856    vga_display/vga_reg[2]
  -------------------------------------------------------------------
                         required time                         16.856    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 1.908ns (18.241%)  route 8.552ns (81.759%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.607     1.609    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=136, routed)         1.353     3.381    vga_display/vga_sync_generator/in_display_area_reg_0
    SLICE_X58Y143        LUT2 (Prop_lut2_I1_O)        0.291     3.672 r  vga_display/vga_sync_generator/ram_reg_6144_6207_6_8_i_5/O
                         net (fo=96, routed)          3.332     7.004    vga_graph_mode/ram_reg_7808_7871_6_8/ADDRA1
    SLICE_X56Y186        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.328     7.332 r  vga_graph_mode/ram_reg_7808_7871_6_8/RAMA/O
                         net (fo=1, routed)           1.236     8.567    vga_graph_mode/ram_reg_7808_7871_6_8_n_0
    SLICE_X57Y173        LUT6 (Prop_lut6_I1_O)        0.124     8.691 r  vga_graph_mode/vga[6]_i_48/O
                         net (fo=1, routed)           0.000     8.691    vga_graph_mode/vga[6]_i_48_n_0
    SLICE_X57Y173        MUXF7 (Prop_muxf7_I0_O)      0.212     8.903 r  vga_graph_mode/vga_reg[6]_i_23/O
                         net (fo=1, routed)           0.000     8.903    vga_graph_mode/vga_reg[6]_i_23_n_0
    SLICE_X57Y173        MUXF8 (Prop_muxf8_I1_O)      0.094     8.997 r  vga_graph_mode/vga_reg[6]_i_7/O
                         net (fo=1, routed)           1.775    10.772    vga_graph_mode/vga_reg[6]_i_7_n_0
    SLICE_X57Y146        LUT6 (Prop_lut6_I0_O)        0.316    11.088 r  vga_graph_mode/vga[6]_i_3/O
                         net (fo=1, routed)           0.857    11.945    vga_graph_mode/vga[6]_i_3_n_0
    SLICE_X64Y143        LUT5 (Prop_lut5_I2_O)        0.124    12.069 r  vga_graph_mode/vga[6]_i_1/O
                         net (fo=1, routed)           0.000    12.069    vga_display/vdata[6]
    SLICE_X64Y143        FDRE                                         r  vga_display/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.499    16.886    vga_display/clk_out1
    SLICE_X64Y143        FDRE                                         r  vga_display/vga_reg[6]/C
                         clock pessimism              0.077    16.964    
                         clock uncertainty           -0.132    16.831    
    SLICE_X64Y143        FDRE (Setup_fdre_C_D)        0.029    16.860    vga_display/vga_reg[6]
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.417ns  (logic 1.850ns (17.760%)  route 8.567ns (82.240%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 16.965 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.606     1.608    vga_display/vga_sync_generator/clk_out1
    SLICE_X67Y129        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.456     2.064 r  vga_display/vga_sync_generator/x_counter_reg[4]/Q
                         net (fo=24, routed)          1.618     3.682    vga_display/vga_sync_generator/x_counter[4]
    SLICE_X75Y143        LUT2 (Prop_lut2_I0_O)        0.124     3.806 r  vga_display/vga_sync_generator/ram_reg_8192_8255_3_5_i_5/O
                         net (fo=96, routed)          3.003     6.809    vga_graph_mode/ram_reg_9856_9919_3_5/ADDRA1
    SLICE_X76Y171        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.933 r  vga_graph_mode/ram_reg_9856_9919_3_5/RAMA/O
                         net (fo=1, routed)           1.227     8.160    vga_graph_mode/ram_reg_9856_9919_3_5_n_0
    SLICE_X77Y165        LUT6 (Prop_lut6_I1_O)        0.124     8.284 r  vga_graph_mode/vga[3]_i_38/O
                         net (fo=1, routed)           0.000     8.284    vga_graph_mode/vga[3]_i_38_n_0
    SLICE_X77Y165        MUXF7 (Prop_muxf7_I0_O)      0.212     8.496 r  vga_graph_mode/vga_reg[3]_i_15/O
                         net (fo=1, routed)           0.980     9.476    vga_graph_mode/vga_reg[3]_i_15_n_0
    SLICE_X77Y155        LUT6 (Prop_lut6_I0_O)        0.299     9.775 r  vga_graph_mode/vga[3]_i_5/O
                         net (fo=1, routed)           0.000     9.775    vga_graph_mode/vga[3]_i_5_n_0
    SLICE_X77Y155        MUXF7 (Prop_muxf7_I0_O)      0.212     9.987 r  vga_graph_mode/vga_reg[3]_i_2/O
                         net (fo=1, routed)           1.739    11.726    vga_graph_mode/vga_reg[3]_i_2_n_0
    SLICE_X74Y134        LUT5 (Prop_lut5_I0_O)        0.299    12.025 r  vga_graph_mode/vga[3]_i_1/O
                         net (fo=1, routed)           0.000    12.025    vga_display/vdata[3]
    SLICE_X74Y134        FDRE                                         r  vga_display/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.578    16.965    vga_display/clk_out1
    SLICE_X74Y134        FDRE                                         r  vga_display/vga_reg[3]/C
                         clock pessimism              0.077    17.043    
                         clock uncertainty           -0.132    16.910    
    SLICE_X74Y134        FDRE (Setup_fdre_C_D)        0.077    16.987    vga_display/vga_reg[3]
  -------------------------------------------------------------------
                         required time                         16.987    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.264ns  (logic 1.951ns (19.008%)  route 8.313ns (80.992%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 16.883 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.607     1.609    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=136, routed)         1.353     3.381    vga_display/vga_sync_generator/in_display_area_reg_0
    SLICE_X58Y143        LUT2 (Prop_lut2_I1_O)        0.291     3.672 r  vga_display/vga_sync_generator/ram_reg_6144_6207_6_8_i_5/O
                         net (fo=96, routed)          3.285     6.957    vga_graph_mode/ram_reg_7552_7615_6_8/ADDRC1
    SLICE_X56Y182        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.328     7.285 r  vga_graph_mode/ram_reg_7552_7615_6_8/RAMC/O
                         net (fo=1, routed)           1.300     8.586    vga_graph_mode/ram_reg_7552_7615_6_8_n_2
    SLICE_X55Y174        LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  vga_graph_mode/vga[8]_i_47/O
                         net (fo=1, routed)           0.000     8.710    vga_graph_mode/vga[8]_i_47_n_0
    SLICE_X55Y174        MUXF7 (Prop_muxf7_I1_O)      0.245     8.955 r  vga_graph_mode/vga_reg[8]_i_22/O
                         net (fo=1, routed)           0.000     8.955    vga_graph_mode/vga_reg[8]_i_22_n_0
    SLICE_X55Y174        MUXF8 (Prop_muxf8_I0_O)      0.104     9.059 r  vga_graph_mode/vga_reg[8]_i_7/O
                         net (fo=1, routed)           1.773    10.831    vga_graph_mode/vga_reg[8]_i_7_n_0
    SLICE_X55Y147        LUT6 (Prop_lut6_I0_O)        0.316    11.147 r  vga_graph_mode/vga[8]_i_3/O
                         net (fo=1, routed)           0.602    11.749    vga_graph_mode/vga[8]_i_3_n_0
    SLICE_X61Y145        LUT5 (Prop_lut5_I2_O)        0.124    11.873 r  vga_graph_mode/vga[8]_i_1/O
                         net (fo=1, routed)           0.000    11.873    vga_display/vdata[8]
    SLICE_X61Y145        FDRE                                         r  vga_display/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.496    16.883    vga_display/clk_out1
    SLICE_X61Y145        FDRE                                         r  vga_display/vga_reg[8]/C
                         clock pessimism              0.077    16.961    
                         clock uncertainty           -0.132    16.828    
    SLICE_X61Y145        FDRE (Setup_fdre_C_D)        0.031    16.859    vga_display/vga_reg[8]
  -------------------------------------------------------------------
                         required time                         16.859    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  4.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.556     0.558    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vga_display/vga_sync_generator/y_counter_reg[0]/Q
                         net (fo=8, routed)           0.121     0.820    vga_display/vga_sync_generator/y_counter[0]
    SLICE_X69Y130        LUT6 (Prop_lut6_I5_O)        0.045     0.865 r  vga_display/vga_sync_generator/y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.865    vga_display/vga_sync_generator/y_counter[1]_i_1_n_0
    SLICE_X69Y130        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.826     0.827    vga_display/vga_sync_generator/clk_out1
    SLICE_X69Y130        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[1]/C
                         clock pessimism             -0.257     0.571    
    SLICE_X69Y130        FDRE (Hold_fdre_C_D)         0.091     0.662    vga_display/vga_sync_generator/y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.005%)  route 0.140ns (42.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.555     0.557    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  vga_display/vga_sync_generator/y_counter_reg[5]/Q
                         net (fo=7, routed)           0.140     0.838    vga_display/vga_sync_generator/y_counter[5]
    SLICE_X71Y130        LUT6 (Prop_lut6_I5_O)        0.045     0.883 r  vga_display/vga_sync_generator/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.883    vga_display/vga_sync_generator/v_sync_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  vga_display/vga_sync_generator/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.826     0.827    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y130        FDRE                                         r  vga_display/vga_sync_generator/v_sync_reg/C
                         clock pessimism             -0.256     0.572    
    SLICE_X71Y130        FDRE (Hold_fdre_C_D)         0.091     0.663    vga_display/vga_sync_generator/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.229ns (66.582%)  route 0.115ns (33.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.555     0.557    vga_display/vga_sync_generator/clk_out1
    SLICE_X69Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.128     0.685 r  vga_display/vga_sync_generator/y_counter_reg[8]/Q
                         net (fo=6, routed)           0.115     0.800    vga_display/vga_sync_generator/y_counter[8]
    SLICE_X69Y129        LUT4 (Prop_lut4_I2_O)        0.101     0.901 r  vga_display/vga_sync_generator/y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.901    vga_display/vga_sync_generator/data0[9]
    SLICE_X69Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.825     0.826    vga_display/vga_sync_generator/clk_out1
    SLICE_X69Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[9]/C
                         clock pessimism             -0.270     0.557    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)         0.107     0.664    vga_display/vga_sync_generator/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.190ns (52.287%)  route 0.173ns (47.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.556     0.558    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vga_display/vga_sync_generator/y_counter_reg[0]/Q
                         net (fo=8, routed)           0.173     0.872    vga_display/vga_sync_generator/y_counter[0]
    SLICE_X71Y129        LUT5 (Prop_lut5_I0_O)        0.049     0.921 r  vga_display/vga_sync_generator/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.921    vga_display/vga_sync_generator/data0[4]
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.825     0.826    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[4]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X71Y129        FDRE (Hold_fdre_C_D)         0.107     0.678    vga_display/vga_sync_generator/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.288%)  route 0.115ns (33.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.555     0.557    vga_display/vga_sync_generator/clk_out1
    SLICE_X69Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.128     0.685 r  vga_display/vga_sync_generator/y_counter_reg[8]/Q
                         net (fo=6, routed)           0.115     0.800    vga_display/vga_sync_generator/y_counter[8]
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.098     0.898 r  vga_display/vga_sync_generator/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.898    vga_display/vga_sync_generator/data0[10]
    SLICE_X69Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.825     0.826    vga_display/vga_sync_generator/clk_out1
    SLICE_X69Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[10]/C
                         clock pessimism             -0.270     0.557    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)         0.091     0.648    vga_display/vga_sync_generator/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.756%)  route 0.173ns (48.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.556     0.558    vga_display/vga_sync_generator/clk_out1
    SLICE_X68Y130        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vga_display/vga_sync_generator/y_counter_reg[0]/Q
                         net (fo=8, routed)           0.173     0.872    vga_display/vga_sync_generator/y_counter[0]
    SLICE_X71Y129        LUT4 (Prop_lut4_I0_O)        0.045     0.917 r  vga_display/vga_sync_generator/y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.917    vga_display/vga_sync_generator/data0[3]
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.825     0.826    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[3]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X71Y129        FDRE (Hold_fdre_C_D)         0.092     0.663    vga_display/vga_sync_generator/y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.560%)  route 0.175ns (48.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.555     0.557    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  vga_display/vga_sync_generator/y_counter_reg[3]/Q
                         net (fo=10, routed)          0.175     0.872    vga_display/vga_sync_generator/y_counter_reg[3]_0
    SLICE_X69Y129        LUT6 (Prop_lut6_I2_O)        0.045     0.917 r  vga_display/vga_sync_generator/y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.917    vga_display/vga_sync_generator/data0[6]
    SLICE_X69Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.825     0.826    vga_display/vga_sync_generator/clk_out1
    SLICE_X69Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[6]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)         0.092     0.663    vga_display/vga_sync_generator/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.141%)  route 0.132ns (36.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.555     0.557    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.128     0.685 r  vga_display/vga_sync_generator/y_counter_reg[4]/Q
                         net (fo=6, routed)           0.132     0.817    vga_display/vga_sync_generator/y_counter[4]
    SLICE_X71Y129        LUT6 (Prop_lut6_I4_O)        0.098     0.915 r  vga_display/vga_sync_generator/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.915    vga_display/vga_sync_generator/data0[5]
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.825     0.826    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y129        FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[5]/C
                         clock pessimism             -0.270     0.557    
    SLICE_X71Y129        FDRE (Hold_fdre_C_D)         0.092     0.649    vga_display/vga_sync_generator/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.554     0.556    vga_display/vga_sync_generator/clk_out1
    SLICE_X69Y128        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y128        FDRE (Prop_fdre_C_Q)         0.141     0.697 f  vga_display/vga_sync_generator/x_counter_reg[0]/Q
                         net (fo=3, routed)           0.179     0.876    vga_display/vga_sync_generator/x_counter[0]
    SLICE_X69Y128        LUT1 (Prop_lut1_I0_O)        0.045     0.921 r  vga_display/vga_sync_generator/x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.921    vga_display/vga_sync_generator/p_1_in[0]
    SLICE_X69Y128        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.824     0.826    vga_display/vga_sync_generator/clk_out1
    SLICE_X69Y128        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[0]/C
                         clock pessimism             -0.270     0.556    
    SLICE_X69Y128        FDRE (Hold_fdre_C_D)         0.091     0.647    vga_display/vga_sync_generator/x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_sync_generator/x_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.557     0.559    vga_display/vga_sync_generator/clk_out1
    SLICE_X67Y131        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  vga_display/vga_sync_generator/x_counter_reg[9]/Q
                         net (fo=4, routed)           0.130     0.829    vga_display/vga_sync_generator/x_counter[9]
    SLICE_X67Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.944 r  vga_display/vga_sync_generator/x_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.944    vga_display/vga_sync_generator/p_1_in[9]
    SLICE_X67Y131        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2827, routed)        0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.827     0.829    vga_display/vga_sync_generator/clk_out1
    SLICE_X67Y131        FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[9]/C
                         clock pessimism             -0.270     0.559    
    SLICE_X67Y131        FDRE (Hold_fdre_C_D)         0.105     0.664    vga_display/vga_sync_generator/x_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X67Y133    vga_display/vga_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X71Y133    vga_display/vga_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X69Y135    vga_display/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X64Y135    vga_display/vga_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X67Y133    vga_display/vga_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y134    vga_display/vga_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y138    vga_display/vga_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y137    vga_display/vga_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y133    vga_display/vga_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y133    vga_display/vga_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y133    vga_display/vga_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y133    vga_display/vga_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y135    vga_display/vga_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y135    vga_display/vga_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y135    vga_display/vga_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y135    vga_display/vga_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y133    vga_display/vga_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y133    vga_display/vga_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y133    vga_display/vga_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y133    vga_display/vga_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y133    vga_display/vga_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y133    vga_display/vga_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y135    vga_display/vga_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y135    vga_display/vga_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y135    vga_display/vga_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y135    vga_display/vga_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y133    vga_display/vga_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y133    vga_display/vga_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



