Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 11 03:48:34 2024
| Host         : LAPTOP-T7B654NQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1769)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (314)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1769)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: gs1/clk_25/num_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (314)
--------------------------------------------------
 There are 314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.974   -23355.164                   7842                11612        0.106        0.000                      0                11612        4.500        0.000                       0                  3960  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -17.974   -23355.164                   7842                11510        0.106        0.000                      0                11510        4.500        0.000                       0                  3960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.531        0.000                      0                  102        0.483        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         7842  Failing Endpoints,  Worst Slack      -17.974ns,  Total Violation   -23355.164ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.974ns  (required time - arrival time)
  Source:                 gs1/as1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/move_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.990ns  (logic 19.006ns (67.904%)  route 8.984ns (32.096%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=6 LUT2=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.549     5.070    gs1/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  gs1/as1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  gs1/as1_reg[4]/Q
                         net (fo=3, routed)           0.595     6.121    gs1/as1_reg_n_0_[4]
    SLICE_X45Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.245 r  gs1/nin5/O
                         net (fo=112, routed)         0.936     7.181    gs1/num[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.305 r  gs1/sum20_i_64/O
                         net (fo=1, routed)           0.000     7.305    gs1/sum20_i_64_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.855 r  gs1/sum20_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.855    gs1/sum20_i_39_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.077 r  gs1/sum20_i_38/O[0]
                         net (fo=3, routed)           0.741     8.818    nn/hn7/C[8]
    SLICE_X45Y21         LUT2 (Prop_lut2_I0_O)        0.299     9.117 r  sum20_i_42/O
                         net (fo=1, routed)           0.000     9.117    gs1/sum20_i_14_0[1]
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.757 f  gs1/sum20_i_24/O[3]
                         net (fo=3, routed)           0.592    10.349    nn/hn7/p_0_in[11]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.655 r  sum20_i_20/O
                         net (fo=1, routed)           0.000    10.655    gs1/sum20_0[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.146 r  gs1/sum20_i_13/CO[1]
                         net (fo=103, routed)         1.115    12.260    gs1/nn/on1/sum20_0[0]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.329    12.589 r  gs1/nn/on1/sum20_i_1_replica/O
                         net (fo=1, routed)           0.619    13.208    gs1/nn/on3/g[11]_repN_alias
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    17.244 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    17.246    gs1/nn/on3/sum10_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.959 r  gs1/nn/on3/sum1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.961    gs1/nn/on3/sum1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.674 r  gs1/nn/on3/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.676    gs1/nn/on3/sum1__0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.389 r  gs1/nn/on3/sum1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.391    gs1/nn/on3/sum1__1_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.104 r  gs1/nn/on3/sum1__2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.106    gs1/nn/on3/sum1__2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    25.624 r  gs1/nn/on3/sum1__3/P[3]
                         net (fo=4, routed)           1.330    26.954    gs1/nn/on3/sum1__3_n_102
    SLICE_X53Y26         LUT4 (Prop_lut4_I2_O)        0.124    27.078 r  gs1/nn/on3/cur_level[3]_i_309/O
                         net (fo=1, routed)           0.000    27.078    gs1/nn/on3/cur_level[3]_i_309_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.628 r  gs1/nn/on3/cur_level_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    27.628    gs1/nn/on3/cur_level_reg[3]_i_217_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  gs1/nn/on3/cur_level_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.742    gs1/nn/on3/cur_level_reg[3]_i_101_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  gs1/nn/on3/cur_level_reg[3]_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    27.856    gs1/nn/on3/cur_level_reg[3]_i_49__1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.127 f  gs1/nn/on3/cur_level_reg[3]_i_15__1/CO[0]
                         net (fo=355, routed)         1.148    29.275    gs1/nn/on3/sum1__3_0[0]
    SLICE_X41Y30         LUT6 (Prop_lut6_I1_O)        0.373    29.648 r  gs1/nn/on3/mkey_reg[3]_i_44/O
                         net (fo=1, routed)           0.332    29.979    gs1/nn/on3/mkey_reg[3]_i_44_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.486 r  gs1/nn/on3/mkey_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.486    gs1/nn/on3/mkey_reg[3]_i_14_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  gs1/nn/on3/mkey_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.600    gs1/nn/on3/mkey_reg[3]_i_5_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.871 r  gs1/nn/on3/mkey_reg[3]_i_2/CO[0]
                         net (fo=6, routed)           0.599    31.471    gs1/nn_n_74
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.373    31.844 r  gs1/mkey_reg[1]_i_1/O
                         net (fo=2, routed)           0.686    32.530    gs1/mkey_reg[1]_i_1_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I1_O)        0.124    32.654 r  gs1/move[0]_i_3_comp_1/O
                         net (fo=1, routed)           0.282    32.936    gs1/move[0]_i_3_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I2_O)        0.124    33.060 r  gs1/move[0]_i_1/O
                         net (fo=1, routed)           0.000    33.060    gs1/move[0]_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  gs1/move_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.441    14.782    gs1/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  gs1/move_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X42Y34         FDRE (Setup_fdre_C_D)        0.079    15.086    gs1/move_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -33.060    
  -------------------------------------------------------------------
                         slack                                -17.974    

Slack (VIOLATED) :        -17.874ns  (required time - arrival time)
  Source:                 gs1/as1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/move_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.843ns  (logic 19.006ns (68.262%)  route 8.837ns (31.738%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=6 LUT2=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.549     5.070    gs1/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  gs1/as1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  gs1/as1_reg[4]/Q
                         net (fo=3, routed)           0.595     6.121    gs1/as1_reg_n_0_[4]
    SLICE_X45Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.245 r  gs1/nin5/O
                         net (fo=112, routed)         0.936     7.181    gs1/num[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.305 r  gs1/sum20_i_64/O
                         net (fo=1, routed)           0.000     7.305    gs1/sum20_i_64_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.855 r  gs1/sum20_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.855    gs1/sum20_i_39_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.077 r  gs1/sum20_i_38/O[0]
                         net (fo=3, routed)           0.741     8.818    nn/hn7/C[8]
    SLICE_X45Y21         LUT2 (Prop_lut2_I0_O)        0.299     9.117 r  sum20_i_42/O
                         net (fo=1, routed)           0.000     9.117    gs1/sum20_i_14_0[1]
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.757 f  gs1/sum20_i_24/O[3]
                         net (fo=3, routed)           0.592    10.349    nn/hn7/p_0_in[11]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.655 r  sum20_i_20/O
                         net (fo=1, routed)           0.000    10.655    gs1/sum20_0[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.146 r  gs1/sum20_i_13/CO[1]
                         net (fo=103, routed)         1.115    12.260    gs1/nn/on1/sum20_0[0]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.329    12.589 r  gs1/nn/on1/sum20_i_1_replica/O
                         net (fo=1, routed)           0.619    13.208    gs1/nn/on3/g[11]_repN_alias
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    17.244 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    17.246    gs1/nn/on3/sum10_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.959 r  gs1/nn/on3/sum1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.961    gs1/nn/on3/sum1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.674 r  gs1/nn/on3/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.676    gs1/nn/on3/sum1__0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.389 r  gs1/nn/on3/sum1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.391    gs1/nn/on3/sum1__1_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.104 r  gs1/nn/on3/sum1__2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.106    gs1/nn/on3/sum1__2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    25.624 r  gs1/nn/on3/sum1__3/P[3]
                         net (fo=4, routed)           1.330    26.954    gs1/nn/on3/sum1__3_n_102
    SLICE_X53Y26         LUT4 (Prop_lut4_I2_O)        0.124    27.078 r  gs1/nn/on3/cur_level[3]_i_309/O
                         net (fo=1, routed)           0.000    27.078    gs1/nn/on3/cur_level[3]_i_309_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.628 r  gs1/nn/on3/cur_level_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    27.628    gs1/nn/on3/cur_level_reg[3]_i_217_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  gs1/nn/on3/cur_level_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.742    gs1/nn/on3/cur_level_reg[3]_i_101_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  gs1/nn/on3/cur_level_reg[3]_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    27.856    gs1/nn/on3/cur_level_reg[3]_i_49__1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.127 f  gs1/nn/on3/cur_level_reg[3]_i_15__1/CO[0]
                         net (fo=355, routed)         1.148    29.275    gs1/nn/on3/sum1__3_0[0]
    SLICE_X41Y30         LUT6 (Prop_lut6_I1_O)        0.373    29.648 r  gs1/nn/on3/mkey_reg[3]_i_44/O
                         net (fo=1, routed)           0.332    29.979    gs1/nn/on3/mkey_reg[3]_i_44_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.486 r  gs1/nn/on3/mkey_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.486    gs1/nn/on3/mkey_reg[3]_i_14_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  gs1/nn/on3/mkey_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.600    gs1/nn/on3/mkey_reg[3]_i_5_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.871 r  gs1/nn/on3/mkey_reg[3]_i_2/CO[0]
                         net (fo=6, routed)           0.599    31.471    gs1/nn_n_74
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.373    31.844 r  gs1/mkey_reg[1]_i_1/O
                         net (fo=2, routed)           0.507    32.351    gs1/mkey_reg[1]_i_1_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.124    32.475 r  gs1/move[1]_i_5/O
                         net (fo=2, routed)           0.314    32.789    gs1/move[1]_i_5_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.913 r  gs1/move[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.913    gs1/move[1]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  gs1/move_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.441    14.782    gs1/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  gs1/move_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)        0.032    15.039    gs1/move_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -32.913    
  -------------------------------------------------------------------
                         slack                                -17.874    

Slack (VIOLATED) :        -6.580ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/as3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.357ns  (logic 2.993ns (18.298%)  route 13.364ns (81.702%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.558     5.079    gs1/clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.559     6.156    gs1/num[15]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.527 r  gs1/as2_reg[5]_i_38/O[0]
                         net (fo=10, routed)          0.870     7.398    gs1/as2_reg[5]_i_38_n_7
    SLICE_X16Y100        LUT2 (Prop_lut2_I0_O)        0.299     7.697 r  gs1/as2[5]_i_85/O
                         net (fo=1, routed)           0.000     7.697    gs1/as2[5]_i_85_n_0
    SLICE_X16Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.924 r  gs1/as2_reg[5]_i_29/O[1]
                         net (fo=402, routed)         5.536    13.460    gs1/board2[3]
    SLICE_X29Y146        LUT6 (Prop_lut6_I2_O)        0.303    13.763 r  gs1/as2[5]_i_861/O
                         net (fo=1, routed)           0.000    13.763    gs1/as2[5]_i_861_n_0
    SLICE_X29Y146        MUXF7 (Prop_muxf7_I1_O)      0.217    13.980 r  gs1/as2_reg[5]_i_573/O
                         net (fo=1, routed)           0.968    14.948    gs1/as2_reg[5]_i_573_n_0
    SLICE_X29Y131        LUT6 (Prop_lut6_I3_O)        0.299    15.247 r  gs1/as2[5]_i_188/O
                         net (fo=1, routed)           1.536    16.783    gs1/as2[5]_i_188_n_0
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  gs1/as2[5]_i_76/O
                         net (fo=1, routed)           0.000    16.907    gs1/as2[5]_i_76_n_0
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214    17.121 r  gs1/as2_reg[5]_i_24/O
                         net (fo=1, routed)           0.484    17.605    gs1/as2_reg[5]_i_24_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I5_O)        0.297    17.902 r  gs1/as2[5]_i_6/O
                         net (fo=1, routed)           0.158    18.060    gs1/as2[5]_i_6_n_0
    SLICE_X20Y115        LUT5 (Prop_lut5_I3_O)        0.124    18.184 r  gs1/as2[5]_i_2/O
                         net (fo=3, routed)           3.252    21.436    gs1/as2[5]_i_2_n_0
    SLICE_X46Y22         FDRE                                         r  gs1/as3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.434    14.775    gs1/clk_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  gs1/as3_reg[3]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)       -0.064    14.856    gs1/as3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -21.436    
  -------------------------------------------------------------------
                         slack                                 -6.580    

Slack (VIOLATED) :        -6.566ns  (required time - arrival time)
  Source:                 gs1/y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[1]_rep__18/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.024ns  (logic 2.788ns (17.399%)  route 13.236ns (82.601%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.728     5.249    gs1/clk_IBUF_BUFG
    SLICE_X21Y118        FDSE                                         r  gs1/y_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDSE (Prop_fdse_C_Q)         0.456     5.705 r  gs1/y_reg[0]_rep__1/Q
                         net (fo=125, routed)         1.662     7.368    gs1/y_reg[0]_rep__1_n_0
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.492 r  gs1/y[5]_i_296/O
                         net (fo=1, routed)           0.000     7.492    gs1/y[5]_i_296_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.072 r  gs1/y_reg[5]_i_123/O[2]
                         net (fo=400, routed)         5.921    13.993    gs1/y_reg[5]_i_123_n_5
    SLICE_X23Y147        MUXF7 (Prop_muxf7_S_O)       0.454    14.447 f  gs1/y_reg[5]_i_802/O
                         net (fo=1, routed)           0.000    14.447    gs1/y_reg[5]_i_802_n_0
    SLICE_X23Y147        MUXF8 (Prop_muxf8_I1_O)      0.094    14.541 f  gs1/y_reg[5]_i_348/O
                         net (fo=1, routed)           1.275    15.816    gs1/y_reg[5]_i_348_n_0
    SLICE_X21Y136        LUT6 (Prop_lut6_I5_O)        0.316    16.132 f  gs1/y[5]_i_153/O
                         net (fo=1, routed)           0.000    16.132    gs1/y[5]_i_153_n_0
    SLICE_X21Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    16.349 f  gs1/y_reg[5]_i_51/O
                         net (fo=1, routed)           1.199    17.548    gs1/y_reg[5]_i_51_n_0
    SLICE_X20Y120        LUT5 (Prop_lut5_I4_O)        0.299    17.847 f  gs1/y[5]_i_13/O
                         net (fo=2, routed)           1.183    19.030    gs1/y[5]_i_13_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.154 r  gs1/y[5]_i_4/O
                         net (fo=1, routed)           0.162    19.316    gs1/os/y_reg[1]_rep__26_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I5_O)        0.124    19.440 r  gs1/os/y[5]_i_1/O
                         net (fo=62, routed)          1.833    21.273    gs1/os_n_0
    SLICE_X28Y75         FDRE                                         r  gs1/y_reg[1]_rep__18/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.420    14.761    gs1/clk_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  gs1/y_reg[1]_rep__18/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.707    gs1/y_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -21.273    
  -------------------------------------------------------------------
                         slack                                 -6.566    

Slack (VIOLATED) :        -6.565ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/as2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.347ns  (logic 2.993ns (18.309%)  route 13.354ns (81.691%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.558     5.079    gs1/clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.559     6.156    gs1/num[15]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.527 r  gs1/as2_reg[5]_i_38/O[0]
                         net (fo=10, routed)          0.870     7.398    gs1/as2_reg[5]_i_38_n_7
    SLICE_X16Y100        LUT2 (Prop_lut2_I0_O)        0.299     7.697 r  gs1/as2[5]_i_85/O
                         net (fo=1, routed)           0.000     7.697    gs1/as2[5]_i_85_n_0
    SLICE_X16Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.924 r  gs1/as2_reg[5]_i_29/O[1]
                         net (fo=402, routed)         5.536    13.460    gs1/board2[3]
    SLICE_X29Y146        LUT6 (Prop_lut6_I2_O)        0.303    13.763 r  gs1/as2[5]_i_861/O
                         net (fo=1, routed)           0.000    13.763    gs1/as2[5]_i_861_n_0
    SLICE_X29Y146        MUXF7 (Prop_muxf7_I1_O)      0.217    13.980 r  gs1/as2_reg[5]_i_573/O
                         net (fo=1, routed)           0.968    14.948    gs1/as2_reg[5]_i_573_n_0
    SLICE_X29Y131        LUT6 (Prop_lut6_I3_O)        0.299    15.247 r  gs1/as2[5]_i_188/O
                         net (fo=1, routed)           1.536    16.783    gs1/as2[5]_i_188_n_0
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  gs1/as2[5]_i_76/O
                         net (fo=1, routed)           0.000    16.907    gs1/as2[5]_i_76_n_0
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214    17.121 r  gs1/as2_reg[5]_i_24/O
                         net (fo=1, routed)           0.484    17.605    gs1/as2_reg[5]_i_24_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I5_O)        0.297    17.902 r  gs1/as2[5]_i_6/O
                         net (fo=1, routed)           0.158    18.060    gs1/as2[5]_i_6_n_0
    SLICE_X20Y115        LUT5 (Prop_lut5_I3_O)        0.124    18.184 r  gs1/as2[5]_i_2/O
                         net (fo=3, routed)           3.242    21.426    gs1/as2[5]_i_2_n_0
    SLICE_X42Y22         FDRE                                         r  gs1/as2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.433    14.774    gs1/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  gs1/as2_reg[5]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)       -0.058    14.861    gs1/as2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -21.426    
  -------------------------------------------------------------------
                         slack                                 -6.565    

Slack (VIOLATED) :        -6.411ns  (required time - arrival time)
  Source:                 gs1/y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[0]_rep__19/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.881ns  (logic 2.788ns (17.555%)  route 13.093ns (82.445%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.728     5.249    gs1/clk_IBUF_BUFG
    SLICE_X21Y118        FDSE                                         r  gs1/y_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDSE (Prop_fdse_C_Q)         0.456     5.705 r  gs1/y_reg[0]_rep__1/Q
                         net (fo=125, routed)         1.662     7.368    gs1/y_reg[0]_rep__1_n_0
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.492 r  gs1/y[5]_i_296/O
                         net (fo=1, routed)           0.000     7.492    gs1/y[5]_i_296_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.072 r  gs1/y_reg[5]_i_123/O[2]
                         net (fo=400, routed)         5.921    13.993    gs1/y_reg[5]_i_123_n_5
    SLICE_X23Y147        MUXF7 (Prop_muxf7_S_O)       0.454    14.447 f  gs1/y_reg[5]_i_802/O
                         net (fo=1, routed)           0.000    14.447    gs1/y_reg[5]_i_802_n_0
    SLICE_X23Y147        MUXF8 (Prop_muxf8_I1_O)      0.094    14.541 f  gs1/y_reg[5]_i_348/O
                         net (fo=1, routed)           1.275    15.816    gs1/y_reg[5]_i_348_n_0
    SLICE_X21Y136        LUT6 (Prop_lut6_I5_O)        0.316    16.132 f  gs1/y[5]_i_153/O
                         net (fo=1, routed)           0.000    16.132    gs1/y[5]_i_153_n_0
    SLICE_X21Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    16.349 f  gs1/y_reg[5]_i_51/O
                         net (fo=1, routed)           1.199    17.548    gs1/y_reg[5]_i_51_n_0
    SLICE_X20Y120        LUT5 (Prop_lut5_I4_O)        0.299    17.847 f  gs1/y[5]_i_13/O
                         net (fo=2, routed)           1.183    19.030    gs1/y[5]_i_13_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.154 r  gs1/y[5]_i_4/O
                         net (fo=1, routed)           0.162    19.316    gs1/os/y_reg[1]_rep__26_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I5_O)        0.124    19.440 r  gs1/os/y[5]_i_1/O
                         net (fo=62, routed)          1.691    21.131    gs1/os_n_0
    SLICE_X31Y88         FDSE                                         r  gs1/y_reg[0]_rep__19/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.432    14.773    gs1/clk_IBUF_BUFG
    SLICE_X31Y88         FDSE                                         r  gs1/y_reg[0]_rep__19/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X31Y88         FDSE (Setup_fdse_C_CE)      -0.205    14.719    gs1/y_reg[0]_rep__19
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -21.131    
  -------------------------------------------------------------------
                         slack                                 -6.411    

Slack (VIOLATED) :        -6.355ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/as1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.114ns  (logic 2.993ns (18.574%)  route 13.121ns (81.426%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.558     5.079    gs1/clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.559     6.156    gs1/num[15]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.527 r  gs1/as2_reg[5]_i_38/O[0]
                         net (fo=10, routed)          0.870     7.398    gs1/as2_reg[5]_i_38_n_7
    SLICE_X16Y100        LUT2 (Prop_lut2_I0_O)        0.299     7.697 r  gs1/as2[5]_i_85/O
                         net (fo=1, routed)           0.000     7.697    gs1/as2[5]_i_85_n_0
    SLICE_X16Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.924 r  gs1/as2_reg[5]_i_29/O[1]
                         net (fo=402, routed)         5.536    13.460    gs1/board2[3]
    SLICE_X29Y146        LUT6 (Prop_lut6_I2_O)        0.303    13.763 r  gs1/as2[5]_i_861/O
                         net (fo=1, routed)           0.000    13.763    gs1/as2[5]_i_861_n_0
    SLICE_X29Y146        MUXF7 (Prop_muxf7_I1_O)      0.217    13.980 r  gs1/as2_reg[5]_i_573/O
                         net (fo=1, routed)           0.968    14.948    gs1/as2_reg[5]_i_573_n_0
    SLICE_X29Y131        LUT6 (Prop_lut6_I3_O)        0.299    15.247 r  gs1/as2[5]_i_188/O
                         net (fo=1, routed)           1.536    16.783    gs1/as2[5]_i_188_n_0
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  gs1/as2[5]_i_76/O
                         net (fo=1, routed)           0.000    16.907    gs1/as2[5]_i_76_n_0
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214    17.121 r  gs1/as2_reg[5]_i_24/O
                         net (fo=1, routed)           0.484    17.605    gs1/as2_reg[5]_i_24_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I5_O)        0.297    17.902 r  gs1/as2[5]_i_6/O
                         net (fo=1, routed)           0.158    18.060    gs1/as2[5]_i_6_n_0
    SLICE_X20Y115        LUT5 (Prop_lut5_I3_O)        0.124    18.184 r  gs1/as2[5]_i_2/O
                         net (fo=3, routed)           3.008    21.192    gs1/as2[5]_i_2_n_0
    SLICE_X47Y23         FDRE                                         r  gs1/as1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.433    14.774    gs1/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  gs1/as1_reg[4]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)       -0.081    14.838    gs1/as1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -21.192    
  -------------------------------------------------------------------
                         slack                                 -6.355    

Slack (VIOLATED) :        -6.326ns  (required time - arrival time)
  Source:                 gs1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/as1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.063ns  (logic 2.869ns (17.861%)  route 13.194ns (82.139%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.558     5.079    gs1/clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  gs1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  gs1/x_reg[1]/Q
                         net (fo=83, routed)          0.559     6.156    gs1/num[15]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.527 r  gs1/as2_reg[5]_i_38/O[0]
                         net (fo=10, routed)          0.870     7.398    gs1/as2_reg[5]_i_38_n_7
    SLICE_X16Y100        LUT2 (Prop_lut2_I0_O)        0.299     7.697 r  gs1/as2[5]_i_85/O
                         net (fo=1, routed)           0.000     7.697    gs1/as2[5]_i_85_n_0
    SLICE_X16Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.924 r  gs1/as2_reg[5]_i_29/O[1]
                         net (fo=402, routed)         4.764    12.688    gs1/board2[3]
    SLICE_X51Y119        LUT6 (Prop_lut6_I2_O)        0.303    12.991 r  gs1/as2[4]_i_241/O
                         net (fo=1, routed)           0.000    12.991    gs1/as2[4]_i_241_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    13.203 r  gs1/as2_reg[4]_i_96/O
                         net (fo=1, routed)           1.463    14.666    gs1/as2_reg[4]_i_96_n_0
    SLICE_X35Y104        LUT6 (Prop_lut6_I1_O)        0.299    14.965 r  gs1/as2[4]_i_35/O
                         net (fo=1, routed)           0.000    14.965    gs1/as2[4]_i_35_n_0
    SLICE_X35Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    15.182 r  gs1/as2_reg[4]_i_12/O
                         net (fo=1, routed)           1.752    16.933    gs1/as2_reg[4]_i_12_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I4_O)        0.299    17.232 r  gs1/as2[4]_i_2/O
                         net (fo=1, routed)           0.674    17.907    gs1/as2[4]_i_2_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I0_O)        0.124    18.031 r  gs1/as2[4]_i_1/O
                         net (fo=3, routed)           3.112    21.142    gs1/as2[4]_i_1_n_0
    SLICE_X41Y22         FDRE                                         r  gs1/as1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.433    14.774    gs1/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  gs1/as1_reg[5]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X41Y22         FDRE (Setup_fdre_C_D)       -0.103    14.816    gs1/as1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -21.142    
  -------------------------------------------------------------------
                         slack                                 -6.326    

Slack (VIOLATED) :        -6.318ns  (required time - arrival time)
  Source:                 gs1/y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[1]_rep__23/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.792ns  (logic 2.788ns (17.655%)  route 13.004ns (82.345%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.728     5.249    gs1/clk_IBUF_BUFG
    SLICE_X21Y118        FDSE                                         r  gs1/y_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDSE (Prop_fdse_C_Q)         0.456     5.705 r  gs1/y_reg[0]_rep__1/Q
                         net (fo=125, routed)         1.662     7.368    gs1/y_reg[0]_rep__1_n_0
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.492 r  gs1/y[5]_i_296/O
                         net (fo=1, routed)           0.000     7.492    gs1/y[5]_i_296_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.072 r  gs1/y_reg[5]_i_123/O[2]
                         net (fo=400, routed)         5.921    13.993    gs1/y_reg[5]_i_123_n_5
    SLICE_X23Y147        MUXF7 (Prop_muxf7_S_O)       0.454    14.447 f  gs1/y_reg[5]_i_802/O
                         net (fo=1, routed)           0.000    14.447    gs1/y_reg[5]_i_802_n_0
    SLICE_X23Y147        MUXF8 (Prop_muxf8_I1_O)      0.094    14.541 f  gs1/y_reg[5]_i_348/O
                         net (fo=1, routed)           1.275    15.816    gs1/y_reg[5]_i_348_n_0
    SLICE_X21Y136        LUT6 (Prop_lut6_I5_O)        0.316    16.132 f  gs1/y[5]_i_153/O
                         net (fo=1, routed)           0.000    16.132    gs1/y[5]_i_153_n_0
    SLICE_X21Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    16.349 f  gs1/y_reg[5]_i_51/O
                         net (fo=1, routed)           1.199    17.548    gs1/y_reg[5]_i_51_n_0
    SLICE_X20Y120        LUT5 (Prop_lut5_I4_O)        0.299    17.847 f  gs1/y[5]_i_13/O
                         net (fo=2, routed)           1.183    19.030    gs1/y[5]_i_13_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.154 r  gs1/y[5]_i_4/O
                         net (fo=1, routed)           0.162    19.316    gs1/os/y_reg[1]_rep__26_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I5_O)        0.124    19.440 r  gs1/os/y[5]_i_1/O
                         net (fo=62, routed)          1.602    21.041    gs1/os_n_0
    SLICE_X37Y97         FDRE                                         r  gs1/y_reg[1]_rep__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  gs1/y_reg[1]_rep__23/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X37Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/y_reg[1]_rep__23
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -21.041    
  -------------------------------------------------------------------
                         slack                                 -6.318    

Slack (VIOLATED) :        -6.308ns  (required time - arrival time)
  Source:                 gs1/y_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/y_reg[0]_rep__15/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.781ns  (logic 2.788ns (17.666%)  route 12.993ns (82.334%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.728     5.249    gs1/clk_IBUF_BUFG
    SLICE_X21Y118        FDSE                                         r  gs1/y_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDSE (Prop_fdse_C_Q)         0.456     5.705 r  gs1/y_reg[0]_rep__1/Q
                         net (fo=125, routed)         1.662     7.368    gs1/y_reg[0]_rep__1_n_0
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.492 r  gs1/y[5]_i_296/O
                         net (fo=1, routed)           0.000     7.492    gs1/y[5]_i_296_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.072 r  gs1/y_reg[5]_i_123/O[2]
                         net (fo=400, routed)         5.921    13.993    gs1/y_reg[5]_i_123_n_5
    SLICE_X23Y147        MUXF7 (Prop_muxf7_S_O)       0.454    14.447 f  gs1/y_reg[5]_i_802/O
                         net (fo=1, routed)           0.000    14.447    gs1/y_reg[5]_i_802_n_0
    SLICE_X23Y147        MUXF8 (Prop_muxf8_I1_O)      0.094    14.541 f  gs1/y_reg[5]_i_348/O
                         net (fo=1, routed)           1.275    15.816    gs1/y_reg[5]_i_348_n_0
    SLICE_X21Y136        LUT6 (Prop_lut6_I5_O)        0.316    16.132 f  gs1/y[5]_i_153/O
                         net (fo=1, routed)           0.000    16.132    gs1/y[5]_i_153_n_0
    SLICE_X21Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    16.349 f  gs1/y_reg[5]_i_51/O
                         net (fo=1, routed)           1.199    17.548    gs1/y_reg[5]_i_51_n_0
    SLICE_X20Y120        LUT5 (Prop_lut5_I4_O)        0.299    17.847 f  gs1/y[5]_i_13/O
                         net (fo=2, routed)           1.183    19.030    gs1/y[5]_i_13_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.154 r  gs1/y[5]_i_4/O
                         net (fo=1, routed)           0.162    19.316    gs1/os/y_reg[1]_rep__26_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I5_O)        0.124    19.440 r  gs1/os/y[5]_i_1/O
                         net (fo=62, routed)          1.591    21.031    gs1/os_n_0
    SLICE_X15Y85         FDSE                                         r  gs1/y_reg[0]_rep__15/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.435    14.776    gs1/clk_IBUF_BUFG
    SLICE_X15Y85         FDSE                                         r  gs1/y_reg[0]_rep__15/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X15Y85         FDSE (Setup_fdse_C_CE)      -0.205    14.722    gs1/y_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -21.031    
  -------------------------------------------------------------------
                         slack                                 -6.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 gs1/genblk1[165].board_reg[165][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[165].board_reg[165][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.639%)  route 0.196ns (51.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.646     1.530    gs1/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  gs1/genblk1[165].board_reg[165][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  gs1/genblk1[165].board_reg[165][7]/Q
                         net (fo=10, routed)          0.196     1.867    gs1/genblk1[165].board_reg[165]_54[7]
    SLICE_X53Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  gs1/genblk1[165].board[165][8]_i_2/O
                         net (fo=1, routed)           0.000     1.912    gs1/p_0_in__54__0[8]
    SLICE_X53Y99         FDRE                                         r  gs1/genblk1[165].board_reg[165][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.835     1.963    gs1/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  gs1/genblk1[165].board_reg[165][8]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.092     1.806    gs1/genblk1[165].board_reg[165][8]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gs1/genblk1[177].board_reg[177][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[177].board_reg[177][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.646     1.530    gs1/clk_IBUF_BUFG
    SLICE_X57Y106        FDRE                                         r  gs1/genblk1[177].board_reg[177][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  gs1/genblk1[177].board_reg[177][7]/Q
                         net (fo=10, routed)          0.077     1.748    gs1/genblk1[177].board_reg[177]_184[7]
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  gs1/genblk1[177].board[177][8]_i_2/O
                         net (fo=1, routed)           0.000     1.793    gs1/p_0_in__35__0__0[8]
    SLICE_X56Y106        FDRE                                         r  gs1/genblk1[177].board_reg[177][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.919     2.047    gs1/clk_IBUF_BUFG
    SLICE_X56Y106        FDRE                                         r  gs1/genblk1[177].board_reg[177][8]/C
                         clock pessimism             -0.504     1.543    
    SLICE_X56Y106        FDRE (Hold_fdre_C_D)         0.121     1.664    gs1/genblk1[177].board_reg[177][8]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gs1/genblk1[386].board_reg[386][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[386].board_reg[386][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.997%)  route 0.088ns (32.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.633     1.517    gs1/clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  gs1/genblk1[386].board_reg[386][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  gs1/genblk1[386].board_reg[386][7]/Q
                         net (fo=10, routed)          0.088     1.745    gs1/genblk1[386].board_reg[386]_231[7]
    SLICE_X10Y124        LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  gs1/genblk1[386].board[386][8]_i_2/O
                         net (fo=1, routed)           0.000     1.790    gs1/p_0_in__82__0__0[8]
    SLICE_X10Y124        FDRE                                         r  gs1/genblk1[386].board_reg[386][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.905     2.033    gs1/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  gs1/genblk1[386].board_reg[386][8]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X10Y124        FDRE (Hold_fdre_C_D)         0.121     1.651    gs1/genblk1[386].board_reg[386][8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gs1/genblk1[101].board_reg[101][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[101].board_reg[101][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.249%)  route 0.286ns (57.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.556     1.439    gs1/clk_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  gs1/genblk1[101].board_reg[101][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  gs1/genblk1[101].board_reg[101][0]/Q
                         net (fo=9, routed)           0.286     1.889    gs1/genblk1[101].board_reg[101]_25[0]
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  gs1/genblk1[101].board[101][3]_i_1/O
                         net (fo=1, routed)           0.000     1.934    gs1/p_0_in__25__0[3]
    SLICE_X36Y85         FDRE                                         r  gs1/genblk1[101].board_reg[101][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.824     1.952    gs1/clk_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  gs1/genblk1[101].board_reg[101][3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.091     1.794    gs1/genblk1[101].board_reg[101][3]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gs1/genblk1[327].board_reg[327][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[327].board_reg[327][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.744%)  route 0.093ns (33.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.647     1.531    gs1/clk_IBUF_BUFG
    SLICE_X15Y148        FDRE                                         r  gs1/genblk1[327].board_reg[327][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  gs1/genblk1[327].board_reg[327][7]/Q
                         net (fo=9, routed)           0.093     1.764    gs1/genblk1[327].board_reg[327]_97[7]
    SLICE_X14Y148        LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  gs1/genblk1[327].board[327][8]_i_2/O
                         net (fo=1, routed)           0.000     1.809    gs1/p_0_in__97__0[8]
    SLICE_X14Y148        FDRE                                         r  gs1/genblk1[327].board_reg[327][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.921     2.049    gs1/clk_IBUF_BUFG
    SLICE_X14Y148        FDRE                                         r  gs1/genblk1[327].board_reg[327][8]/C
                         clock pessimism             -0.505     1.544    
    SLICE_X14Y148        FDRE (Hold_fdre_C_D)         0.120     1.664    gs1/genblk1[327].board_reg[327][8]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gs1/genblk1[351].board_reg[351][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[351].board_reg[351][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.673     1.557    gs1/clk_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  gs1/genblk1[351].board_reg[351][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  gs1/genblk1[351].board_reg[351][7]/Q
                         net (fo=10, routed)          0.100     1.797    gs1/genblk1[351].board_reg[351]_216[7]
    SLICE_X6Y140         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  gs1/genblk1[351].board[351][8]_i_2/O
                         net (fo=1, routed)           0.000     1.842    gs1/p_0_in__67__0__0[8]
    SLICE_X6Y140         FDRE                                         r  gs1/genblk1[351].board_reg[351][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.947     2.075    gs1/clk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  gs1/genblk1[351].board_reg[351][8]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X6Y140         FDRE (Hold_fdre_C_D)         0.121     1.691    gs1/genblk1[351].board_reg[351][8]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gs1/genblk1[190].board_reg[190][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[190].board_reg[190][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.644     1.528    gs1/clk_IBUF_BUFG
    SLICE_X51Y108        FDRE                                         r  gs1/genblk1[190].board_reg[190][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  gs1/genblk1[190].board_reg[190][6]/Q
                         net (fo=11, routed)          0.101     1.769    gs1/genblk1[190].board_reg[190]_313[6]
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  gs1/genblk1[190].board[190][8]_i_2/O
                         net (fo=1, routed)           0.000     1.814    gs1/p_0_in__80[8]
    SLICE_X50Y108        FDRE                                         r  gs1/genblk1[190].board_reg[190][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.918     2.046    gs1/clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  gs1/genblk1[190].board_reg[190][8]/C
                         clock pessimism             -0.505     1.541    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.121     1.662    gs1/genblk1[190].board_reg[190][8]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gs1/genblk1[153].board_reg[153][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[153].board_reg[153][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.562     1.445    gs1/clk_IBUF_BUFG
    SLICE_X43Y97         FDRE                                         r  gs1/genblk1[153].board_reg[153][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gs1/genblk1[153].board_reg[153][6]/Q
                         net (fo=11, routed)          0.101     1.687    gs1/genblk1[153].board_reg[153]_44[6]
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.732 r  gs1/genblk1[153].board[153][8]_i_2/O
                         net (fo=1, routed)           0.000     1.732    gs1/p_0_in__44__0[8]
    SLICE_X42Y97         FDRE                                         r  gs1/genblk1[153].board_reg[153][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.832     1.959    gs1/clk_IBUF_BUFG
    SLICE_X42Y97         FDRE                                         r  gs1/genblk1[153].board_reg[153][8]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     1.579    gs1/genblk1[153].board_reg[153][8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gs1/genblk1[39].board_reg[39][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[39].board_reg[39][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.587%)  route 0.102ns (35.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.645     1.529    gs1/clk_IBUF_BUFG
    SLICE_X13Y109        FDRE                                         r  gs1/genblk1[39].board_reg[39][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  gs1/genblk1[39].board_reg[39][2]/Q
                         net (fo=11, routed)          0.102     1.772    gs1/genblk1[39].board_reg[39]_29[2]
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  gs1/genblk1[39].board[39][3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    gs1/p_0_in__29__0[3]
    SLICE_X12Y109        FDRE                                         r  gs1/genblk1[39].board_reg[39][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.919     2.047    gs1/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  gs1/genblk1[39].board_reg[39][3]/C
                         clock pessimism             -0.505     1.542    
    SLICE_X12Y109        FDRE (Hold_fdre_C_D)         0.121     1.663    gs1/genblk1[39].board_reg[39][3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 gs1/genblk1[130].board_reg[130][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[130].board_reg[130][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.559     1.442    gs1/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  gs1/genblk1[130].board_reg[130][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gs1/genblk1[130].board_reg[130][5]/Q
                         net (fo=11, routed)          0.102     1.685    gs1/genblk1[130].board_reg[130]_366[5]
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  gs1/genblk1[130].board[130][6]_i_1/O
                         net (fo=1, routed)           0.000     1.730    gs1/p_0_in__133[6]
    SLICE_X42Y88         FDRE                                         r  gs1/genblk1[130].board_reg[130][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.829     1.956    gs1/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  gs1/genblk1[130].board_reg[130][6]/C
                         clock pessimism             -0.501     1.455    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.120     1.575    gs1/genblk1[130].board_reg[130][6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    DB_R/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    DB_R/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    DB_R/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51    DB_R/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    DB_R2/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    DB_R2/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    DB_R2/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    DB_R2/DFF_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y63    KeyEv/key_de/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y129  gs1/size_reg[3]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y130  gs1/size_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y130  gs1/size_reg[7]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y130  gs1/size_reg[7]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y130  gs1/size_reg[7]_rep__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y120  gs1/genblk1[206].board_reg[206][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y120  gs1/genblk1[206].board_reg[206][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  gs1/genblk1[206].board_reg[206][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y119  gs1/genblk1[206].board_reg[206][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y119  gs1/genblk1[207].board_reg[207][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    DB_R2/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    DB_R2/DFF_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    DB_R2/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.456ns (14.996%)  route 2.585ns (85.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.585     8.189    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y65          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.503    14.844    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y65          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y65          FDCE (Recov_fdce_C_CLR)     -0.361    14.720    KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.456ns (14.996%)  route 2.585ns (85.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.585     8.189    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y65          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.503    14.844    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y65          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y65          FDCE (Recov_fdce_C_CLR)     -0.319    14.762    KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.456ns (14.996%)  route 2.585ns (85.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.585     8.189    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y65          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.503    14.844    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y65          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y65          FDCE (Recov_fdce_C_CLR)     -0.319    14.762    KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.456ns (16.187%)  route 2.361ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.361     7.965    KeyEv/key_de/been_extend_reg_0
    SLICE_X11Y62         FDCE                                         f  KeyEv/key_de/key_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.437    14.778    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  KeyEv/key_de/key_reg[5]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X11Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    KeyEv/key_de/key_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.456ns (16.187%)  route 2.361ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.361     7.965    KeyEv/key_de/been_extend_reg_0
    SLICE_X10Y62         FDCE                                         f  KeyEv/key_de/key_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.437    14.778    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  KeyEv/key_de/key_reg[1]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.361    14.640    KeyEv/key_de/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.456ns (16.187%)  route 2.361ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.361     7.965    KeyEv/key_de/been_extend_reg_0
    SLICE_X10Y62         FDCE                                         f  KeyEv/key_de/key_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.437    14.778    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  KeyEv/key_de/key_reg[3]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.361    14.640    KeyEv/key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.456ns (16.187%)  route 2.361ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.361     7.965    KeyEv/key_de/been_extend_reg_0
    SLICE_X10Y62         FDCE                                         f  KeyEv/key_de/key_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.437    14.778    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  KeyEv/key_de/key_reg[6]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.361    14.640    KeyEv/key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.456ns (16.187%)  route 2.361ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.361     7.965    KeyEv/key_de/been_extend_reg_0
    SLICE_X10Y62         FDCE                                         f  KeyEv/key_de/key_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.437    14.778    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  KeyEv/key_de/key_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.682    KeyEv/key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.456ns (16.187%)  route 2.361ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.361     7.965    KeyEv/key_de/been_extend_reg_0
    SLICE_X10Y62         FDCE                                         f  KeyEv/key_de/key_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.437    14.778    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  KeyEv/key_de/key_reg[2]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.682    KeyEv/key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.456ns (16.187%)  route 2.361ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.627     5.148    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.361     7.965    KeyEv/key_de/been_extend_reg_0
    SLICE_X10Y62         FDCE                                         f  KeyEv/key_de/key_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        1.437    14.778    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  KeyEv/key_de/key_reg[4]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.682    KeyEv/key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.819%)  route 0.289ns (67.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.289     1.907    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y59          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.862     1.990    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y59          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y59          FDCE (Remov_fdce_C_CLR)     -0.067     1.424    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.850%)  route 0.316ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.316     1.934    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y59          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.862     1.990    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y59          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X0Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.850%)  route 0.316ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.316     1.934    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y59          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.862     1.990    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y59          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X0Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.850%)  route 0.316ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.316     1.934    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y59          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.862     1.990    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y59          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X0Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.850%)  route 0.316ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.316     1.934    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y59          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.862     1.990    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y59          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X0Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.590%)  route 0.389ns (73.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.389     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y60          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.861     1.989    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y60          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.590%)  route 0.389ns (73.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.389     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y60          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.861     1.989    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y60          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.590%)  route 0.389ns (73.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.389     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y60          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.861     1.989    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y60          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.590%)  route 0.389ns (73.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.389     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y60          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.861     1.989    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y60          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.590%)  route 0.389ns (73.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.594     1.477    OP_R/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.389     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y60          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3959, routed)        0.861     1.989    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y60          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.609    





