
VSSS_FIRMWARE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f5c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  0800a140  0800a140  0000b140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a518  0800a518  0000c1ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800a518  0800a518  0000b518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a520  0800a520  0000c1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a520  0800a520  0000b520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a524  0800a524  0000b524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800a528  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000520  200001f0  0800a714  0000c1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000710  0800a714  0000c710  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000150bf  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ae6  00000000  00000000  000212db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  00023dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f71  00000000  00000000  00025190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ff0e  00000000  00000000  00026101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015cd4  00000000  00000000  0004600f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb066  00000000  00000000  0005bce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00126d49  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006664  00000000  00000000  00126d8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0012d3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a124 	.word	0x0800a124

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800a124 	.word	0x0800a124

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <PID_Init>:
#include "PID.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f98:	6879      	ldr	r1, [r7, #4]
 8000f9a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa6:	6879      	ldr	r1, [r7, #4]
 8000fa8:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	if (uPID->OutputSum > uPID->OutMax)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8000fb8:	f7ff fdd6 	bl	8000b68 <__aeabi_dcmpgt>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d006      	beq.n	8000fd0 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8000fc8:	6879      	ldr	r1, [r7, #4]
 8000fca:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 8000fce:	e011      	b.n	8000ff4 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8000fdc:	f7ff fda6 	bl	8000b2c <__aeabi_dcmplt>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d100      	bne.n	8000fe8 <PID_Init+0x60>
}
 8000fe6:	e005      	b.n	8000ff4 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	0000      	movs	r0, r0
	...

08001000 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6278      	str	r0, [r7, #36]	@ 0x24
 8001008:	6239      	str	r1, [r7, #32]
 800100a:	61fa      	str	r2, [r7, #28]
 800100c:	61bb      	str	r3, [r7, #24]
 800100e:	ed87 0b04 	vstr	d0, [r7, #16]
 8001012:	ed87 1b02 	vstr	d1, [r7, #8]
 8001016:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800101a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101c:	69fa      	ldr	r2, [r7, #28]
 800101e:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 8001020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001022:	6a3a      	ldr	r2, [r7, #32]
 8001024:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 8001026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800102c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800102e:	2200      	movs	r2, #0
 8001030:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8001032:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8001088 <PID+0x88>
 8001036:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8001090 <PID+0x90>
 800103a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800103c:	f000 f956 	bl	80012ec <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8001040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001042:	2264      	movs	r2, #100	@ 0x64
 8001044:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 8001046:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800104a:	4619      	mov	r1, r3
 800104c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800104e:	f000 fa63 	bl	8001518 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8001052:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001056:	4619      	mov	r1, r3
 8001058:	ed97 2b00 	vldr	d2, [r7]
 800105c:	ed97 1b02 	vldr	d1, [r7, #8]
 8001060:	ed97 0b04 	vldr	d0, [r7, #16]
 8001064:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001066:	f000 f9af 	bl	80013c8 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800106a:	f001 fea7 	bl	8002dbc <HAL_GetTick>
 800106e:	4602      	mov	r2, r0
 8001070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	1ad2      	subs	r2, r2, r3
 8001076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001078:	605a      	str	r2, [r3, #4]

}
 800107a:	bf00      	nop
 800107c:	3728      	adds	r7, #40	@ 0x28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	f3af 8000 	nop.w
 8001088:	00000000 	.word	0x00000000
 800108c:	406fe000 	.word	0x406fe000
	...

08001098 <PID2>:

void PID2(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b08c      	sub	sp, #48	@ 0x30
 800109c:	af02      	add	r7, sp, #8
 800109e:	6278      	str	r0, [r7, #36]	@ 0x24
 80010a0:	6239      	str	r1, [r7, #32]
 80010a2:	61fa      	str	r2, [r7, #28]
 80010a4:	61bb      	str	r3, [r7, #24]
 80010a6:	ed87 0b04 	vstr	d0, [r7, #16]
 80010aa:	ed87 1b02 	vstr	d1, [r7, #8]
 80010ae:	ed87 2b00 	vstr	d2, [r7]
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
 80010b2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	2301      	movs	r3, #1
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	ed97 2b00 	vldr	d2, [r7]
 80010c0:	ed97 1b02 	vldr	d1, [r7, #8]
 80010c4:	ed97 0b04 	vldr	d0, [r7, #16]
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	69fa      	ldr	r2, [r7, #28]
 80010cc:	6a39      	ldr	r1, [r7, #32]
 80010ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010d0:	f7ff ff96 	bl	8001000 <PID>
}
 80010d4:	bf00      	nop
 80010d6:	3728      	adds	r7, #40	@ 0x28
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <PID_Compute>:

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 80010dc:	b5b0      	push	{r4, r5, r7, lr}
 80010de:	b08c      	sub	sp, #48	@ 0x30
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	785b      	ldrb	r3, [r3, #1]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <PID_Compute+0x14>
	{
		return _FALSE;
 80010ec:	2300      	movs	r3, #0
 80010ee:	e0db      	b.n	80012a8 <PID_Compute+0x1cc>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 80010f0:	f001 fe64 	bl	8002dbc <HAL_GetTick>
 80010f4:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	6a3a      	ldr	r2, [r7, #32]
 8001106:	429a      	cmp	r2, r3
 8001108:	f0c0 80cd 	bcc.w	80012a6 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001114:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800111c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001120:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001124:	f7ff f8d8 	bl	80002d8 <__aeabi_dsub>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001136:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800113a:	f7ff f8cd 	bl	80002d8 <__aeabi_dsub>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001152:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001156:	f7ff fa77 	bl	8000648 <__aeabi_dmul>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4620      	mov	r0, r4
 8001160:	4629      	mov	r1, r5
 8001162:	f7ff f8bb 	bl	80002dc <__adddf3>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	6879      	ldr	r1, [r7, #4]
 800116c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d114      	bne.n	80011a2 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001184:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001188:	f7ff fa5e 	bl	8000648 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4620      	mov	r0, r4
 8001192:	4629      	mov	r1, r5
 8001194:	f7ff f8a0 	bl	80002d8 <__aeabi_dsub>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	6879      	ldr	r1, [r7, #4]
 800119e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80011ae:	f7ff fcdb 	bl	8000b68 <__aeabi_dcmpgt>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d006      	beq.n	80011c6 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80011be:	6879      	ldr	r1, [r7, #4]
 80011c0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80011c4:	e010      	b.n	80011e8 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80011d2:	f7ff fcab 	bl	8000b2c <__aeabi_dcmplt>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d005      	beq.n	80011e8 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d00b      	beq.n	8001208 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80011f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80011fa:	f7ff fa25 	bl	8000648 <__aeabi_dmul>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8001206:	e005      	b.n	8001214 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 8001208:	f04f 0200 	mov.w	r2, #0
 800120c:	f04f 0300 	mov.w	r3, #0
 8001210:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001220:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001224:	f7ff fa10 	bl	8000648 <__aeabi_dmul>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	4620      	mov	r0, r4
 800122e:	4629      	mov	r1, r5
 8001230:	f7ff f852 	bl	80002d8 <__aeabi_dsub>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800123c:	f7ff f84e 	bl	80002dc <__adddf3>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

		if (output > uPID->OutMax)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800124e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001252:	f7ff fc89 	bl	8000b68 <__aeabi_dcmpgt>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d005      	beq.n	8001268 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001262:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8001266:	e00e      	b.n	8001286 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800126e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001272:	f7ff fc5b 	bl	8000b2c <__aeabi_dcmplt>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d004      	beq.n	8001286 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001282:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }

		*uPID->MyOutput = output;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800128a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800128e:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001298:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012a0:	605a      	str	r2, [r3, #4]

		return _TRUE;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e000      	b.n	80012a8 <PID_Compute+0x1cc>

	}
	else
	{
		return _FALSE;
 80012a6:	2300      	movs	r3, #0
	}

}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3730      	adds	r7, #48	@ 0x30
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bdb0      	pop	{r4, r5, r7, pc}

080012b0 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	bf0c      	ite	eq
 80012c2:	2301      	moveq	r3, #1
 80012c4:	2300      	movne	r3, #0
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d006      	beq.n	80012de <PID_SetMode+0x2e>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	785b      	ldrb	r3, [r3, #1]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d102      	bne.n	80012de <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff fe55 	bl	8000f88 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	7bfa      	ldrb	r2, [r7, #15]
 80012e2:	705a      	strb	r2, [r3, #1]

}
 80012e4:	bf00      	nop
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6178      	str	r0, [r7, #20]
 80012f4:	ed87 0b02 	vstr	d0, [r7, #8]
 80012f8:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 80012fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001300:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001304:	f7ff fc26 	bl	8000b54 <__aeabi_dcmpge>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d158      	bne.n	80013c0 <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800130e:	6979      	ldr	r1, [r7, #20]
 8001310:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001314:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 8001318:	6979      	ldr	r1, [r7, #20]
 800131a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800131e:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	785b      	ldrb	r3, [r3, #1]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d04b      	beq.n	80013c2 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001338:	f7ff fc16 	bl	8000b68 <__aeabi_dcmpgt>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d007      	beq.n	8001352 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800134c:	e9c1 2300 	strd	r2, r3, [r1]
 8001350:	e012      	b.n	8001378 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001356:	e9d3 0100 	ldrd	r0, r1, [r3]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001360:	f7ff fbe4 	bl	8000b2c <__aeabi_dcmplt>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d006      	beq.n	8001378 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001374:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001384:	f7ff fbf0 	bl	8000b68 <__aeabi_dcmpgt>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d006      	beq.n	800139c <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001394:	6979      	ldr	r1, [r7, #20]
 8001396:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800139a:	e012      	b.n	80013c2 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80013a8:	f7ff fbc0 	bl	8000b2c <__aeabi_dcmplt>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d007      	beq.n	80013c2 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80013b8:	6979      	ldr	r1, [r7, #20]
 80013ba:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80013be:	e000      	b.n	80013c2 <PID_SetOutputLimits+0xd6>
		return;
 80013c0:	bf00      	nop
		}
		else { }

	}

}
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	@ 0x28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	61f8      	str	r0, [r7, #28]
 80013d0:	ed87 0b04 	vstr	d0, [r7, #16]
 80013d4:	ed87 1b02 	vstr	d1, [r7, #8]
 80013d8:	ed87 2b00 	vstr	d2, [r7]
 80013dc:	460b      	mov	r3, r1
 80013de:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 80013e0:	f04f 0200 	mov.w	r2, #0
 80013e4:	f04f 0300 	mov.w	r3, #0
 80013e8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013ec:	f7ff fb9e 	bl	8000b2c <__aeabi_dcmplt>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f040 8089 	bne.w	800150a <PID_SetTunings2+0x142>
 80013f8:	f04f 0200 	mov.w	r2, #0
 80013fc:	f04f 0300 	mov.w	r3, #0
 8001400:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001404:	f7ff fb92 	bl	8000b2c <__aeabi_dcmplt>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d17d      	bne.n	800150a <PID_SetTunings2+0x142>
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	e9d7 0100 	ldrd	r0, r1, [r7]
 800141a:	f7ff fb87 	bl	8000b2c <__aeabi_dcmplt>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d172      	bne.n	800150a <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	7efa      	ldrb	r2, [r7, #27]
 8001428:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800142a:	7efb      	ldrb	r3, [r7, #27]
 800142c:	2b01      	cmp	r3, #1
 800142e:	bf0c      	ite	eq
 8001430:	2301      	moveq	r3, #1
 8001432:	2300      	movne	r3, #0
 8001434:	b2db      	uxtb	r3, r3
 8001436:	461a      	mov	r2, r3
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800143c:	69f9      	ldr	r1, [r7, #28]
 800143e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001442:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8001446:	69f9      	ldr	r1, [r7, #28]
 8001448:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800144c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8001450:	69f9      	ldr	r1, [r7, #28]
 8001452:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001456:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f878 	bl	8000554 <__aeabi_ui2d>
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	4b2a      	ldr	r3, [pc, #168]	@ (8001514 <PID_SetTunings2+0x14c>)
 800146a:	f7ff fa17 	bl	800089c <__aeabi_ddiv>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 8001476:	69f9      	ldr	r1, [r7, #28]
 8001478:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800147c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8001480:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001484:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001488:	f7ff f8de 	bl	8000648 <__aeabi_dmul>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	69f9      	ldr	r1, [r7, #28]
 8001492:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 8001496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800149a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800149e:	f7ff f9fd 	bl	800089c <__aeabi_ddiv>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	69f9      	ldr	r1, [r7, #28]
 80014a8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	78db      	ldrb	r3, [r3, #3]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d12b      	bne.n	800150c <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80014ba:	f04f 0000 	mov.w	r0, #0
 80014be:	f04f 0100 	mov.w	r1, #0
 80014c2:	f7fe ff09 	bl	80002d8 <__aeabi_dsub>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	69f9      	ldr	r1, [r7, #28]
 80014cc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80014d6:	f04f 0000 	mov.w	r0, #0
 80014da:	f04f 0100 	mov.w	r1, #0
 80014de:	f7fe fefb 	bl	80002d8 <__aeabi_dsub>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	69f9      	ldr	r1, [r7, #28]
 80014e8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80014f2:	f04f 0000 	mov.w	r0, #0
 80014f6:	f04f 0100 	mov.w	r1, #0
 80014fa:	f7fe feed 	bl	80002d8 <__aeabi_dsub>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	69f9      	ldr	r1, [r7, #28]
 8001504:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 8001508:	e000      	b.n	800150c <PID_SetTunings2+0x144>
		return;
 800150a:	bf00      	nop

	}

}
 800150c:	3728      	adds	r7, #40	@ 0x28
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	408f4000 	.word	0x408f4000

08001518 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	785b      	ldrb	r3, [r3, #1]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d02e      	beq.n	800158a <PID_SetControllerDirection+0x72>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	78db      	ldrb	r3, [r3, #3]
 8001530:	78fa      	ldrb	r2, [r7, #3]
 8001532:	429a      	cmp	r2, r3
 8001534:	d029      	beq.n	800158a <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800153c:	f04f 0000 	mov.w	r0, #0
 8001540:	f04f 0100 	mov.w	r1, #0
 8001544:	f7fe fec8 	bl	80002d8 <__aeabi_dsub>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	6879      	ldr	r1, [r7, #4]
 800154e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001558:	f04f 0000 	mov.w	r0, #0
 800155c:	f04f 0100 	mov.w	r1, #0
 8001560:	f7fe feba 	bl	80002d8 <__aeabi_dsub>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001574:	f04f 0000 	mov.w	r0, #0
 8001578:	f04f 0100 	mov.w	r1, #0
 800157c:	f7fe feac 	bl	80002d8 <__aeabi_dsub>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	}

	uPID->ControllerDirection = Direction;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	78fa      	ldrb	r2, [r7, #3]
 800158e:	70da      	strb	r2, [r3, #3]

}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8001598:	b5b0      	push	{r4, r5, r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	dd2e      	ble.n	8001606 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 80015a8:	6838      	ldr	r0, [r7, #0]
 80015aa:	f7fe ffe3 	bl	8000574 <__aeabi_i2d>
 80015ae:	4604      	mov	r4, r0
 80015b0:	460d      	mov	r5, r1
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ffcc 	bl	8000554 <__aeabi_ui2d>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4620      	mov	r0, r4
 80015c2:	4629      	mov	r1, r5
 80015c4:	f7ff f96a 	bl	800089c <__aeabi_ddiv>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80015d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015da:	f7ff f835 	bl	8000648 <__aeabi_dmul>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80015ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015f2:	f7ff f953 	bl	800089c <__aeabi_ddiv>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8001600:	683a      	ldr	r2, [r7, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	609a      	str	r2, [r3, #8]

	}

}
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001610 <Motor_Control>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Motor_Control(uint32_t pwm_left, uint8_t dir_left,
                   uint32_t pwm_right, uint8_t dir_right)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	607a      	str	r2, [r7, #4]
 800161a:	461a      	mov	r2, r3
 800161c:	460b      	mov	r3, r1
 800161e:	72fb      	strb	r3, [r7, #11]
 8001620:	4613      	mov	r3, r2
 8001622:	72bb      	strb	r3, [r7, #10]
       pinos de direo: PA9 (dir_right), PA10 (!dir_right) (exemplo)
     Ajuste conforme seu hardware.
  */

  // Motor Esquerdo
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_left);
 8001624:	4b19      	ldr	r3, [pc, #100]	@ (800168c <Motor_Control+0x7c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, (GPIO_PinState)(dir_left));
 800162c:	7afb      	ldrb	r3, [r7, #11]
 800162e:	461a      	mov	r2, r3
 8001630:	2102      	movs	r1, #2
 8001632:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001636:	f001 fe55 	bl	80032e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, (GPIO_PinState)(!dir_left));
 800163a:	7afb      	ldrb	r3, [r7, #11]
 800163c:	2b00      	cmp	r3, #0
 800163e:	bf0c      	ite	eq
 8001640:	2301      	moveq	r3, #1
 8001642:	2300      	movne	r3, #0
 8001644:	b2db      	uxtb	r3, r3
 8001646:	461a      	mov	r2, r3
 8001648:	2104      	movs	r1, #4
 800164a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800164e:	f001 fe49 	bl	80032e4 <HAL_GPIO_WritePin>

  // Motor Direito
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_right);
 8001652:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <Motor_Control+0x80>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,  (GPIO_PinState)(dir_right));
 800165a:	7abb      	ldrb	r3, [r7, #10]
 800165c:	461a      	mov	r2, r3
 800165e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001662:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001666:	f001 fe3d 	bl	80032e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, (GPIO_PinState)(!dir_right));
 800166a:	7abb      	ldrb	r3, [r7, #10]
 800166c:	2b00      	cmp	r3, #0
 800166e:	bf0c      	ite	eq
 8001670:	2301      	moveq	r3, #1
 8001672:	2300      	movne	r3, #0
 8001674:	b2db      	uxtb	r3, r3
 8001676:	461a      	mov	r2, r3
 8001678:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800167c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001680:	f001 fe30 	bl	80032e4 <HAL_GPIO_WritePin>
}
 8001684:	bf00      	nop
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	200002bc 	.word	0x200002bc
 8001690:	20000270 	.word	0x20000270

08001694 <Calculate_RPM>:

void Calculate_RPM(void) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800169a:	f001 fb8f 	bl	8002dbc <HAL_GetTick>
 800169e:	6178      	str	r0, [r7, #20]
    uint32_t delta_time = now - last_time;
 80016a0:	4b33      	ldr	r3, [pc, #204]	@ (8001770 <Calculate_RPM+0xdc>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	697a      	ldr	r2, [r7, #20]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	613b      	str	r3, [r7, #16]
    if (delta_time == 0) return;
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d05a      	beq.n	8001766 <Calculate_RPM+0xd2>

    int16_t current_left_encoder  = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 80016b0:	4b30      	ldr	r3, [pc, #192]	@ (8001774 <Calculate_RPM+0xe0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b6:	81fb      	strh	r3, [r7, #14]
    int16_t current_right_encoder = (int16_t)__HAL_TIM_GET_COUNTER(&htim4);
 80016b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001778 <Calculate_RPM+0xe4>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016be:	81bb      	strh	r3, [r7, #12]

    int16_t delta_left  = current_left_encoder  - last_left_encoder;
 80016c0:	89fa      	ldrh	r2, [r7, #14]
 80016c2:	4b2e      	ldr	r3, [pc, #184]	@ (800177c <Calculate_RPM+0xe8>)
 80016c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	817b      	strh	r3, [r7, #10]
    int16_t delta_right = current_right_encoder - last_right_encoder;
 80016d0:	89ba      	ldrh	r2, [r7, #12]
 80016d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001780 <Calculate_RPM+0xec>)
 80016d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	b29b      	uxth	r3, r3
 80016de:	813b      	strh	r3, [r7, #8]

    float dt_min = ((float)delta_time) / 60000.0f;
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	ee07 3a90 	vmov	s15, r3
 80016e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016ea:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001784 <Calculate_RPM+0xf0>
 80016ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016f2:	edc7 7a01 	vstr	s15, [r7, #4]
    left_rpm  = (delta_left  / (float)ENCODER_PULSES_PER_REV) / dt_min;
 80016f6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80016fa:	ee07 3a90 	vmov	s15, r3
 80016fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001702:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001788 <Calculate_RPM+0xf4>
 8001706:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800170a:	edd7 7a01 	vldr	s15, [r7, #4]
 800170e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001712:	ee16 0a90 	vmov	r0, s13
 8001716:	f7fe ff3f 	bl	8000598 <__aeabi_f2d>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	491b      	ldr	r1, [pc, #108]	@ (800178c <Calculate_RPM+0xf8>)
 8001720:	e9c1 2300 	strd	r2, r3, [r1]
    right_rpm = (delta_right / (float)ENCODER_PULSES_PER_REV) / dt_min;
 8001724:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001728:	ee07 3a90 	vmov	s15, r3
 800172c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001730:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001788 <Calculate_RPM+0xf4>
 8001734:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001738:	edd7 7a01 	vldr	s15, [r7, #4]
 800173c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001740:	ee16 0a90 	vmov	r0, s13
 8001744:	f7fe ff28 	bl	8000598 <__aeabi_f2d>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4910      	ldr	r1, [pc, #64]	@ (8001790 <Calculate_RPM+0xfc>)
 800174e:	e9c1 2300 	strd	r2, r3, [r1]

    last_left_encoder  = current_left_encoder;
 8001752:	4a0a      	ldr	r2, [pc, #40]	@ (800177c <Calculate_RPM+0xe8>)
 8001754:	89fb      	ldrh	r3, [r7, #14]
 8001756:	8013      	strh	r3, [r2, #0]
    last_right_encoder = current_right_encoder;
 8001758:	4a09      	ldr	r2, [pc, #36]	@ (8001780 <Calculate_RPM+0xec>)
 800175a:	89bb      	ldrh	r3, [r7, #12]
 800175c:	8013      	strh	r3, [r2, #0]
    last_time          = now;
 800175e:	4a04      	ldr	r2, [pc, #16]	@ (8001770 <Calculate_RPM+0xdc>)
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	e000      	b.n	8001768 <Calculate_RPM+0xd4>
    if (delta_time == 0) return;
 8001766:	bf00      	nop
}
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000564 	.word	0x20000564
 8001774:	20000308 	.word	0x20000308
 8001778:	20000354 	.word	0x20000354
 800177c:	20000560 	.word	0x20000560
 8001780:	20000562 	.word	0x20000562
 8001784:	476a6000 	.word	0x476a6000
 8001788:	452be000 	.word	0x452be000
 800178c:	20000518 	.word	0x20000518
 8001790:	20000520 	.word	0x20000520
 8001794:	00000000 	.word	0x00000000

08001798 <Set_Motor_Speeds>:


void Set_Motor_Speeds(float vL, float vR) {
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b089      	sub	sp, #36	@ 0x24
 800179c:	af00      	add	r7, sp, #0
 800179e:	ed87 0a01 	vstr	s0, [r7, #4]
 80017a2:	edc7 0a00 	vstr	s1, [r7]
    Calculate_RPM();
 80017a6:	f7ff ff75 	bl	8001694 <Calculate_RPM>

    float target_rpm_left  = (vL * 60.0) / (2 * M_PI * WHEEL_RADIUS);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7fe fef4 	bl	8000598 <__aeabi_f2d>
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	4b8c      	ldr	r3, [pc, #560]	@ (80019e8 <Set_Motor_Speeds+0x250>)
 80017b6:	f7fe ff47 	bl	8000648 <__aeabi_dmul>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	a383      	add	r3, pc, #524	@ (adr r3, 80019d0 <Set_Motor_Speeds+0x238>)
 80017c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c8:	f7ff f868 	bl	800089c <__aeabi_ddiv>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff fa10 	bl	8000bf8 <__aeabi_d2f>
 80017d8:	4603      	mov	r3, r0
 80017da:	617b      	str	r3, [r7, #20]
    float target_rpm_right = (vR * 60.0) / (2 * M_PI * WHEEL_RADIUS);
 80017dc:	6838      	ldr	r0, [r7, #0]
 80017de:	f7fe fedb 	bl	8000598 <__aeabi_f2d>
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	4b80      	ldr	r3, [pc, #512]	@ (80019e8 <Set_Motor_Speeds+0x250>)
 80017e8:	f7fe ff2e 	bl	8000648 <__aeabi_dmul>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4610      	mov	r0, r2
 80017f2:	4619      	mov	r1, r3
 80017f4:	a376      	add	r3, pc, #472	@ (adr r3, 80019d0 <Set_Motor_Speeds+0x238>)
 80017f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fa:	f7ff f84f 	bl	800089c <__aeabi_ddiv>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	f7ff f9f7 	bl	8000bf8 <__aeabi_d2f>
 800180a:	4603      	mov	r3, r0
 800180c:	613b      	str	r3, [r7, #16]

    setpoint_left_rpm = target_rpm_left;
 800180e:	6978      	ldr	r0, [r7, #20]
 8001810:	f7fe fec2 	bl	8000598 <__aeabi_f2d>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4974      	ldr	r1, [pc, #464]	@ (80019ec <Set_Motor_Speeds+0x254>)
 800181a:	e9c1 2300 	strd	r2, r3, [r1]
    setpoint_right_rpm = target_rpm_right;
 800181e:	6938      	ldr	r0, [r7, #16]
 8001820:	f7fe feba 	bl	8000598 <__aeabi_f2d>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4971      	ldr	r1, [pc, #452]	@ (80019f0 <Set_Motor_Speeds+0x258>)
 800182a:	e9c1 2300 	strd	r2, r3, [r1]

    inputLeft = left_rpm;
 800182e:	4b71      	ldr	r3, [pc, #452]	@ (80019f4 <Set_Motor_Speeds+0x25c>)
 8001830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001834:	4970      	ldr	r1, [pc, #448]	@ (80019f8 <Set_Motor_Speeds+0x260>)
 8001836:	e9c1 2300 	strd	r2, r3, [r1]
    inputRight = right_rpm;
 800183a:	4b70      	ldr	r3, [pc, #448]	@ (80019fc <Set_Motor_Speeds+0x264>)
 800183c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001840:	496f      	ldr	r1, [pc, #444]	@ (8001a00 <Set_Motor_Speeds+0x268>)
 8001842:	e9c1 2300 	strd	r2, r3, [r1]

    PID_Compute(&pidLeft);
 8001846:	486f      	ldr	r0, [pc, #444]	@ (8001a04 <Set_Motor_Speeds+0x26c>)
 8001848:	f7ff fc48 	bl	80010dc <PID_Compute>
    PID_Compute(&pidRight);
 800184c:	486e      	ldr	r0, [pc, #440]	@ (8001a08 <Set_Motor_Speeds+0x270>)
 800184e:	f7ff fc45 	bl	80010dc <PID_Compute>

    float pwm_left  = fabs(outputLeft);
 8001852:	4b6e      	ldr	r3, [pc, #440]	@ (8001a0c <Set_Motor_Speeds+0x274>)
 8001854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001858:	4610      	mov	r0, r2
 800185a:	4619      	mov	r1, r3
 800185c:	f7ff f9cc 	bl	8000bf8 <__aeabi_d2f>
 8001860:	ee07 0a90 	vmov	s15, r0
 8001864:	eef0 7ae7 	vabs.f32	s15, s15
 8001868:	edc7 7a07 	vstr	s15, [r7, #28]
    float pwm_right = fabs(outputRight);
 800186c:	4b68      	ldr	r3, [pc, #416]	@ (8001a10 <Set_Motor_Speeds+0x278>)
 800186e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001872:	4610      	mov	r0, r2
 8001874:	4619      	mov	r1, r3
 8001876:	f7ff f9bf 	bl	8000bf8 <__aeabi_d2f>
 800187a:	ee07 0a90 	vmov	s15, r0
 800187e:	eef0 7ae7 	vabs.f32	s15, s15
 8001882:	edc7 7a06 	vstr	s15, [r7, #24]

    if (pwm_left < OUTPUT_TOLERANCE) {
 8001886:	edd7 7a07 	vldr	s15, [r7, #28]
 800188a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800188e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001896:	d503      	bpl.n	80018a0 <Set_Motor_Speeds+0x108>
         pwm_left = 0;
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	e025      	b.n	80018ec <Set_Motor_Speeds+0x154>
    } else {
         pwm_left  = fmax(pwm_left, PWM_MIN);
 80018a0:	69f8      	ldr	r0, [r7, #28]
 80018a2:	f7fe fe79 	bl	8000598 <__aeabi_f2d>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	ed9f 1b4b 	vldr	d1, [pc, #300]	@ 80019d8 <Set_Motor_Speeds+0x240>
 80018ae:	ec43 2b10 	vmov	d0, r2, r3
 80018b2:	f008 fbb9 	bl	800a028 <fmax>
 80018b6:	ec53 2b10 	vmov	r2, r3, d0
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	f7ff f99b 	bl	8000bf8 <__aeabi_d2f>
 80018c2:	4603      	mov	r3, r0
 80018c4:	61fb      	str	r3, [r7, #28]
         pwm_left  = fmin(pwm_left, PWM_MAX);
 80018c6:	69f8      	ldr	r0, [r7, #28]
 80018c8:	f7fe fe66 	bl	8000598 <__aeabi_f2d>
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	ed9f 1b43 	vldr	d1, [pc, #268]	@ 80019e0 <Set_Motor_Speeds+0x248>
 80018d4:	ec43 2b10 	vmov	d0, r2, r3
 80018d8:	f008 fbd0 	bl	800a07c <fmin>
 80018dc:	ec53 2b10 	vmov	r2, r3, d0
 80018e0:	4610      	mov	r0, r2
 80018e2:	4619      	mov	r1, r3
 80018e4:	f7ff f988 	bl	8000bf8 <__aeabi_d2f>
 80018e8:	4603      	mov	r3, r0
 80018ea:	61fb      	str	r3, [r7, #28]
    }

    if (pwm_right < OUTPUT_TOLERANCE) {
 80018ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80018f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fc:	d503      	bpl.n	8001906 <Set_Motor_Speeds+0x16e>
         pwm_right = 0;
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	61bb      	str	r3, [r7, #24]
 8001904:	e025      	b.n	8001952 <Set_Motor_Speeds+0x1ba>
    } else {
         pwm_right = fmax(pwm_right, PWM_MIN);
 8001906:	69b8      	ldr	r0, [r7, #24]
 8001908:	f7fe fe46 	bl	8000598 <__aeabi_f2d>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	ed9f 1b31 	vldr	d1, [pc, #196]	@ 80019d8 <Set_Motor_Speeds+0x240>
 8001914:	ec43 2b10 	vmov	d0, r2, r3
 8001918:	f008 fb86 	bl	800a028 <fmax>
 800191c:	ec53 2b10 	vmov	r2, r3, d0
 8001920:	4610      	mov	r0, r2
 8001922:	4619      	mov	r1, r3
 8001924:	f7ff f968 	bl	8000bf8 <__aeabi_d2f>
 8001928:	4603      	mov	r3, r0
 800192a:	61bb      	str	r3, [r7, #24]
         pwm_right = fmin(pwm_right, PWM_MAX);
 800192c:	69b8      	ldr	r0, [r7, #24]
 800192e:	f7fe fe33 	bl	8000598 <__aeabi_f2d>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	ed9f 1b2a 	vldr	d1, [pc, #168]	@ 80019e0 <Set_Motor_Speeds+0x248>
 800193a:	ec43 2b10 	vmov	d0, r2, r3
 800193e:	f008 fb9d 	bl	800a07c <fmin>
 8001942:	ec53 2b10 	vmov	r2, r3, d0
 8001946:	4610      	mov	r0, r2
 8001948:	4619      	mov	r1, r3
 800194a:	f7ff f955 	bl	8000bf8 <__aeabi_d2f>
 800194e:	4603      	mov	r3, r0
 8001950:	61bb      	str	r3, [r7, #24]
    }

    uint8_t dir_left  = (outputLeft >= 0) ? 0 : 1;
 8001952:	4b2e      	ldr	r3, [pc, #184]	@ (8001a0c <Set_Motor_Speeds+0x274>)
 8001954:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001958:	2301      	movs	r3, #1
 800195a:	461c      	mov	r4, r3
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	f04f 0300 	mov.w	r3, #0
 8001964:	f7ff f8f6 	bl	8000b54 <__aeabi_dcmpge>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <Set_Motor_Speeds+0x1da>
 800196e:	2300      	movs	r3, #0
 8001970:	461c      	mov	r4, r3
 8001972:	b2e3      	uxtb	r3, r4
 8001974:	f083 0301 	eor.w	r3, r3, #1
 8001978:	b2db      	uxtb	r3, r3
 800197a:	73fb      	strb	r3, [r7, #15]
    uint8_t dir_right = (outputRight >= 0) ? 0 : 1;
 800197c:	4b24      	ldr	r3, [pc, #144]	@ (8001a10 <Set_Motor_Speeds+0x278>)
 800197e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001982:	2301      	movs	r3, #1
 8001984:	461c      	mov	r4, r3
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	f04f 0300 	mov.w	r3, #0
 800198e:	f7ff f8e1 	bl	8000b54 <__aeabi_dcmpge>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d101      	bne.n	800199c <Set_Motor_Speeds+0x204>
 8001998:	2300      	movs	r3, #0
 800199a:	461c      	mov	r4, r3
 800199c:	b2e3      	uxtb	r3, r4
 800199e:	f083 0301 	eor.w	r3, r3, #1
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	73bb      	strb	r3, [r7, #14]

    Motor_Control((uint32_t)pwm_left, dir_left, (uint32_t)pwm_right, dir_right);
 80019a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80019aa:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 80019ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80019b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019b6:	7bbb      	ldrb	r3, [r7, #14]
 80019b8:	7bf9      	ldrb	r1, [r7, #15]
 80019ba:	ee17 2a90 	vmov	r2, s15
 80019be:	ee17 0a10 	vmov	r0, s14
 80019c2:	f7ff fe25 	bl	8001610 <Motor_Control>
}
 80019c6:	bf00      	nop
 80019c8:	3724      	adds	r7, #36	@ 0x24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd90      	pop	{r4, r7, pc}
 80019ce:	bf00      	nop
 80019d0:	5b22baa6 	.word	0x5b22baa6
 80019d4:	3fd8209f 	.word	0x3fd8209f
	...
 80019e4:	409a8c00 	.word	0x409a8c00
 80019e8:	404e0000 	.word	0x404e0000
 80019ec:	20000528 	.word	0x20000528
 80019f0:	20000530 	.word	0x20000530
 80019f4:	20000518 	.word	0x20000518
 80019f8:	20000548 	.word	0x20000548
 80019fc:	20000520 	.word	0x20000520
 8001a00:	20000550 	.word	0x20000550
 8001a04:	20000438 	.word	0x20000438
 8001a08:	200004a8 	.word	0x200004a8
 8001a0c:	20000538 	.word	0x20000538
 8001a10:	20000540 	.word	0x20000540
 8001a14:	00000000 	.word	0x00000000

08001a18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a18:	b5b0      	push	{r4, r5, r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a1e:	f001 f968 	bl	8002cf2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a22:	f000 f907 	bl	8001c34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a26:	f000 fbad 	bl	8002184 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001a2a:	f000 f98b 	bl	8001d44 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a2e:	f000 fa39 	bl	8001ea4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a32:	f000 faad 	bl	8001f90 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a36:	f000 fb01 	bl	800203c <MX_TIM4_Init>
  MX_SPI1_Init();
 8001a3a:	f000 f945 	bl	8001cc8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001a3e:	f000 fb53 	bl	80020e8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001a42:	213c      	movs	r1, #60	@ 0x3c
 8001a44:	4864      	ldr	r0, [pc, #400]	@ (8001bd8 <main+0x1c0>)
 8001a46:	f003 fdc9 	bl	80055dc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001a4a:	213c      	movs	r1, #60	@ 0x3c
 8001a4c:	4863      	ldr	r0, [pc, #396]	@ (8001bdc <main+0x1c4>)
 8001a4e:	f003 fdc5 	bl	80055dc <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a52:	2100      	movs	r1, #0
 8001a54:	4862      	ldr	r0, [pc, #392]	@ (8001be0 <main+0x1c8>)
 8001a56:	f003 fc1b 	bl	8005290 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	4861      	ldr	r0, [pc, #388]	@ (8001be4 <main+0x1cc>)
 8001a5e:	f003 fc17 	bl	8005290 <HAL_TIM_PWM_Start>

  last_time          = HAL_GetTick();
 8001a62:	f001 f9ab 	bl	8002dbc <HAL_GetTick>
 8001a66:	4603      	mov	r3, r0
 8001a68:	4a5f      	ldr	r2, [pc, #380]	@ (8001be8 <main+0x1d0>)
 8001a6a:	6013      	str	r3, [r2, #0]
  last_left_encoder  = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 8001a6c:	4b5a      	ldr	r3, [pc, #360]	@ (8001bd8 <main+0x1c0>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a72:	b21a      	sxth	r2, r3
 8001a74:	4b5d      	ldr	r3, [pc, #372]	@ (8001bec <main+0x1d4>)
 8001a76:	801a      	strh	r2, [r3, #0]
  last_right_encoder = (int16_t)__HAL_TIM_GET_COUNTER(&htim4);
 8001a78:	4b58      	ldr	r3, [pc, #352]	@ (8001bdc <main+0x1c4>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7e:	b21a      	sxth	r2, r3
 8001a80:	4b5b      	ldr	r3, [pc, #364]	@ (8001bf0 <main+0x1d8>)
 8001a82:	801a      	strh	r2, [r3, #0]

  PID2(&pidLeft, &inputLeft, &outputLeft, &setpoint_left_rpm, 12.38, 100.0, 0.0, _PID_CD_DIRECT);
 8001a84:	2300      	movs	r3, #0
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	ed9f 2b49 	vldr	d2, [pc, #292]	@ 8001bb0 <main+0x198>
 8001a8c:	ed9f 1b4a 	vldr	d1, [pc, #296]	@ 8001bb8 <main+0x1a0>
 8001a90:	ed9f 0b4b 	vldr	d0, [pc, #300]	@ 8001bc0 <main+0x1a8>
 8001a94:	4b57      	ldr	r3, [pc, #348]	@ (8001bf4 <main+0x1dc>)
 8001a96:	4a58      	ldr	r2, [pc, #352]	@ (8001bf8 <main+0x1e0>)
 8001a98:	4958      	ldr	r1, [pc, #352]	@ (8001bfc <main+0x1e4>)
 8001a9a:	4859      	ldr	r0, [pc, #356]	@ (8001c00 <main+0x1e8>)
 8001a9c:	f7ff fafc 	bl	8001098 <PID2>
  PID2(&pidRight, &inputRight, &outputRight, &setpoint_right_rpm, 12.38, 100.0, 0.0, _PID_CD_DIRECT);
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	ed9f 2b42 	vldr	d2, [pc, #264]	@ 8001bb0 <main+0x198>
 8001aa8:	ed9f 1b43 	vldr	d1, [pc, #268]	@ 8001bb8 <main+0x1a0>
 8001aac:	ed9f 0b44 	vldr	d0, [pc, #272]	@ 8001bc0 <main+0x1a8>
 8001ab0:	4b54      	ldr	r3, [pc, #336]	@ (8001c04 <main+0x1ec>)
 8001ab2:	4a55      	ldr	r2, [pc, #340]	@ (8001c08 <main+0x1f0>)
 8001ab4:	4955      	ldr	r1, [pc, #340]	@ (8001c0c <main+0x1f4>)
 8001ab6:	4856      	ldr	r0, [pc, #344]	@ (8001c10 <main+0x1f8>)
 8001ab8:	f7ff faee 	bl	8001098 <PID2>

  PID_SetOutputLimits(&pidLeft, -PWM_MAX, PWM_MAX);
 8001abc:	ed9f 1b42 	vldr	d1, [pc, #264]	@ 8001bc8 <main+0x1b0>
 8001ac0:	ed9f 0b43 	vldr	d0, [pc, #268]	@ 8001bd0 <main+0x1b8>
 8001ac4:	484e      	ldr	r0, [pc, #312]	@ (8001c00 <main+0x1e8>)
 8001ac6:	f7ff fc11 	bl	80012ec <PID_SetOutputLimits>
  PID_SetOutputLimits(&pidRight, -PWM_MAX, PWM_MAX);
 8001aca:	ed9f 1b3f 	vldr	d1, [pc, #252]	@ 8001bc8 <main+0x1b0>
 8001ace:	ed9f 0b40 	vldr	d0, [pc, #256]	@ 8001bd0 <main+0x1b8>
 8001ad2:	484f      	ldr	r0, [pc, #316]	@ (8001c10 <main+0x1f8>)
 8001ad4:	f7ff fc0a 	bl	80012ec <PID_SetOutputLimits>

  PID_SetSampleTime(&pidLeft, 10);
 8001ad8:	210a      	movs	r1, #10
 8001ada:	4849      	ldr	r0, [pc, #292]	@ (8001c00 <main+0x1e8>)
 8001adc:	f7ff fd5c 	bl	8001598 <PID_SetSampleTime>
  PID_SetSampleTime(&pidRight, 10);
 8001ae0:	210a      	movs	r1, #10
 8001ae2:	484b      	ldr	r0, [pc, #300]	@ (8001c10 <main+0x1f8>)
 8001ae4:	f7ff fd58 	bl	8001598 <PID_SetSampleTime>

  PID_SetMode(&pidLeft, _PID_MODE_AUTOMATIC);
 8001ae8:	2101      	movs	r1, #1
 8001aea:	4845      	ldr	r0, [pc, #276]	@ (8001c00 <main+0x1e8>)
 8001aec:	f7ff fbe0 	bl	80012b0 <PID_SetMode>
  PID_SetMode(&pidRight, _PID_MODE_AUTOMATIC);
 8001af0:	2101      	movs	r1, #1
 8001af2:	4847      	ldr	r0, [pc, #284]	@ (8001c10 <main+0x1f8>)
 8001af4:	f7ff fbdc 	bl	80012b0 <PID_SetMode>

  NRF24_Init();
 8001af8:	f000 fd20 	bl	800253c <NRF24_Init>
  NRF24_RxMode(RxAddress,76);
 8001afc:	214c      	movs	r1, #76	@ 0x4c
 8001afe:	4845      	ldr	r0, [pc, #276]	@ (8001c14 <main+0x1fc>)
 8001b00:	f000 fd43 	bl	800258a <NRF24_RxMode>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg1, strlen(msg1), 1000);
 8001b04:	4844      	ldr	r0, [pc, #272]	@ (8001c18 <main+0x200>)
 8001b06:	f7fe fbdb 	bl	80002c0 <strlen>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b12:	4941      	ldr	r1, [pc, #260]	@ (8001c18 <main+0x200>)
 8001b14:	4841      	ldr	r0, [pc, #260]	@ (8001c1c <main+0x204>)
 8001b16:	f004 fdaf 	bl	8006678 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      if (isDataAvailable(2) == 1)
 8001b1a:	2002      	movs	r0, #2
 8001b1c:	f000 fd74 	bl	8002608 <isDataAvailable>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d10f      	bne.n	8001b46 <main+0x12e>
      {
          NRF24_Receive(RxData);
 8001b26:	483e      	ldr	r0, [pc, #248]	@ (8001c20 <main+0x208>)
 8001b28:	f000 fd8e 	bl	8002648 <NRF24_Receive>
          uint8_t status = nrf24_ReadReg(STATUS);
 8001b2c:	2007      	movs	r0, #7
 8001b2e:	f000 fc29 	bl	8002384 <nrf24_ReadReg>
 8001b32:	4603      	mov	r3, r0
 8001b34:	71fb      	strb	r3, [r7, #7]
          memcpy(&vL, &RxData[0], sizeof(float));
 8001b36:	4b3a      	ldr	r3, [pc, #232]	@ (8001c20 <main+0x208>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a3a      	ldr	r2, [pc, #232]	@ (8001c24 <main+0x20c>)
 8001b3c:	6013      	str	r3, [r2, #0]
          memcpy(&vR, &RxData[4], sizeof(float));
 8001b3e:	4b38      	ldr	r3, [pc, #224]	@ (8001c20 <main+0x208>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	4a39      	ldr	r2, [pc, #228]	@ (8001c28 <main+0x210>)
 8001b44:	6013      	str	r3, [r2, #0]
      }

      snprintf((char *)data, sizeof(data), "vL: %.2f, vR: %.2f\r\n", vL, vR);
 8001b46:	4b37      	ldr	r3, [pc, #220]	@ (8001c24 <main+0x20c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fd24 	bl	8000598 <__aeabi_f2d>
 8001b50:	4604      	mov	r4, r0
 8001b52:	460d      	mov	r5, r1
 8001b54:	4b34      	ldr	r3, [pc, #208]	@ (8001c28 <main+0x210>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7fe fd1d 	bl	8000598 <__aeabi_f2d>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b66:	e9cd 4500 	strd	r4, r5, [sp]
 8001b6a:	4a30      	ldr	r2, [pc, #192]	@ (8001c2c <main+0x214>)
 8001b6c:	2132      	movs	r1, #50	@ 0x32
 8001b6e:	4830      	ldr	r0, [pc, #192]	@ (8001c30 <main+0x218>)
 8001b70:	f006 f918 	bl	8007da4 <sniprintf>
      HAL_UART_Transmit(&huart1, data, strlen((char *)data), 1000);
 8001b74:	482e      	ldr	r0, [pc, #184]	@ (8001c30 <main+0x218>)
 8001b76:	f7fe fba3 	bl	80002c0 <strlen>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b82:	492b      	ldr	r1, [pc, #172]	@ (8001c30 <main+0x218>)
 8001b84:	4825      	ldr	r0, [pc, #148]	@ (8001c1c <main+0x204>)
 8001b86:	f004 fd77 	bl	8006678 <HAL_UART_Transmit>
      Set_Motor_Speeds(vL, vR);
 8001b8a:	4b26      	ldr	r3, [pc, #152]	@ (8001c24 <main+0x20c>)
 8001b8c:	edd3 7a00 	vldr	s15, [r3]
 8001b90:	4b25      	ldr	r3, [pc, #148]	@ (8001c28 <main+0x210>)
 8001b92:	ed93 7a00 	vldr	s14, [r3]
 8001b96:	eef0 0a47 	vmov.f32	s1, s14
 8001b9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001b9e:	f7ff fdfb 	bl	8001798 <Set_Motor_Speeds>
//      Motor_Control((uint32_t)pwm_left, 1, (uint32_t)pwm_right, 1); //COLETAS DE DADOS
//      Send_Data_to_PC(); //COLETAS DE DADOS
      HAL_Delay(100);
 8001ba2:	2064      	movs	r0, #100	@ 0x64
 8001ba4:	f001 f916 	bl	8002dd4 <HAL_Delay>
      if (isDataAvailable(2) == 1)
 8001ba8:	e7b7      	b.n	8001b1a <main+0x102>
 8001baa:	bf00      	nop
 8001bac:	f3af 8000 	nop.w
	...
 8001bbc:	40590000 	.word	0x40590000
 8001bc0:	5c28f5c3 	.word	0x5c28f5c3
 8001bc4:	4028c28f 	.word	0x4028c28f
 8001bc8:	00000000 	.word	0x00000000
 8001bcc:	409a8c00 	.word	0x409a8c00
 8001bd0:	00000000 	.word	0x00000000
 8001bd4:	c09a8c00 	.word	0xc09a8c00
 8001bd8:	20000308 	.word	0x20000308
 8001bdc:	20000354 	.word	0x20000354
 8001be0:	20000270 	.word	0x20000270
 8001be4:	200002bc 	.word	0x200002bc
 8001be8:	20000564 	.word	0x20000564
 8001bec:	20000560 	.word	0x20000560
 8001bf0:	20000562 	.word	0x20000562
 8001bf4:	20000528 	.word	0x20000528
 8001bf8:	20000538 	.word	0x20000538
 8001bfc:	20000548 	.word	0x20000548
 8001c00:	20000438 	.word	0x20000438
 8001c04:	20000530 	.word	0x20000530
 8001c08:	20000540 	.word	0x20000540
 8001c0c:	20000550 	.word	0x20000550
 8001c10:	200004a8 	.word	0x200004a8
 8001c14:	20000000 	.word	0x20000000
 8001c18:	20000008 	.word	0x20000008
 8001c1c:	200003a0 	.word	0x200003a0
 8001c20:	20000568 	.word	0x20000568
 8001c24:	20000558 	.word	0x20000558
 8001c28:	2000055c 	.word	0x2000055c
 8001c2c:	0800a140 	.word	0x0800a140
 8001c30:	20000588 	.word	0x20000588

08001c34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b094      	sub	sp, #80	@ 0x50
 8001c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c3a:	f107 0318 	add.w	r3, r7, #24
 8001c3e:	2238      	movs	r2, #56	@ 0x38
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f006 f925 	bl	8007e92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	609a      	str	r2, [r3, #8]
 8001c52:	60da      	str	r2, [r3, #12]
 8001c54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001c56:	2000      	movs	r0, #0
 8001c58:	f001 fb5c 	bl	8003314 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c64:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c66:	2302      	movs	r3, #2
 8001c68:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001c72:	2355      	movs	r3, #85	@ 0x55
 8001c74:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c76:	2302      	movs	r3, #2
 8001c78:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c82:	f107 0318 	add.w	r3, r7, #24
 8001c86:	4618      	mov	r0, r3
 8001c88:	f001 fbf8 	bl	800347c <HAL_RCC_OscConfig>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001c92:	f000 faf9 	bl	8002288 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c96:	230f      	movs	r3, #15
 8001c98:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	2104      	movs	r1, #4
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f001 fef6 	bl	8003aa0 <HAL_RCC_ClockConfig>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001cba:	f000 fae5 	bl	8002288 <Error_Handler>
  }
}
 8001cbe:	bf00      	nop
 8001cc0:	3750      	adds	r7, #80	@ 0x50
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001cce:	4a1c      	ldr	r2, [pc, #112]	@ (8001d40 <MX_SPI1_Init+0x78>)
 8001cd0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001cd4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cd8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ce0:	4b16      	ldr	r3, [pc, #88]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001ce2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001ce6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ce8:	4b14      	ldr	r3, [pc, #80]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cee:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001cf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cfa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001cfe:	2220      	movs	r2, #32
 8001d00:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d02:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001d14:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001d16:	2207      	movs	r2, #7
 8001d18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d1a:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001d22:	2208      	movs	r2, #8
 8001d24:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d26:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <MX_SPI1_Init+0x74>)
 8001d28:	f002 fac6 	bl	80042b8 <HAL_SPI_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001d32:	f000 faa9 	bl	8002288 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	2000020c 	.word	0x2000020c
 8001d40:	40013000 	.word	0x40013000

08001d44 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b09c      	sub	sp, #112	@ 0x70
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d58:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d64:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
 8001d74:	615a      	str	r2, [r3, #20]
 8001d76:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	2234      	movs	r2, #52	@ 0x34
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f006 f887 	bl	8007e92 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d84:	4b45      	ldr	r3, [pc, #276]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001d86:	4a46      	ldr	r2, [pc, #280]	@ (8001ea0 <MX_TIM1_Init+0x15c>)
 8001d88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d8a:	4b44      	ldr	r3, [pc, #272]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d90:	4b42      	ldr	r3, [pc, #264]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1699;
 8001d96:	4b41      	ldr	r3, [pc, #260]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001d98:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001d9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001da4:	4b3d      	ldr	r3, [pc, #244]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001daa:	4b3c      	ldr	r3, [pc, #240]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001db0:	483a      	ldr	r0, [pc, #232]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001db2:	f003 f9b5 	bl	8005120 <HAL_TIM_Base_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001dbc:	f000 fa64 	bl	8002288 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dc4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dc6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4833      	ldr	r0, [pc, #204]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001dce:	f003 fda7 	bl	8005920 <HAL_TIM_ConfigClockSource>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001dd8:	f000 fa56 	bl	8002288 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ddc:	482f      	ldr	r0, [pc, #188]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001dde:	f003 f9f6 	bl	80051ce <HAL_TIM_PWM_Init>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001de8:	f000 fa4e 	bl	8002288 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dec:	2300      	movs	r3, #0
 8001dee:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001df0:	2300      	movs	r3, #0
 8001df2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001df8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4827      	ldr	r0, [pc, #156]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001e00:	f004 fadc 	bl	80063bc <HAL_TIMEx_MasterConfigSynchronization>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001e0a:	f000 fa3d 	bl	8002288 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e0e:	2360      	movs	r3, #96	@ 0x60
 8001e10:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e16:	2300      	movs	r3, #0
 8001e18:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e22:	2300      	movs	r3, #0
 8001e24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e26:	2300      	movs	r3, #0
 8001e28:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e2a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e2e:	2200      	movs	r2, #0
 8001e30:	4619      	mov	r1, r3
 8001e32:	481a      	ldr	r0, [pc, #104]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001e34:	f003 fc60 	bl	80056f8 <HAL_TIM_PWM_ConfigChannel>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001e3e:	f000 fa23 	bl	8002288 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e5a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001e60:	2300      	movs	r3, #0
 8001e62:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e64:	2300      	movs	r3, #0
 8001e66:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001e72:	2300      	movs	r3, #0
 8001e74:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e76:	2300      	movs	r3, #0
 8001e78:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4807      	ldr	r0, [pc, #28]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001e80:	f004 fb1e 	bl	80064c0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001e8a:	f000 f9fd 	bl	8002288 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e8e:	4803      	ldr	r0, [pc, #12]	@ (8001e9c <MX_TIM1_Init+0x158>)
 8001e90:	f000 fd2e 	bl	80028f0 <HAL_TIM_MspPostInit>

}
 8001e94:	bf00      	nop
 8001e96:	3770      	adds	r7, #112	@ 0x70
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000270 	.word	0x20000270
 8001ea0:	40012c00 	.word	0x40012c00

08001ea4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08e      	sub	sp, #56	@ 0x38
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eaa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb8:	f107 031c 	add.w	r3, r7, #28
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ec4:	463b      	mov	r3, r7
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	605a      	str	r2, [r3, #4]
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	60da      	str	r2, [r3, #12]
 8001ed0:	611a      	str	r2, [r3, #16]
 8001ed2:	615a      	str	r2, [r3, #20]
 8001ed4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ed6:	4b2d      	ldr	r3, [pc, #180]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001ed8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001edc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001ede:	4b2b      	ldr	r3, [pc, #172]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee4:	4b29      	ldr	r3, [pc, #164]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1699;
 8001eea:	4b28      	ldr	r3, [pc, #160]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001eec:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001ef0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef2:	4b26      	ldr	r3, [pc, #152]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef8:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001efe:	4823      	ldr	r0, [pc, #140]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001f00:	f003 f90e 	bl	8005120 <HAL_TIM_Base_Init>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001f0a:	f000 f9bd 	bl	8002288 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f12:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f14:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f18:	4619      	mov	r1, r3
 8001f1a:	481c      	ldr	r0, [pc, #112]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001f1c:	f003 fd00 	bl	8005920 <HAL_TIM_ConfigClockSource>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001f26:	f000 f9af 	bl	8002288 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f2a:	4818      	ldr	r0, [pc, #96]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001f2c:	f003 f94f 	bl	80051ce <HAL_TIM_PWM_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001f36:	f000 f9a7 	bl	8002288 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f42:	f107 031c 	add.w	r3, r7, #28
 8001f46:	4619      	mov	r1, r3
 8001f48:	4810      	ldr	r0, [pc, #64]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001f4a:	f004 fa37 	bl	80063bc <HAL_TIMEx_MasterConfigSynchronization>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001f54:	f000 f998 	bl	8002288 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f58:	2360      	movs	r3, #96	@ 0x60
 8001f5a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f68:	463b      	mov	r3, r7
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4807      	ldr	r0, [pc, #28]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001f70:	f003 fbc2 	bl	80056f8 <HAL_TIM_PWM_ConfigChannel>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001f7a:	f000 f985 	bl	8002288 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f7e:	4803      	ldr	r0, [pc, #12]	@ (8001f8c <MX_TIM2_Init+0xe8>)
 8001f80:	f000 fcb6 	bl	80028f0 <HAL_TIM_MspPostInit>

}
 8001f84:	bf00      	nop
 8001f86:	3738      	adds	r7, #56	@ 0x38
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	200002bc 	.word	0x200002bc

08001f90 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08c      	sub	sp, #48	@ 0x30
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f96:	f107 030c 	add.w	r3, r7, #12
 8001f9a:	2224      	movs	r2, #36	@ 0x24
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f005 ff77 	bl	8007e92 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa4:	463b      	mov	r3, r7
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fae:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <MX_TIM3_Init+0xa4>)
 8001fb0:	4a21      	ldr	r2, [pc, #132]	@ (8002038 <MX_TIM3_Init+0xa8>)
 8001fb2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002034 <MX_TIM3_Init+0xa4>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fba:	4b1e      	ldr	r3, [pc, #120]	@ (8002034 <MX_TIM3_Init+0xa4>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8002034 <MX_TIM3_Init+0xa4>)
 8001fc2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fc6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002034 <MX_TIM3_Init+0xa4>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fce:	4b19      	ldr	r3, [pc, #100]	@ (8002034 <MX_TIM3_Init+0xa4>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fec:	2301      	movs	r3, #1
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	480d      	ldr	r0, [pc, #52]	@ (8002034 <MX_TIM3_Init+0xa4>)
 8002000:	f003 fa46 	bl	8005490 <HAL_TIM_Encoder_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800200a:	f000 f93d 	bl	8002288 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800200e:	2300      	movs	r3, #0
 8002010:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002012:	2300      	movs	r3, #0
 8002014:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002016:	463b      	mov	r3, r7
 8002018:	4619      	mov	r1, r3
 800201a:	4806      	ldr	r0, [pc, #24]	@ (8002034 <MX_TIM3_Init+0xa4>)
 800201c:	f004 f9ce 	bl	80063bc <HAL_TIMEx_MasterConfigSynchronization>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002026:	f000 f92f 	bl	8002288 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800202a:	bf00      	nop
 800202c:	3730      	adds	r7, #48	@ 0x30
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000308 	.word	0x20000308
 8002038:	40000400 	.word	0x40000400

0800203c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08c      	sub	sp, #48	@ 0x30
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002042:	f107 030c 	add.w	r3, r7, #12
 8002046:	2224      	movs	r2, #36	@ 0x24
 8002048:	2100      	movs	r1, #0
 800204a:	4618      	mov	r0, r3
 800204c:	f005 ff21 	bl	8007e92 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002050:	463b      	mov	r3, r7
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800205a:	4b21      	ldr	r3, [pc, #132]	@ (80020e0 <MX_TIM4_Init+0xa4>)
 800205c:	4a21      	ldr	r2, [pc, #132]	@ (80020e4 <MX_TIM4_Init+0xa8>)
 800205e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002060:	4b1f      	ldr	r3, [pc, #124]	@ (80020e0 <MX_TIM4_Init+0xa4>)
 8002062:	2200      	movs	r2, #0
 8002064:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002066:	4b1e      	ldr	r3, [pc, #120]	@ (80020e0 <MX_TIM4_Init+0xa4>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800206c:	4b1c      	ldr	r3, [pc, #112]	@ (80020e0 <MX_TIM4_Init+0xa4>)
 800206e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002072:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002074:	4b1a      	ldr	r3, [pc, #104]	@ (80020e0 <MX_TIM4_Init+0xa4>)
 8002076:	2200      	movs	r2, #0
 8002078:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800207a:	4b19      	ldr	r3, [pc, #100]	@ (80020e0 <MX_TIM4_Init+0xa4>)
 800207c:	2200      	movs	r2, #0
 800207e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002080:	2303      	movs	r3, #3
 8002082:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002084:	2300      	movs	r3, #0
 8002086:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002088:	2301      	movs	r3, #1
 800208a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800208c:	2300      	movs	r3, #0
 800208e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002094:	2300      	movs	r3, #0
 8002096:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002098:	2301      	movs	r3, #1
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800209c:	2300      	movs	r3, #0
 800209e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80020a4:	f107 030c 	add.w	r3, r7, #12
 80020a8:	4619      	mov	r1, r3
 80020aa:	480d      	ldr	r0, [pc, #52]	@ (80020e0 <MX_TIM4_Init+0xa4>)
 80020ac:	f003 f9f0 	bl	8005490 <HAL_TIM_Encoder_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80020b6:	f000 f8e7 	bl	8002288 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ba:	2300      	movs	r3, #0
 80020bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020be:	2300      	movs	r3, #0
 80020c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020c2:	463b      	mov	r3, r7
 80020c4:	4619      	mov	r1, r3
 80020c6:	4806      	ldr	r0, [pc, #24]	@ (80020e0 <MX_TIM4_Init+0xa4>)
 80020c8:	f004 f978 	bl	80063bc <HAL_TIMEx_MasterConfigSynchronization>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80020d2:	f000 f8d9 	bl	8002288 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80020d6:	bf00      	nop
 80020d8:	3730      	adds	r7, #48	@ 0x30
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000354 	.word	0x20000354
 80020e4:	40000800 	.word	0x40000800

080020e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020ec:	4b22      	ldr	r3, [pc, #136]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 80020ee:	4a23      	ldr	r2, [pc, #140]	@ (800217c <MX_USART1_UART_Init+0x94>)
 80020f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 80020f2:	4b21      	ldr	r3, [pc, #132]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 80020f4:	4a22      	ldr	r2, [pc, #136]	@ (8002180 <MX_USART1_UART_Init+0x98>)
 80020f6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002100:	2200      	movs	r2, #0
 8002102:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002104:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002106:	2200      	movs	r2, #0
 8002108:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800210a:	4b1b      	ldr	r3, [pc, #108]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 800210c:	220c      	movs	r2, #12
 800210e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002110:	4b19      	ldr	r3, [pc, #100]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002112:	2200      	movs	r2, #0
 8002114:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002116:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002118:	2200      	movs	r2, #0
 800211a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800211c:	4b16      	ldr	r3, [pc, #88]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 800211e:	2200      	movs	r2, #0
 8002120:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002122:	4b15      	ldr	r3, [pc, #84]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002124:	2200      	movs	r2, #0
 8002126:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002128:	4b13      	ldr	r3, [pc, #76]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 800212a:	2200      	movs	r2, #0
 800212c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800212e:	4812      	ldr	r0, [pc, #72]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002130:	f004 fa52 	bl	80065d8 <HAL_UART_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 800213a:	f000 f8a5 	bl	8002288 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800213e:	2100      	movs	r1, #0
 8002140:	480d      	ldr	r0, [pc, #52]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002142:	f005 f84b 	bl	80071dc <HAL_UARTEx_SetTxFifoThreshold>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 800214c:	f000 f89c 	bl	8002288 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002150:	2100      	movs	r1, #0
 8002152:	4809      	ldr	r0, [pc, #36]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002154:	f005 f880 	bl	8007258 <HAL_UARTEx_SetRxFifoThreshold>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 800215e:	f000 f893 	bl	8002288 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002162:	4805      	ldr	r0, [pc, #20]	@ (8002178 <MX_USART1_UART_Init+0x90>)
 8002164:	f005 f801 	bl	800716a <HAL_UARTEx_DisableFifoMode>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 800216e:	f000 f88b 	bl	8002288 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200003a0 	.word	0x200003a0
 800217c:	40013800 	.word	0x40013800
 8002180:	000f4240 	.word	0x000f4240

08002184 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08a      	sub	sp, #40	@ 0x28
 8002188:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218a:	f107 0314 	add.w	r3, r7, #20
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	605a      	str	r2, [r3, #4]
 8002194:	609a      	str	r2, [r3, #8]
 8002196:	60da      	str	r2, [r3, #12]
 8002198:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800219a:	4b38      	ldr	r3, [pc, #224]	@ (800227c <MX_GPIO_Init+0xf8>)
 800219c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219e:	4a37      	ldr	r2, [pc, #220]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021a0:	f043 0320 	orr.w	r3, r3, #32
 80021a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021a6:	4b35      	ldr	r3, [pc, #212]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021aa:	f003 0320 	and.w	r3, r3, #32
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b2:	4b32      	ldr	r3, [pc, #200]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b6:	4a31      	ldr	r2, [pc, #196]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021be:	4b2f      	ldr	r3, [pc, #188]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ca:	4b2c      	ldr	r3, [pc, #176]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ce:	4a2b      	ldr	r2, [pc, #172]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021d0:	f043 0304 	orr.w	r3, r3, #4
 80021d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021d6:	4b29      	ldr	r3, [pc, #164]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021da:	f003 0304 	and.w	r3, r3, #4
 80021de:	60bb      	str	r3, [r7, #8]
 80021e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e2:	4b26      	ldr	r3, [pc, #152]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e6:	4a25      	ldr	r2, [pc, #148]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021e8:	f043 0302 	orr.w	r3, r3, #2
 80021ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ee:	4b23      	ldr	r3, [pc, #140]	@ (800227c <MX_GPIO_Init+0xf8>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	607b      	str	r3, [r7, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INA1_Pin|INA2_Pin|INB1_Pin|INB2_Pin, GPIO_PIN_RESET);
 80021fa:	2200      	movs	r2, #0
 80021fc:	f240 6106 	movw	r1, #1542	@ 0x606
 8002200:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002204:	f001 f86e 	bl	80032e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 8002208:	2200      	movs	r2, #0
 800220a:	2103      	movs	r1, #3
 800220c:	481c      	ldr	r0, [pc, #112]	@ (8002280 <MX_GPIO_Init+0xfc>)
 800220e:	f001 f869 	bl	80032e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002212:	2200      	movs	r2, #0
 8002214:	2140      	movs	r1, #64	@ 0x40
 8002216:	481b      	ldr	r0, [pc, #108]	@ (8002284 <MX_GPIO_Init+0x100>)
 8002218:	f001 f864 	bl	80032e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INA1_Pin INA2_Pin INB1_Pin INB2_Pin */
  GPIO_InitStruct.Pin = INA1_Pin|INA2_Pin|INB1_Pin|INB2_Pin;
 800221c:	f240 6306 	movw	r3, #1542	@ 0x606
 8002220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002222:	2301      	movs	r3, #1
 8002224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222a:	2300      	movs	r3, #0
 800222c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222e:	f107 0314 	add.w	r3, r7, #20
 8002232:	4619      	mov	r1, r3
 8002234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002238:	f000 fed2 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 800223c:	2303      	movs	r3, #3
 800223e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002240:	2301      	movs	r3, #1
 8002242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2300      	movs	r3, #0
 800224a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	480b      	ldr	r0, [pc, #44]	@ (8002280 <MX_GPIO_Init+0xfc>)
 8002254:	f000 fec4 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002258:	2340      	movs	r3, #64	@ 0x40
 800225a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225c:	2301      	movs	r3, #1
 800225e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002264:	2300      	movs	r3, #0
 8002266:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002268:	f107 0314 	add.w	r3, r7, #20
 800226c:	4619      	mov	r1, r3
 800226e:	4805      	ldr	r0, [pc, #20]	@ (8002284 <MX_GPIO_Init+0x100>)
 8002270:	f000 feb6 	bl	8002fe0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002274:	bf00      	nop
 8002276:	3728      	adds	r7, #40	@ 0x28
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40021000 	.word	0x40021000
 8002280:	48000400 	.word	0x48000400
 8002284:	48000800 	.word	0x48000800

08002288 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800228c:	b672      	cpsid	i
}
 800228e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <Error_Handler+0x8>

08002294 <CS_Select>:
#define NRF24_CSN_PORT   GPIOB
#define NRF24_CSN_PIN    GPIO_PIN_0


void CS_Select (void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_RESET);
 8002298:	2200      	movs	r2, #0
 800229a:	2101      	movs	r1, #1
 800229c:	4802      	ldr	r0, [pc, #8]	@ (80022a8 <CS_Select+0x14>)
 800229e:	f001 f821 	bl	80032e4 <HAL_GPIO_WritePin>
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	48000400 	.word	0x48000400

080022ac <CS_UnSelect>:

void CS_UnSelect (void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_SET);
 80022b0:	2201      	movs	r2, #1
 80022b2:	2101      	movs	r1, #1
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <CS_UnSelect+0x14>)
 80022b6:	f001 f815 	bl	80032e4 <HAL_GPIO_WritePin>
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	48000400 	.word	0x48000400

080022c4 <CE_Enable>:


void CE_Enable (void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_SET);
 80022c8:	2201      	movs	r2, #1
 80022ca:	2102      	movs	r1, #2
 80022cc:	4802      	ldr	r0, [pc, #8]	@ (80022d8 <CE_Enable+0x14>)
 80022ce:	f001 f809 	bl	80032e4 <HAL_GPIO_WritePin>
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	48000400 	.word	0x48000400

080022dc <CE_Disable>:

void CE_Disable (void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_RESET);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2102      	movs	r1, #2
 80022e4:	4802      	ldr	r0, [pc, #8]	@ (80022f0 <CE_Disable+0x14>)
 80022e6:	f000 fffd 	bl	80032e4 <HAL_GPIO_WritePin>
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	48000400 	.word	0x48000400

080022f4 <nrf24_WriteReg>:



// write a single byte to the particular register
void nrf24_WriteReg (uint8_t Reg, uint8_t Data)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	460a      	mov	r2, r1
 80022fe:	71fb      	strb	r3, [r7, #7]
 8002300:	4613      	mov	r3, r2
 8002302:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	f043 0320 	orr.w	r3, r3, #32
 800230a:	b2db      	uxtb	r3, r3
 800230c:	733b      	strb	r3, [r7, #12]
	buf[1] = Data;
 800230e:	79bb      	ldrb	r3, [r7, #6]
 8002310:	737b      	strb	r3, [r7, #13]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8002312:	f7ff ffbf 	bl	8002294 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 2, 1000);
 8002316:	f107 010c 	add.w	r1, r7, #12
 800231a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800231e:	2202      	movs	r2, #2
 8002320:	4804      	ldr	r0, [pc, #16]	@ (8002334 <nrf24_WriteReg+0x40>)
 8002322:	f002 f874 	bl	800440e <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8002326:	f7ff ffc1 	bl	80022ac <CS_UnSelect>
}
 800232a:	bf00      	nop
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	2000020c 	.word	0x2000020c

08002338 <nrf24_WriteRegMulti>:

//write multiple bytes starting from a particular register
void nrf24_WriteRegMulti (uint8_t Reg, uint8_t *data, int size)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
 8002344:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8002346:	7bfb      	ldrb	r3, [r7, #15]
 8002348:	f043 0320 	orr.w	r3, r3, #32
 800234c:	b2db      	uxtb	r3, r3
 800234e:	753b      	strb	r3, [r7, #20]
//	buf[1] = Data;

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8002350:	f7ff ffa0 	bl	8002294 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 1, 100);
 8002354:	f107 0114 	add.w	r1, r7, #20
 8002358:	2364      	movs	r3, #100	@ 0x64
 800235a:	2201      	movs	r2, #1
 800235c:	4808      	ldr	r0, [pc, #32]	@ (8002380 <nrf24_WriteRegMulti+0x48>)
 800235e:	f002 f856 	bl	800440e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(NRF24_SPI, data, size, 1000);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	b29a      	uxth	r2, r3
 8002366:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800236a:	68b9      	ldr	r1, [r7, #8]
 800236c:	4804      	ldr	r0, [pc, #16]	@ (8002380 <nrf24_WriteRegMulti+0x48>)
 800236e:	f002 f84e 	bl	800440e <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8002372:	f7ff ff9b 	bl	80022ac <CS_UnSelect>
}
 8002376:	bf00      	nop
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	2000020c 	.word	0x2000020c

08002384 <nrf24_ReadReg>:


uint8_t nrf24_ReadReg (uint8_t Reg)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 800238e:	2300      	movs	r3, #0
 8002390:	73fb      	strb	r3, [r7, #15]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8002392:	f7ff ff7f 	bl	8002294 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
 8002396:	1df9      	adds	r1, r7, #7
 8002398:	2364      	movs	r3, #100	@ 0x64
 800239a:	2201      	movs	r2, #1
 800239c:	4808      	ldr	r0, [pc, #32]	@ (80023c0 <nrf24_ReadReg+0x3c>)
 800239e:	f002 f836 	bl	800440e <HAL_SPI_Transmit>
	HAL_SPI_Receive(NRF24_SPI, &data, 1, 100);
 80023a2:	f107 010f 	add.w	r1, r7, #15
 80023a6:	2364      	movs	r3, #100	@ 0x64
 80023a8:	2201      	movs	r2, #1
 80023aa:	4805      	ldr	r0, [pc, #20]	@ (80023c0 <nrf24_ReadReg+0x3c>)
 80023ac:	f002 f9a5 	bl	80046fa <HAL_SPI_Receive>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 80023b0:	f7ff ff7c 	bl	80022ac <CS_UnSelect>

	return data;
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	2000020c 	.word	0x2000020c

080023c4 <nrfsendCmd>:
}


// send the command to the NRF
void nrfsendCmd (uint8_t cmd)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
	// Pull the CS Pin LOW to select the device
	CS_Select();
 80023ce:	f7ff ff61 	bl	8002294 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 80023d2:	1df9      	adds	r1, r7, #7
 80023d4:	2364      	movs	r3, #100	@ 0x64
 80023d6:	2201      	movs	r2, #1
 80023d8:	4804      	ldr	r0, [pc, #16]	@ (80023ec <nrfsendCmd+0x28>)
 80023da:	f002 f818 	bl	800440e <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 80023de:	f7ff ff65 	bl	80022ac <CS_UnSelect>
}
 80023e2:	bf00      	nop
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	2000020c 	.word	0x2000020c

080023f0 <nrf24_reset>:

void nrf24_reset(uint8_t REG)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b088      	sub	sp, #32
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
	if (REG == STATUS)
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	2b07      	cmp	r3, #7
 80023fe:	d104      	bne.n	800240a <nrf24_reset+0x1a>
	{
		nrf24_WriteReg(STATUS, 0x00);
 8002400:	2100      	movs	r1, #0
 8002402:	2007      	movs	r0, #7
 8002404:	f7ff ff76 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
	nrf24_WriteReg(FIFO_STATUS, 0x11);
	nrf24_WriteReg(DYNPD, 0);
	nrf24_WriteReg(FEATURE, 0);
	}
}
 8002408:	e090      	b.n	800252c <nrf24_reset+0x13c>
	else if (REG == FIFO_STATUS)
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	2b17      	cmp	r3, #23
 800240e:	d104      	bne.n	800241a <nrf24_reset+0x2a>
		nrf24_WriteReg(FIFO_STATUS, 0x11);
 8002410:	2111      	movs	r1, #17
 8002412:	2017      	movs	r0, #23
 8002414:	f7ff ff6e 	bl	80022f4 <nrf24_WriteReg>
}
 8002418:	e088      	b.n	800252c <nrf24_reset+0x13c>
	nrf24_WriteReg(CONFIG, 0x08);
 800241a:	2108      	movs	r1, #8
 800241c:	2000      	movs	r0, #0
 800241e:	f7ff ff69 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0x3F);
 8002422:	213f      	movs	r1, #63	@ 0x3f
 8002424:	2001      	movs	r0, #1
 8002426:	f7ff ff65 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0x03);
 800242a:	2103      	movs	r1, #3
 800242c:	2002      	movs	r0, #2
 800242e:	f7ff ff61 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8002432:	2103      	movs	r1, #3
 8002434:	2003      	movs	r0, #3
 8002436:	f7ff ff5d 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0x03);
 800243a:	2103      	movs	r1, #3
 800243c:	2004      	movs	r0, #4
 800243e:	f7ff ff59 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0x02);
 8002442:	2102      	movs	r1, #2
 8002444:	2005      	movs	r0, #5
 8002446:	f7ff ff55 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 800244a:	210e      	movs	r1, #14
 800244c:	2006      	movs	r0, #6
 800244e:	f7ff ff51 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(STATUS, 0x00);
 8002452:	2100      	movs	r1, #0
 8002454:	2007      	movs	r0, #7
 8002456:	f7ff ff4d 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(OBSERVE_TX, 0x00);
 800245a:	2100      	movs	r1, #0
 800245c:	2008      	movs	r0, #8
 800245e:	f7ff ff49 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(CD, 0x00);
 8002462:	2100      	movs	r1, #0
 8002464:	2009      	movs	r0, #9
 8002466:	f7ff ff45 	bl	80022f4 <nrf24_WriteReg>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 800246a:	4a32      	ldr	r2, [pc, #200]	@ (8002534 <nrf24_reset+0x144>)
 800246c:	f107 0318 	add.w	r3, r7, #24
 8002470:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002474:	6018      	str	r0, [r3, #0]
 8002476:	3304      	adds	r3, #4
 8002478:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P0, rx_addr_p0_def, 5);
 800247a:	f107 0318 	add.w	r3, r7, #24
 800247e:	2205      	movs	r2, #5
 8002480:	4619      	mov	r1, r3
 8002482:	200a      	movs	r0, #10
 8002484:	f7ff ff58 	bl	8002338 <nrf24_WriteRegMulti>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 8002488:	4a2b      	ldr	r2, [pc, #172]	@ (8002538 <nrf24_reset+0x148>)
 800248a:	f107 0310 	add.w	r3, r7, #16
 800248e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002492:	6018      	str	r0, [r3, #0]
 8002494:	3304      	adds	r3, #4
 8002496:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P1, rx_addr_p1_def, 5);
 8002498:	f107 0310 	add.w	r3, r7, #16
 800249c:	2205      	movs	r2, #5
 800249e:	4619      	mov	r1, r3
 80024a0:	200b      	movs	r0, #11
 80024a2:	f7ff ff49 	bl	8002338 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xC3);
 80024a6:	21c3      	movs	r1, #195	@ 0xc3
 80024a8:	200c      	movs	r0, #12
 80024aa:	f7ff ff23 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P3, 0xC4);
 80024ae:	21c4      	movs	r1, #196	@ 0xc4
 80024b0:	200d      	movs	r0, #13
 80024b2:	f7ff ff1f 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P4, 0xC5);
 80024b6:	21c5      	movs	r1, #197	@ 0xc5
 80024b8:	200e      	movs	r0, #14
 80024ba:	f7ff ff1b 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P5, 0xC6);
 80024be:	21c6      	movs	r1, #198	@ 0xc6
 80024c0:	200f      	movs	r0, #15
 80024c2:	f7ff ff17 	bl	80022f4 <nrf24_WriteReg>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 80024c6:	4a1b      	ldr	r2, [pc, #108]	@ (8002534 <nrf24_reset+0x144>)
 80024c8:	f107 0308 	add.w	r3, r7, #8
 80024cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024d0:	6018      	str	r0, [r3, #0]
 80024d2:	3304      	adds	r3, #4
 80024d4:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(TX_ADDR, tx_addr_def, 5);
 80024d6:	f107 0308 	add.w	r3, r7, #8
 80024da:	2205      	movs	r2, #5
 80024dc:	4619      	mov	r1, r3
 80024de:	2010      	movs	r0, #16
 80024e0:	f7ff ff2a 	bl	8002338 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_PW_P0, 0);
 80024e4:	2100      	movs	r1, #0
 80024e6:	2011      	movs	r0, #17
 80024e8:	f7ff ff04 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P1, 0);
 80024ec:	2100      	movs	r1, #0
 80024ee:	2012      	movs	r0, #18
 80024f0:	f7ff ff00 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P2, 0);
 80024f4:	2100      	movs	r1, #0
 80024f6:	2013      	movs	r0, #19
 80024f8:	f7ff fefc 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P3, 0);
 80024fc:	2100      	movs	r1, #0
 80024fe:	2014      	movs	r0, #20
 8002500:	f7ff fef8 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P4, 0);
 8002504:	2100      	movs	r1, #0
 8002506:	2015      	movs	r0, #21
 8002508:	f7ff fef4 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
 800250c:	2100      	movs	r1, #0
 800250e:	2016      	movs	r0, #22
 8002510:	f7ff fef0 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(FIFO_STATUS, 0x11);
 8002514:	2111      	movs	r1, #17
 8002516:	2017      	movs	r0, #23
 8002518:	f7ff feec 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(DYNPD, 0);
 800251c:	2100      	movs	r1, #0
 800251e:	201c      	movs	r0, #28
 8002520:	f7ff fee8 	bl	80022f4 <nrf24_WriteReg>
	nrf24_WriteReg(FEATURE, 0);
 8002524:	2100      	movs	r1, #0
 8002526:	201d      	movs	r0, #29
 8002528:	f7ff fee4 	bl	80022f4 <nrf24_WriteReg>
}
 800252c:	bf00      	nop
 800252e:	3720      	adds	r7, #32
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	0800a158 	.word	0x0800a158
 8002538:	0800a160 	.word	0x0800a160

0800253c <NRF24_Init>:




void NRF24_Init (void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
	// disable the chip before configuring the device
	CE_Disable();
 8002540:	f7ff fecc 	bl	80022dc <CE_Disable>


	// reset everything
	nrf24_reset (0);
 8002544:	2000      	movs	r0, #0
 8002546:	f7ff ff53 	bl	80023f0 <nrf24_reset>

	nrf24_WriteReg(CONFIG, 0);  // will be configured later
 800254a:	2100      	movs	r1, #0
 800254c:	2000      	movs	r0, #0
 800254e:	f7ff fed1 	bl	80022f4 <nrf24_WriteReg>

	nrf24_WriteReg(EN_AA, 0);  // No Auto ACK
 8002552:	2100      	movs	r1, #0
 8002554:	2001      	movs	r0, #1
 8002556:	f7ff fecd 	bl	80022f4 <nrf24_WriteReg>

	nrf24_WriteReg (EN_RXADDR, 0);  // Not Enabling any data pipe right now
 800255a:	2100      	movs	r1, #0
 800255c:	2002      	movs	r0, #2
 800255e:	f7ff fec9 	bl	80022f4 <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 8002562:	2103      	movs	r1, #3
 8002564:	2003      	movs	r0, #3
 8002566:	f7ff fec5 	bl	80022f4 <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_RETR, 0);   // No retransmission
 800256a:	2100      	movs	r1, #0
 800256c:	2004      	movs	r0, #4
 800256e:	f7ff fec1 	bl	80022f4 <nrf24_WriteReg>

	nrf24_WriteReg (RF_CH, 0);  // will be setup during Tx or RX
 8002572:	2100      	movs	r1, #0
 8002574:	2005      	movs	r0, #5
 8002576:	f7ff febd 	bl	80022f4 <nrf24_WriteReg>

	nrf24_WriteReg (RF_SETUP, 0x0E);   // Power= 0db, data rate = 2Mbps
 800257a:	210e      	movs	r1, #14
 800257c:	2006      	movs	r0, #6
 800257e:	f7ff feb9 	bl	80022f4 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 8002582:	f7ff fe9f 	bl	80022c4 <CE_Enable>

}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}

0800258a <NRF24_RxMode>:
	return 0;
}


void NRF24_RxMode (uint8_t *Address, uint8_t channel)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b084      	sub	sp, #16
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	460b      	mov	r3, r1
 8002594:	70fb      	strb	r3, [r7, #3]
	// disable the chip before configuring the device
	CE_Disable();
 8002596:	f7ff fea1 	bl	80022dc <CE_Disable>

	nrf24_reset (STATUS);
 800259a:	2007      	movs	r0, #7
 800259c:	f7ff ff28 	bl	80023f0 <nrf24_reset>

	nrf24_WriteReg (RF_CH, channel);  // select the channel
 80025a0:	78fb      	ldrb	r3, [r7, #3]
 80025a2:	4619      	mov	r1, r3
 80025a4:	2005      	movs	r0, #5
 80025a6:	f7ff fea5 	bl	80022f4 <nrf24_WriteReg>

	// select data pipe 2
	uint8_t en_rxaddr = nrf24_ReadReg(EN_RXADDR);
 80025aa:	2002      	movs	r0, #2
 80025ac:	f7ff feea 	bl	8002384 <nrf24_ReadReg>
 80025b0:	4603      	mov	r3, r0
 80025b2:	73fb      	strb	r3, [r7, #15]
	en_rxaddr = en_rxaddr | (1<<2);
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	f043 0304 	orr.w	r3, r3, #4
 80025ba:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg (EN_RXADDR, en_rxaddr);
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	4619      	mov	r1, r3
 80025c0:	2002      	movs	r0, #2
 80025c2:	f7ff fe97 	bl	80022f4 <nrf24_WriteReg>
	 * Pipe 1 ADDR = 0xAABBCCDD11
	 * Pipe 2 ADDR = 0xAABBCCDD22
	 * Pipe 3 ADDR = 0xAABBCCDD33
	 *
	 */
	nrf24_WriteRegMulti(RX_ADDR_P1, Address, 5);  // Write the Pipe1 address
 80025c6:	2205      	movs	r2, #5
 80025c8:	6879      	ldr	r1, [r7, #4]
 80025ca:	200b      	movs	r0, #11
 80025cc:	f7ff feb4 	bl	8002338 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xEE);  // Write the Pipe2 LSB address
 80025d0:	21ee      	movs	r1, #238	@ 0xee
 80025d2:	200c      	movs	r0, #12
 80025d4:	f7ff fe8e 	bl	80022f4 <nrf24_WriteReg>

	nrf24_WriteReg (RX_PW_P2, 32);   // 32 bit payload size for pipe 2
 80025d8:	2120      	movs	r1, #32
 80025da:	2013      	movs	r0, #19
 80025dc:	f7ff fe8a 	bl	80022f4 <nrf24_WriteReg>


	// power up the device in Rx mode
	uint8_t config = nrf24_ReadReg(CONFIG);
 80025e0:	2000      	movs	r0, #0
 80025e2:	f7ff fecf 	bl	8002384 <nrf24_ReadReg>
 80025e6:	4603      	mov	r3, r0
 80025e8:	73bb      	strb	r3, [r7, #14]
	config = config | (1<<1) | (1<<0);
 80025ea:	7bbb      	ldrb	r3, [r7, #14]
 80025ec:	f043 0303 	orr.w	r3, r3, #3
 80025f0:	73bb      	strb	r3, [r7, #14]
	nrf24_WriteReg (CONFIG, config);
 80025f2:	7bbb      	ldrb	r3, [r7, #14]
 80025f4:	4619      	mov	r1, r3
 80025f6:	2000      	movs	r0, #0
 80025f8:	f7ff fe7c 	bl	80022f4 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 80025fc:	f7ff fe62 	bl	80022c4 <CE_Enable>
}
 8002600:	bf00      	nop
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <isDataAvailable>:


uint8_t isDataAvailable (int pipenum)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	uint8_t status = nrf24_ReadReg(STATUS);
 8002610:	2007      	movs	r0, #7
 8002612:	f7ff feb7 	bl	8002384 <nrf24_ReadReg>
 8002616:	4603      	mov	r3, r0
 8002618:	73fb      	strb	r3, [r7, #15]

	if ((status&(1<<6))&&(status&(pipenum<<1)))
 800261a:	7bfb      	ldrb	r3, [r7, #15]
 800261c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002620:	2b00      	cmp	r3, #0
 8002622:	d00b      	beq.n	800263c <isDataAvailable+0x34>
 8002624:	7bfa      	ldrb	r2, [r7, #15]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	4013      	ands	r3, r2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d005      	beq.n	800263c <isDataAvailable+0x34>
	{

		nrf24_WriteReg(STATUS, (1<<6));
 8002630:	2140      	movs	r1, #64	@ 0x40
 8002632:	2007      	movs	r0, #7
 8002634:	f7ff fe5e 	bl	80022f4 <nrf24_WriteReg>

		return 1;
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <isDataAvailable+0x36>
	}

	return 0;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <NRF24_Receive>:


void NRF24_Receive (uint8_t *data)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	73fb      	strb	r3, [r7, #15]

	// select the device
	CS_Select();
 8002654:	f7ff fe1e 	bl	8002294 <CS_Select>

	// payload command
	cmdtosend = R_RX_PAYLOAD;
 8002658:	2361      	movs	r3, #97	@ 0x61
 800265a:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(NRF24_SPI, &cmdtosend, 1, 100);
 800265c:	f107 010f 	add.w	r1, r7, #15
 8002660:	2364      	movs	r3, #100	@ 0x64
 8002662:	2201      	movs	r2, #1
 8002664:	480c      	ldr	r0, [pc, #48]	@ (8002698 <NRF24_Receive+0x50>)
 8002666:	f001 fed2 	bl	800440e <HAL_SPI_Transmit>

	// Receive the payload
	HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 800266a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800266e:	2220      	movs	r2, #32
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	4809      	ldr	r0, [pc, #36]	@ (8002698 <NRF24_Receive+0x50>)
 8002674:	f002 f841 	bl	80046fa <HAL_SPI_Receive>

	// Unselect the device
	CS_UnSelect();
 8002678:	f7ff fe18 	bl	80022ac <CS_UnSelect>

	HAL_Delay(1);
 800267c:	2001      	movs	r0, #1
 800267e:	f000 fba9 	bl	8002dd4 <HAL_Delay>

	cmdtosend = FLUSH_RX;
 8002682:	23e2      	movs	r3, #226	@ 0xe2
 8002684:	73fb      	strb	r3, [r7, #15]
	nrfsendCmd(cmdtosend);
 8002686:	7bfb      	ldrb	r3, [r7, #15]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fe9b 	bl	80023c4 <nrfsendCmd>
}
 800268e:	bf00      	nop
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	2000020c 	.word	0x2000020c

0800269c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026a2:	4b0f      	ldr	r3, [pc, #60]	@ (80026e0 <HAL_MspInit+0x44>)
 80026a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026a6:	4a0e      	ldr	r2, [pc, #56]	@ (80026e0 <HAL_MspInit+0x44>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80026ae:	4b0c      	ldr	r3, [pc, #48]	@ (80026e0 <HAL_MspInit+0x44>)
 80026b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	607b      	str	r3, [r7, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ba:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <HAL_MspInit+0x44>)
 80026bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026be:	4a08      	ldr	r2, [pc, #32]	@ (80026e0 <HAL_MspInit+0x44>)
 80026c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_MspInit+0x44>)
 80026c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ce:	603b      	str	r3, [r7, #0]
 80026d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80026d2:	f000 fec3 	bl	800345c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000

080026e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08a      	sub	sp, #40	@ 0x28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ec:	f107 0314 	add.w	r3, r7, #20
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	60da      	str	r2, [r3, #12]
 80026fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a25      	ldr	r2, [pc, #148]	@ (8002798 <HAL_SPI_MspInit+0xb4>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d144      	bne.n	8002790 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002706:	4b25      	ldr	r3, [pc, #148]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 8002708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800270a:	4a24      	ldr	r2, [pc, #144]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 800270c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002710:	6613      	str	r3, [r2, #96]	@ 0x60
 8002712:	4b22      	ldr	r3, [pc, #136]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 8002714:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002716:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800271e:	4b1f      	ldr	r3, [pc, #124]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 8002720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002722:	4a1e      	ldr	r2, [pc, #120]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800272a:	4b1c      	ldr	r3, [pc, #112]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 800272c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002736:	4b19      	ldr	r3, [pc, #100]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 8002738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273a:	4a18      	ldr	r2, [pc, #96]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 800273c:	f043 0302 	orr.w	r3, r3, #2
 8002740:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002742:	4b16      	ldr	r3, [pc, #88]	@ (800279c <HAL_SPI_MspInit+0xb8>)
 8002744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	60bb      	str	r3, [r7, #8]
 800274c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 800274e:	23a0      	movs	r3, #160	@ 0xa0
 8002750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002752:	2302      	movs	r3, #2
 8002754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275a:	2300      	movs	r3, #0
 800275c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800275e:	2305      	movs	r3, #5
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	4619      	mov	r1, r3
 8002768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800276c:	f000 fc38 	bl	8002fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 8002770:	2310      	movs	r3, #16
 8002772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002774:	2302      	movs	r3, #2
 8002776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277c:	2300      	movs	r3, #0
 800277e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002780:	2305      	movs	r3, #5
 8002782:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8002784:	f107 0314 	add.w	r3, r7, #20
 8002788:	4619      	mov	r1, r3
 800278a:	4805      	ldr	r0, [pc, #20]	@ (80027a0 <HAL_SPI_MspInit+0xbc>)
 800278c:	f000 fc28 	bl	8002fe0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002790:	bf00      	nop
 8002792:	3728      	adds	r7, #40	@ 0x28
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40013000 	.word	0x40013000
 800279c:	40021000 	.word	0x40021000
 80027a0:	48000400 	.word	0x48000400

080027a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a13      	ldr	r2, [pc, #76]	@ (8002800 <HAL_TIM_Base_MspInit+0x5c>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d10c      	bne.n	80027d0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027b6:	4b13      	ldr	r3, [pc, #76]	@ (8002804 <HAL_TIM_Base_MspInit+0x60>)
 80027b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ba:	4a12      	ldr	r2, [pc, #72]	@ (8002804 <HAL_TIM_Base_MspInit+0x60>)
 80027bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80027c2:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <HAL_TIM_Base_MspInit+0x60>)
 80027c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80027ce:	e010      	b.n	80027f2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d8:	d10b      	bne.n	80027f2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027da:	4b0a      	ldr	r3, [pc, #40]	@ (8002804 <HAL_TIM_Base_MspInit+0x60>)
 80027dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027de:	4a09      	ldr	r2, [pc, #36]	@ (8002804 <HAL_TIM_Base_MspInit+0x60>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80027e6:	4b07      	ldr	r3, [pc, #28]	@ (8002804 <HAL_TIM_Base_MspInit+0x60>)
 80027e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	60bb      	str	r3, [r7, #8]
 80027f0:	68bb      	ldr	r3, [r7, #8]
}
 80027f2:	bf00      	nop
 80027f4:	3714      	adds	r7, #20
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	40012c00 	.word	0x40012c00
 8002804:	40021000 	.word	0x40021000

08002808 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08c      	sub	sp, #48	@ 0x30
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002810:	f107 031c 	add.w	r3, r7, #28
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	60da      	str	r2, [r3, #12]
 800281e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a2f      	ldr	r2, [pc, #188]	@ (80028e4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d129      	bne.n	800287e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800282a:	4b2f      	ldr	r3, [pc, #188]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800282c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282e:	4a2e      	ldr	r2, [pc, #184]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002830:	f043 0302 	orr.w	r3, r3, #2
 8002834:	6593      	str	r3, [r2, #88]	@ 0x58
 8002836:	4b2c      	ldr	r3, [pc, #176]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	61bb      	str	r3, [r7, #24]
 8002840:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002842:	4b29      	ldr	r3, [pc, #164]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002846:	4a28      	ldr	r2, [pc, #160]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002848:	f043 0301 	orr.w	r3, r3, #1
 800284c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800284e:	4b26      	ldr	r3, [pc, #152]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = E2B_Pin|E2A_Pin;
 800285a:	2350      	movs	r3, #80	@ 0x50
 800285c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285e:	2302      	movs	r3, #2
 8002860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002862:	2300      	movs	r3, #0
 8002864:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002866:	2300      	movs	r3, #0
 8002868:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800286a:	2302      	movs	r3, #2
 800286c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800286e:	f107 031c 	add.w	r3, r7, #28
 8002872:	4619      	mov	r1, r3
 8002874:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002878:	f000 fbb2 	bl	8002fe0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800287c:	e02e      	b.n	80028dc <HAL_TIM_Encoder_MspInit+0xd4>
  else if(htim_encoder->Instance==TIM4)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a1a      	ldr	r2, [pc, #104]	@ (80028ec <HAL_TIM_Encoder_MspInit+0xe4>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d129      	bne.n	80028dc <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002888:	4b17      	ldr	r3, [pc, #92]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800288a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288c:	4a16      	ldr	r2, [pc, #88]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800288e:	f043 0304 	orr.w	r3, r3, #4
 8002892:	6593      	str	r3, [r2, #88]	@ 0x58
 8002894:	4b14      	ldr	r3, [pc, #80]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	613b      	str	r3, [r7, #16]
 800289e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a0:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 80028a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028a4:	4a10      	ldr	r2, [pc, #64]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028ac:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <HAL_TIM_Encoder_MspInit+0xe0>)
 80028ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = E1A_Pin|E1B_Pin;
 80028b8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80028bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028be:	2302      	movs	r3, #2
 80028c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c6:	2300      	movs	r3, #0
 80028c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80028ca:	230a      	movs	r3, #10
 80028cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ce:	f107 031c 	add.w	r3, r7, #28
 80028d2:	4619      	mov	r1, r3
 80028d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028d8:	f000 fb82 	bl	8002fe0 <HAL_GPIO_Init>
}
 80028dc:	bf00      	nop
 80028de:	3730      	adds	r7, #48	@ 0x30
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40021000 	.word	0x40021000
 80028ec:	40000800 	.word	0x40000800

080028f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b08a      	sub	sp, #40	@ 0x28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f8:	f107 0314 	add.w	r3, r7, #20
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	605a      	str	r2, [r3, #4]
 8002902:	609a      	str	r2, [r3, #8]
 8002904:	60da      	str	r2, [r3, #12]
 8002906:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a23      	ldr	r2, [pc, #140]	@ (800299c <HAL_TIM_MspPostInit+0xac>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d11e      	bne.n	8002950 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002912:	4b23      	ldr	r3, [pc, #140]	@ (80029a0 <HAL_TIM_MspPostInit+0xb0>)
 8002914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002916:	4a22      	ldr	r2, [pc, #136]	@ (80029a0 <HAL_TIM_MspPostInit+0xb0>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800291e:	4b20      	ldr	r3, [pc, #128]	@ (80029a0 <HAL_TIM_MspPostInit+0xb0>)
 8002920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = M1_Pin;
 800292a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800292e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002930:	2302      	movs	r3, #2
 8002932:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002934:	2300      	movs	r3, #0
 8002936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002938:	2302      	movs	r3, #2
 800293a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800293c:	2306      	movs	r3, #6
 800293e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M1_GPIO_Port, &GPIO_InitStruct);
 8002940:	f107 0314 	add.w	r3, r7, #20
 8002944:	4619      	mov	r1, r3
 8002946:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800294a:	f000 fb49 	bl	8002fe0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800294e:	e021      	b.n	8002994 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM2)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002958:	d11c      	bne.n	8002994 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800295a:	4b11      	ldr	r3, [pc, #68]	@ (80029a0 <HAL_TIM_MspPostInit+0xb0>)
 800295c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295e:	4a10      	ldr	r2, [pc, #64]	@ (80029a0 <HAL_TIM_MspPostInit+0xb0>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002966:	4b0e      	ldr	r3, [pc, #56]	@ (80029a0 <HAL_TIM_MspPostInit+0xb0>)
 8002968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M2_Pin;
 8002972:	2301      	movs	r3, #1
 8002974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297e:	2300      	movs	r3, #0
 8002980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002982:	2301      	movs	r3, #1
 8002984:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M2_GPIO_Port, &GPIO_InitStruct);
 8002986:	f107 0314 	add.w	r3, r7, #20
 800298a:	4619      	mov	r1, r3
 800298c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002990:	f000 fb26 	bl	8002fe0 <HAL_GPIO_Init>
}
 8002994:	bf00      	nop
 8002996:	3728      	adds	r7, #40	@ 0x28
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40012c00 	.word	0x40012c00
 80029a0:	40021000 	.word	0x40021000

080029a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b09c      	sub	sp, #112	@ 0x70
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
 80029ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029bc:	f107 0318 	add.w	r3, r7, #24
 80029c0:	2244      	movs	r2, #68	@ 0x44
 80029c2:	2100      	movs	r1, #0
 80029c4:	4618      	mov	r0, r3
 80029c6:	f005 fa64 	bl	8007e92 <memset>
  if(huart->Instance==USART1)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002a80 <HAL_UART_MspInit+0xdc>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d151      	bne.n	8002a78 <HAL_UART_MspInit+0xd4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029d4:	2301      	movs	r3, #1
 80029d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029d8:	2300      	movs	r3, #0
 80029da:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029dc:	f107 0318 	add.w	r3, r7, #24
 80029e0:	4618      	mov	r0, r3
 80029e2:	f001 fa79 	bl	8003ed8 <HAL_RCCEx_PeriphCLKConfig>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80029ec:	f7ff fc4c 	bl	8002288 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029f0:	4b24      	ldr	r3, [pc, #144]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 80029f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f4:	4a23      	ldr	r2, [pc, #140]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 80029f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80029fc:	4b21      	ldr	r3, [pc, #132]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 80029fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a08:	4b1e      	ldr	r3, [pc, #120]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 8002a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 8002a0e:	f043 0304 	orr.w	r3, r3, #4
 8002a12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a14:	4b1b      	ldr	r3, [pc, #108]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 8002a16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a20:	4b18      	ldr	r3, [pc, #96]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 8002a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a24:	4a17      	ldr	r2, [pc, #92]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 8002a26:	f043 0302 	orr.w	r3, r3, #2
 8002a2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a2c:	4b15      	ldr	r3, [pc, #84]	@ (8002a84 <HAL_UART_MspInit+0xe0>)
 8002a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	60fb      	str	r3, [r7, #12]
 8002a36:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin;
 8002a38:	2310      	movs	r3, #16
 8002a3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a44:	2300      	movs	r3, #0
 8002a46:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a48:	2307      	movs	r3, #7
 8002a4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 8002a4c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a50:	4619      	mov	r1, r3
 8002a52:	480d      	ldr	r0, [pc, #52]	@ (8002a88 <HAL_UART_MspInit+0xe4>)
 8002a54:	f000 fac4 	bl	8002fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_Pin;
 8002a58:	2380      	movs	r3, #128	@ 0x80
 8002a5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a60:	2300      	movs	r3, #0
 8002a62:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a64:	2300      	movs	r3, #0
 8002a66:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a68:	2307      	movs	r3, #7
 8002a6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(RX_GPIO_Port, &GPIO_InitStruct);
 8002a6c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a70:	4619      	mov	r1, r3
 8002a72:	4806      	ldr	r0, [pc, #24]	@ (8002a8c <HAL_UART_MspInit+0xe8>)
 8002a74:	f000 fab4 	bl	8002fe0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002a78:	bf00      	nop
 8002a7a:	3770      	adds	r7, #112	@ 0x70
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40013800 	.word	0x40013800
 8002a84:	40021000 	.word	0x40021000
 8002a88:	48000800 	.word	0x48000800
 8002a8c:	48000400 	.word	0x48000400

08002a90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a94:	bf00      	nop
 8002a96:	e7fd      	b.n	8002a94 <NMI_Handler+0x4>

08002a98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a9c:	bf00      	nop
 8002a9e:	e7fd      	b.n	8002a9c <HardFault_Handler+0x4>

08002aa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aa4:	bf00      	nop
 8002aa6:	e7fd      	b.n	8002aa4 <MemManage_Handler+0x4>

08002aa8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002aac:	bf00      	nop
 8002aae:	e7fd      	b.n	8002aac <BusFault_Handler+0x4>

08002ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ab4:	bf00      	nop
 8002ab6:	e7fd      	b.n	8002ab4 <UsageFault_Handler+0x4>

08002ab8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002abc:	bf00      	nop
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ad8:	bf00      	nop
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ae6:	f000 f957 	bl	8002d98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aea:	bf00      	nop
 8002aec:	bd80      	pop	{r7, pc}

08002aee <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0
  return 1;
 8002af2:	2301      	movs	r3, #1
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <_kill>:

int _kill(int pid, int sig)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
 8002b06:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b08:	f005 fa16 	bl	8007f38 <__errno>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2216      	movs	r2, #22
 8002b10:	601a      	str	r2, [r3, #0]
  return -1;
 8002b12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <_exit>:

void _exit (int status)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b26:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7ff ffe7 	bl	8002afe <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b30:	bf00      	nop
 8002b32:	e7fd      	b.n	8002b30 <_exit+0x12>

08002b34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]
 8002b44:	e00a      	b.n	8002b5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b46:	f3af 8000 	nop.w
 8002b4a:	4601      	mov	r1, r0
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	1c5a      	adds	r2, r3, #1
 8002b50:	60ba      	str	r2, [r7, #8]
 8002b52:	b2ca      	uxtb	r2, r1
 8002b54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	617b      	str	r3, [r7, #20]
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	dbf0      	blt.n	8002b46 <_read+0x12>
  }

  return len;
 8002b64:	687b      	ldr	r3, [r7, #4]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b086      	sub	sp, #24
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	60f8      	str	r0, [r7, #12]
 8002b76:	60b9      	str	r1, [r7, #8]
 8002b78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	e009      	b.n	8002b94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	1c5a      	adds	r2, r3, #1
 8002b84:	60ba      	str	r2, [r7, #8]
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	3301      	adds	r3, #1
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	697a      	ldr	r2, [r7, #20]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	dbf1      	blt.n	8002b80 <_write+0x12>
  }
  return len;
 8002b9c:	687b      	ldr	r3, [r7, #4]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3718      	adds	r7, #24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <_close>:

int _close(int file)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr

08002bbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	b083      	sub	sp, #12
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
 8002bc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bce:	605a      	str	r2, [r3, #4]
  return 0;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <_isatty>:

int _isatty(int file)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002be6:	2301      	movs	r3, #1
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
	...

08002c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c18:	4a14      	ldr	r2, [pc, #80]	@ (8002c6c <_sbrk+0x5c>)
 8002c1a:	4b15      	ldr	r3, [pc, #84]	@ (8002c70 <_sbrk+0x60>)
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c24:	4b13      	ldr	r3, [pc, #76]	@ (8002c74 <_sbrk+0x64>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d102      	bne.n	8002c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c2c:	4b11      	ldr	r3, [pc, #68]	@ (8002c74 <_sbrk+0x64>)
 8002c2e:	4a12      	ldr	r2, [pc, #72]	@ (8002c78 <_sbrk+0x68>)
 8002c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c32:	4b10      	ldr	r3, [pc, #64]	@ (8002c74 <_sbrk+0x64>)
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4413      	add	r3, r2
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d207      	bcs.n	8002c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c40:	f005 f97a 	bl	8007f38 <__errno>
 8002c44:	4603      	mov	r3, r0
 8002c46:	220c      	movs	r2, #12
 8002c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002c4e:	e009      	b.n	8002c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c50:	4b08      	ldr	r3, [pc, #32]	@ (8002c74 <_sbrk+0x64>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c56:	4b07      	ldr	r3, [pc, #28]	@ (8002c74 <_sbrk+0x64>)
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	4a05      	ldr	r2, [pc, #20]	@ (8002c74 <_sbrk+0x64>)
 8002c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c62:	68fb      	ldr	r3, [r7, #12]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20008000 	.word	0x20008000
 8002c70:	00000400 	.word	0x00000400
 8002c74:	200005bc 	.word	0x200005bc
 8002c78:	20000710 	.word	0x20000710

08002c7c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002c80:	4b06      	ldr	r3, [pc, #24]	@ (8002c9c <SystemInit+0x20>)
 8002c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c86:	4a05      	ldr	r2, [pc, #20]	@ (8002c9c <SystemInit+0x20>)
 8002c88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c90:	bf00      	nop
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ca0:	480d      	ldr	r0, [pc, #52]	@ (8002cd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ca2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ca4:	f7ff ffea 	bl	8002c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ca8:	480c      	ldr	r0, [pc, #48]	@ (8002cdc <LoopForever+0x6>)
  ldr r1, =_edata
 8002caa:	490d      	ldr	r1, [pc, #52]	@ (8002ce0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ce4 <LoopForever+0xe>)
  movs r3, #0
 8002cae:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002cb0:	e002      	b.n	8002cb8 <LoopCopyDataInit>

08002cb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cb6:	3304      	adds	r3, #4

08002cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cbc:	d3f9      	bcc.n	8002cb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cc0:	4c0a      	ldr	r4, [pc, #40]	@ (8002cec <LoopForever+0x16>)
  movs r3, #0
 8002cc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cc4:	e001      	b.n	8002cca <LoopFillZerobss>

08002cc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cc8:	3204      	adds	r2, #4

08002cca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ccc:	d3fb      	bcc.n	8002cc6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002cce:	f005 f939 	bl	8007f44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cd2:	f7fe fea1 	bl	8001a18 <main>

08002cd6 <LoopForever>:

LoopForever:
    b LoopForever
 8002cd6:	e7fe      	b.n	8002cd6 <LoopForever>
  ldr   r0, =_estack
 8002cd8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002cdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ce0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002ce4:	0800a528 	.word	0x0800a528
  ldr r2, =_sbss
 8002ce8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002cec:	20000710 	.word	0x20000710

08002cf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cf0:	e7fe      	b.n	8002cf0 <ADC1_2_IRQHandler>

08002cf2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b082      	sub	sp, #8
 8002cf6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cfc:	2003      	movs	r0, #3
 8002cfe:	f000 f93d 	bl	8002f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d02:	200f      	movs	r0, #15
 8002d04:	f000 f80e 	bl	8002d24 <HAL_InitTick>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	71fb      	strb	r3, [r7, #7]
 8002d12:	e001      	b.n	8002d18 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d14:	f7ff fcc2 	bl	800269c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d18:	79fb      	ldrb	r3, [r7, #7]

}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
	...

08002d24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002d30:	4b16      	ldr	r3, [pc, #88]	@ (8002d8c <HAL_InitTick+0x68>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d022      	beq.n	8002d7e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002d38:	4b15      	ldr	r3, [pc, #84]	@ (8002d90 <HAL_InitTick+0x6c>)
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	4b13      	ldr	r3, [pc, #76]	@ (8002d8c <HAL_InitTick+0x68>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002d44:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f000 f93a 	bl	8002fc6 <HAL_SYSTICK_Config>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10f      	bne.n	8002d78 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2b0f      	cmp	r3, #15
 8002d5c:	d809      	bhi.n	8002d72 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d66:	f000 f914 	bl	8002f92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d94 <HAL_InitTick+0x70>)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6013      	str	r3, [r2, #0]
 8002d70:	e007      	b.n	8002d82 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	73fb      	strb	r3, [r7, #15]
 8002d76:	e004      	b.n	8002d82 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	73fb      	strb	r3, [r7, #15]
 8002d7c:	e001      	b.n	8002d82 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000020 	.word	0x20000020
 8002d90:	20000018 	.word	0x20000018
 8002d94:	2000001c 	.word	0x2000001c

08002d98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d9c:	4b05      	ldr	r3, [pc, #20]	@ (8002db4 <HAL_IncTick+0x1c>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4b05      	ldr	r3, [pc, #20]	@ (8002db8 <HAL_IncTick+0x20>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4413      	add	r3, r2
 8002da6:	4a03      	ldr	r2, [pc, #12]	@ (8002db4 <HAL_IncTick+0x1c>)
 8002da8:	6013      	str	r3, [r2, #0]
}
 8002daa:	bf00      	nop
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr
 8002db4:	200005c0 	.word	0x200005c0
 8002db8:	20000020 	.word	0x20000020

08002dbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8002dc0:	4b03      	ldr	r3, [pc, #12]	@ (8002dd0 <HAL_GetTick+0x14>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	200005c0 	.word	0x200005c0

08002dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ddc:	f7ff ffee 	bl	8002dbc <HAL_GetTick>
 8002de0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dec:	d004      	beq.n	8002df8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dee:	4b09      	ldr	r3, [pc, #36]	@ (8002e14 <HAL_Delay+0x40>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	4413      	add	r3, r2
 8002df6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002df8:	bf00      	nop
 8002dfa:	f7ff ffdf 	bl	8002dbc <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d8f7      	bhi.n	8002dfa <HAL_Delay+0x26>
  {
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	bf00      	nop
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20000020 	.word	0x20000020

08002e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e34:	4013      	ands	r3, r2
 8002e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e4a:	4a04      	ldr	r2, [pc, #16]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	60d3      	str	r3, [r2, #12]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <__NVIC_GetPriorityGrouping+0x18>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	0a1b      	lsrs	r3, r3, #8
 8002e6a:	f003 0307 	and.w	r3, r3, #7
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	6039      	str	r1, [r7, #0]
 8002e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	db0a      	blt.n	8002ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	490c      	ldr	r1, [pc, #48]	@ (8002ec8 <__NVIC_SetPriority+0x4c>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	0112      	lsls	r2, r2, #4
 8002e9c:	b2d2      	uxtb	r2, r2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ea4:	e00a      	b.n	8002ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	4908      	ldr	r1, [pc, #32]	@ (8002ecc <__NVIC_SetPriority+0x50>)
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	3b04      	subs	r3, #4
 8002eb4:	0112      	lsls	r2, r2, #4
 8002eb6:	b2d2      	uxtb	r2, r2
 8002eb8:	440b      	add	r3, r1
 8002eba:	761a      	strb	r2, [r3, #24]
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000e100 	.word	0xe000e100
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b089      	sub	sp, #36	@ 0x24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f1c3 0307 	rsb	r3, r3, #7
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	bf28      	it	cs
 8002eee:	2304      	movcs	r3, #4
 8002ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	2b06      	cmp	r3, #6
 8002ef8:	d902      	bls.n	8002f00 <NVIC_EncodePriority+0x30>
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	3b03      	subs	r3, #3
 8002efe:	e000      	b.n	8002f02 <NVIC_EncodePriority+0x32>
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	401a      	ands	r2, r3
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f22:	43d9      	mvns	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f28:	4313      	orrs	r3, r2
         );
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3724      	adds	r7, #36	@ 0x24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
	...

08002f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f48:	d301      	bcc.n	8002f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e00f      	b.n	8002f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f78 <SysTick_Config+0x40>)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3b01      	subs	r3, #1
 8002f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f56:	210f      	movs	r1, #15
 8002f58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f5c:	f7ff ff8e 	bl	8002e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f60:	4b05      	ldr	r3, [pc, #20]	@ (8002f78 <SysTick_Config+0x40>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f66:	4b04      	ldr	r3, [pc, #16]	@ (8002f78 <SysTick_Config+0x40>)
 8002f68:	2207      	movs	r2, #7
 8002f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	e000e010 	.word	0xe000e010

08002f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f7ff ff47 	bl	8002e18 <__NVIC_SetPriorityGrouping>
}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b086      	sub	sp, #24
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	4603      	mov	r3, r0
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
 8002f9e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fa0:	f7ff ff5e 	bl	8002e60 <__NVIC_GetPriorityGrouping>
 8002fa4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	6978      	ldr	r0, [r7, #20]
 8002fac:	f7ff ff90 	bl	8002ed0 <NVIC_EncodePriority>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff ff5f 	bl	8002e7c <__NVIC_SetPriority>
}
 8002fbe:	bf00      	nop
 8002fc0:	3718      	adds	r7, #24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b082      	sub	sp, #8
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7ff ffb2 	bl	8002f38 <SysTick_Config>
 8002fd4:	4603      	mov	r3, r0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
	...

08002fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b087      	sub	sp, #28
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fee:	e15a      	b.n	80032a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 814c 	beq.w	80032a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f003 0303 	and.w	r3, r3, #3
 8003010:	2b01      	cmp	r3, #1
 8003012:	d005      	beq.n	8003020 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800301c:	2b02      	cmp	r3, #2
 800301e:	d130      	bne.n	8003082 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	2203      	movs	r2, #3
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	4013      	ands	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	68da      	ldr	r2, [r3, #12]
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	4313      	orrs	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003056:	2201      	movs	r2, #1
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	43db      	mvns	r3, r3
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	4013      	ands	r3, r2
 8003064:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	091b      	lsrs	r3, r3, #4
 800306c:	f003 0201 	and.w	r2, r3, #1
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	693a      	ldr	r2, [r7, #16]
 8003078:	4313      	orrs	r3, r2
 800307a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	2b03      	cmp	r3, #3
 800308c:	d017      	beq.n	80030be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	2203      	movs	r2, #3
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43db      	mvns	r3, r3
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	4013      	ands	r3, r2
 80030a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 0303 	and.w	r3, r3, #3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d123      	bne.n	8003112 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	08da      	lsrs	r2, r3, #3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	3208      	adds	r2, #8
 80030d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	220f      	movs	r2, #15
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	693a      	ldr	r2, [r7, #16]
 80030ea:	4013      	ands	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	691a      	ldr	r2, [r3, #16]
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	08da      	lsrs	r2, r3, #3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	3208      	adds	r2, #8
 800310c:	6939      	ldr	r1, [r7, #16]
 800310e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	2203      	movs	r2, #3
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	4013      	ands	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f003 0203 	and.w	r2, r3, #3
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800314e:	2b00      	cmp	r3, #0
 8003150:	f000 80a6 	beq.w	80032a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003154:	4b5b      	ldr	r3, [pc, #364]	@ (80032c4 <HAL_GPIO_Init+0x2e4>)
 8003156:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003158:	4a5a      	ldr	r2, [pc, #360]	@ (80032c4 <HAL_GPIO_Init+0x2e4>)
 800315a:	f043 0301 	orr.w	r3, r3, #1
 800315e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003160:	4b58      	ldr	r3, [pc, #352]	@ (80032c4 <HAL_GPIO_Init+0x2e4>)
 8003162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	60bb      	str	r3, [r7, #8]
 800316a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800316c:	4a56      	ldr	r2, [pc, #344]	@ (80032c8 <HAL_GPIO_Init+0x2e8>)
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	089b      	lsrs	r3, r3, #2
 8003172:	3302      	adds	r3, #2
 8003174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003178:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	220f      	movs	r2, #15
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	4013      	ands	r3, r2
 800318e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003196:	d01f      	beq.n	80031d8 <HAL_GPIO_Init+0x1f8>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a4c      	ldr	r2, [pc, #304]	@ (80032cc <HAL_GPIO_Init+0x2ec>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d019      	beq.n	80031d4 <HAL_GPIO_Init+0x1f4>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a4b      	ldr	r2, [pc, #300]	@ (80032d0 <HAL_GPIO_Init+0x2f0>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d013      	beq.n	80031d0 <HAL_GPIO_Init+0x1f0>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a4a      	ldr	r2, [pc, #296]	@ (80032d4 <HAL_GPIO_Init+0x2f4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d00d      	beq.n	80031cc <HAL_GPIO_Init+0x1ec>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a49      	ldr	r2, [pc, #292]	@ (80032d8 <HAL_GPIO_Init+0x2f8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d007      	beq.n	80031c8 <HAL_GPIO_Init+0x1e8>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a48      	ldr	r2, [pc, #288]	@ (80032dc <HAL_GPIO_Init+0x2fc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d101      	bne.n	80031c4 <HAL_GPIO_Init+0x1e4>
 80031c0:	2305      	movs	r3, #5
 80031c2:	e00a      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031c4:	2306      	movs	r3, #6
 80031c6:	e008      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031c8:	2304      	movs	r3, #4
 80031ca:	e006      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031cc:	2303      	movs	r3, #3
 80031ce:	e004      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031d0:	2302      	movs	r3, #2
 80031d2:	e002      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031d4:	2301      	movs	r3, #1
 80031d6:	e000      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031d8:	2300      	movs	r3, #0
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	f002 0203 	and.w	r2, r2, #3
 80031e0:	0092      	lsls	r2, r2, #2
 80031e2:	4093      	lsls	r3, r2
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031ea:	4937      	ldr	r1, [pc, #220]	@ (80032c8 <HAL_GPIO_Init+0x2e8>)
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	089b      	lsrs	r3, r3, #2
 80031f0:	3302      	adds	r3, #2
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80031f8:	4b39      	ldr	r3, [pc, #228]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	43db      	mvns	r3, r3
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	4013      	ands	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d003      	beq.n	800321c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4313      	orrs	r3, r2
 800321a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800321c:	4a30      	ldr	r2, [pc, #192]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003222:	4b2f      	ldr	r3, [pc, #188]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	43db      	mvns	r3, r3
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	4013      	ands	r3, r2
 8003230:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d003      	beq.n	8003246 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003246:	4a26      	ldr	r2, [pc, #152]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800324c:	4b24      	ldr	r3, [pc, #144]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	43db      	mvns	r3, r3
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d003      	beq.n	8003270 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	4313      	orrs	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003270:	4a1b      	ldr	r2, [pc, #108]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003276:	4b1a      	ldr	r3, [pc, #104]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	43db      	mvns	r3, r3
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4013      	ands	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800329a:	4a11      	ldr	r2, [pc, #68]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	3301      	adds	r3, #1
 80032a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f47f ae9d 	bne.w	8002ff0 <HAL_GPIO_Init+0x10>
  }
}
 80032b6:	bf00      	nop
 80032b8:	bf00      	nop
 80032ba:	371c      	adds	r7, #28
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	40021000 	.word	0x40021000
 80032c8:	40010000 	.word	0x40010000
 80032cc:	48000400 	.word	0x48000400
 80032d0:	48000800 	.word	0x48000800
 80032d4:	48000c00 	.word	0x48000c00
 80032d8:	48001000 	.word	0x48001000
 80032dc:	48001400 	.word	0x48001400
 80032e0:	40010400 	.word	0x40010400

080032e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	807b      	strh	r3, [r7, #2]
 80032f0:	4613      	mov	r3, r2
 80032f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032f4:	787b      	ldrb	r3, [r7, #1]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032fa:	887a      	ldrh	r2, [r7, #2]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003300:	e002      	b.n	8003308 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003302:	887a      	ldrh	r2, [r7, #2]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d141      	bne.n	80033a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003322:	4b4b      	ldr	r3, [pc, #300]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800332a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800332e:	d131      	bne.n	8003394 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003330:	4b47      	ldr	r3, [pc, #284]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003336:	4a46      	ldr	r2, [pc, #280]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800333c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003340:	4b43      	ldr	r3, [pc, #268]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003348:	4a41      	ldr	r2, [pc, #260]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800334a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800334e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003350:	4b40      	ldr	r3, [pc, #256]	@ (8003454 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2232      	movs	r2, #50	@ 0x32
 8003356:	fb02 f303 	mul.w	r3, r2, r3
 800335a:	4a3f      	ldr	r2, [pc, #252]	@ (8003458 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800335c:	fba2 2303 	umull	r2, r3, r2, r3
 8003360:	0c9b      	lsrs	r3, r3, #18
 8003362:	3301      	adds	r3, #1
 8003364:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003366:	e002      	b.n	800336e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	3b01      	subs	r3, #1
 800336c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800336e:	4b38      	ldr	r3, [pc, #224]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800337a:	d102      	bne.n	8003382 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1f2      	bne.n	8003368 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003382:	4b33      	ldr	r3, [pc, #204]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800338a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800338e:	d158      	bne.n	8003442 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e057      	b.n	8003444 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003394:	4b2e      	ldr	r3, [pc, #184]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800339a:	4a2d      	ldr	r2, [pc, #180]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800339c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80033a4:	e04d      	b.n	8003442 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033ac:	d141      	bne.n	8003432 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033ae:	4b28      	ldr	r3, [pc, #160]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033ba:	d131      	bne.n	8003420 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033bc:	4b24      	ldr	r3, [pc, #144]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033c2:	4a23      	ldr	r2, [pc, #140]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033cc:	4b20      	ldr	r3, [pc, #128]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033d4:	4a1e      	ldr	r2, [pc, #120]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003454 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2232      	movs	r2, #50	@ 0x32
 80033e2:	fb02 f303 	mul.w	r3, r2, r3
 80033e6:	4a1c      	ldr	r2, [pc, #112]	@ (8003458 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80033e8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ec:	0c9b      	lsrs	r3, r3, #18
 80033ee:	3301      	adds	r3, #1
 80033f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033f2:	e002      	b.n	80033fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033fa:	4b15      	ldr	r3, [pc, #84]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003406:	d102      	bne.n	800340e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1f2      	bne.n	80033f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800340e:	4b10      	ldr	r3, [pc, #64]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800341a:	d112      	bne.n	8003442 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e011      	b.n	8003444 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003420:	4b0b      	ldr	r3, [pc, #44]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003426:	4a0a      	ldr	r2, [pc, #40]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003428:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800342c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003430:	e007      	b.n	8003442 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003432:	4b07      	ldr	r3, [pc, #28]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800343a:	4a05      	ldr	r2, [pc, #20]	@ (8003450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800343c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003440:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr
 8003450:	40007000 	.word	0x40007000
 8003454:	20000018 	.word	0x20000018
 8003458:	431bde83 	.word	0x431bde83

0800345c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003460:	4b05      	ldr	r3, [pc, #20]	@ (8003478 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	4a04      	ldr	r2, [pc, #16]	@ (8003478 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003466:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800346a:	6093      	str	r3, [r2, #8]
}
 800346c:	bf00      	nop
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40007000 	.word	0x40007000

0800347c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b088      	sub	sp, #32
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e2fe      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d075      	beq.n	8003586 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800349a:	4b97      	ldr	r3, [pc, #604]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f003 030c 	and.w	r3, r3, #12
 80034a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034a4:	4b94      	ldr	r3, [pc, #592]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	2b0c      	cmp	r3, #12
 80034b2:	d102      	bne.n	80034ba <HAL_RCC_OscConfig+0x3e>
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	d002      	beq.n	80034c0 <HAL_RCC_OscConfig+0x44>
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d10b      	bne.n	80034d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c0:	4b8d      	ldr	r3, [pc, #564]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d05b      	beq.n	8003584 <HAL_RCC_OscConfig+0x108>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d157      	bne.n	8003584 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e2d9      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034e0:	d106      	bne.n	80034f0 <HAL_RCC_OscConfig+0x74>
 80034e2:	4b85      	ldr	r3, [pc, #532]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a84      	ldr	r2, [pc, #528]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80034e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	e01d      	b.n	800352c <HAL_RCC_OscConfig+0xb0>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034f8:	d10c      	bne.n	8003514 <HAL_RCC_OscConfig+0x98>
 80034fa:	4b7f      	ldr	r3, [pc, #508]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a7e      	ldr	r2, [pc, #504]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	4b7c      	ldr	r3, [pc, #496]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a7b      	ldr	r2, [pc, #492]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 800350c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	e00b      	b.n	800352c <HAL_RCC_OscConfig+0xb0>
 8003514:	4b78      	ldr	r3, [pc, #480]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a77      	ldr	r2, [pc, #476]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 800351a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800351e:	6013      	str	r3, [r2, #0]
 8003520:	4b75      	ldr	r3, [pc, #468]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a74      	ldr	r2, [pc, #464]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003526:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800352a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d013      	beq.n	800355c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003534:	f7ff fc42 	bl	8002dbc <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800353c:	f7ff fc3e 	bl	8002dbc <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	@ 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e29e      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800354e:	4b6a      	ldr	r3, [pc, #424]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f0      	beq.n	800353c <HAL_RCC_OscConfig+0xc0>
 800355a:	e014      	b.n	8003586 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355c:	f7ff fc2e 	bl	8002dbc <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003564:	f7ff fc2a 	bl	8002dbc <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b64      	cmp	r3, #100	@ 0x64
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e28a      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003576:	4b60      	ldr	r3, [pc, #384]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0xe8>
 8003582:	e000      	b.n	8003586 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d075      	beq.n	800367e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003592:	4b59      	ldr	r3, [pc, #356]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800359c:	4b56      	ldr	r3, [pc, #344]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f003 0303 	and.w	r3, r3, #3
 80035a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	2b0c      	cmp	r3, #12
 80035aa:	d102      	bne.n	80035b2 <HAL_RCC_OscConfig+0x136>
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d002      	beq.n	80035b8 <HAL_RCC_OscConfig+0x13c>
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d11f      	bne.n	80035f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035b8:	4b4f      	ldr	r3, [pc, #316]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d005      	beq.n	80035d0 <HAL_RCC_OscConfig+0x154>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e25d      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d0:	4b49      	ldr	r3, [pc, #292]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	061b      	lsls	r3, r3, #24
 80035de:	4946      	ldr	r1, [pc, #280]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80035e4:	4b45      	ldr	r3, [pc, #276]	@ (80036fc <HAL_RCC_OscConfig+0x280>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff fb9b 	bl	8002d24 <HAL_InitTick>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d043      	beq.n	800367c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e249      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d023      	beq.n	8003648 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003600:	4b3d      	ldr	r3, [pc, #244]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a3c      	ldr	r2, [pc, #240]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800360a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360c:	f7ff fbd6 	bl	8002dbc <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003614:	f7ff fbd2 	bl	8002dbc <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e232      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003626:	4b34      	ldr	r3, [pc, #208]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800362e:	2b00      	cmp	r3, #0
 8003630:	d0f0      	beq.n	8003614 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003632:	4b31      	ldr	r3, [pc, #196]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	061b      	lsls	r3, r3, #24
 8003640:	492d      	ldr	r1, [pc, #180]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003642:	4313      	orrs	r3, r2
 8003644:	604b      	str	r3, [r1, #4]
 8003646:	e01a      	b.n	800367e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003648:	4b2b      	ldr	r3, [pc, #172]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a2a      	ldr	r2, [pc, #168]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 800364e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003654:	f7ff fbb2 	bl	8002dbc <HAL_GetTick>
 8003658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800365c:	f7ff fbae 	bl	8002dbc <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e20e      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800366e:	4b22      	ldr	r3, [pc, #136]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1f0      	bne.n	800365c <HAL_RCC_OscConfig+0x1e0>
 800367a:	e000      	b.n	800367e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800367c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0308 	and.w	r3, r3, #8
 8003686:	2b00      	cmp	r3, #0
 8003688:	d041      	beq.n	800370e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d01c      	beq.n	80036cc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003692:	4b19      	ldr	r3, [pc, #100]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 8003694:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003698:	4a17      	ldr	r2, [pc, #92]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 800369a:	f043 0301 	orr.w	r3, r3, #1
 800369e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036a2:	f7ff fb8b 	bl	8002dbc <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036aa:	f7ff fb87 	bl	8002dbc <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e1e7      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036bc:	4b0e      	ldr	r3, [pc, #56]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80036be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0ef      	beq.n	80036aa <HAL_RCC_OscConfig+0x22e>
 80036ca:	e020      	b.n	800370e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036cc:	4b0a      	ldr	r3, [pc, #40]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80036ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036d2:	4a09      	ldr	r2, [pc, #36]	@ (80036f8 <HAL_RCC_OscConfig+0x27c>)
 80036d4:	f023 0301 	bic.w	r3, r3, #1
 80036d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036dc:	f7ff fb6e 	bl	8002dbc <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036e2:	e00d      	b.n	8003700 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e4:	f7ff fb6a 	bl	8002dbc <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d906      	bls.n	8003700 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e1ca      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
 80036f6:	bf00      	nop
 80036f8:	40021000 	.word	0x40021000
 80036fc:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003700:	4b8c      	ldr	r3, [pc, #560]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 8003702:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1ea      	bne.n	80036e4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0304 	and.w	r3, r3, #4
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 80a6 	beq.w	8003868 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800371c:	2300      	movs	r3, #0
 800371e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003720:	4b84      	ldr	r3, [pc, #528]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 8003722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d101      	bne.n	8003730 <HAL_RCC_OscConfig+0x2b4>
 800372c:	2301      	movs	r3, #1
 800372e:	e000      	b.n	8003732 <HAL_RCC_OscConfig+0x2b6>
 8003730:	2300      	movs	r3, #0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00d      	beq.n	8003752 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003736:	4b7f      	ldr	r3, [pc, #508]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 8003738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373a:	4a7e      	ldr	r2, [pc, #504]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 800373c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003740:	6593      	str	r3, [r2, #88]	@ 0x58
 8003742:	4b7c      	ldr	r3, [pc, #496]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 8003744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800374a:	60fb      	str	r3, [r7, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800374e:	2301      	movs	r3, #1
 8003750:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003752:	4b79      	ldr	r3, [pc, #484]	@ (8003938 <HAL_RCC_OscConfig+0x4bc>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375a:	2b00      	cmp	r3, #0
 800375c:	d118      	bne.n	8003790 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800375e:	4b76      	ldr	r3, [pc, #472]	@ (8003938 <HAL_RCC_OscConfig+0x4bc>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a75      	ldr	r2, [pc, #468]	@ (8003938 <HAL_RCC_OscConfig+0x4bc>)
 8003764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800376a:	f7ff fb27 	bl	8002dbc <HAL_GetTick>
 800376e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003770:	e008      	b.n	8003784 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003772:	f7ff fb23 	bl	8002dbc <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e183      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003784:	4b6c      	ldr	r3, [pc, #432]	@ (8003938 <HAL_RCC_OscConfig+0x4bc>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800378c:	2b00      	cmp	r3, #0
 800378e:	d0f0      	beq.n	8003772 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d108      	bne.n	80037aa <HAL_RCC_OscConfig+0x32e>
 8003798:	4b66      	ldr	r3, [pc, #408]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 800379a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800379e:	4a65      	ldr	r2, [pc, #404]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037a8:	e024      	b.n	80037f4 <HAL_RCC_OscConfig+0x378>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	2b05      	cmp	r3, #5
 80037b0:	d110      	bne.n	80037d4 <HAL_RCC_OscConfig+0x358>
 80037b2:	4b60      	ldr	r3, [pc, #384]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b8:	4a5e      	ldr	r2, [pc, #376]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037ba:	f043 0304 	orr.w	r3, r3, #4
 80037be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c8:	4a5a      	ldr	r2, [pc, #360]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037ca:	f043 0301 	orr.w	r3, r3, #1
 80037ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037d2:	e00f      	b.n	80037f4 <HAL_RCC_OscConfig+0x378>
 80037d4:	4b57      	ldr	r3, [pc, #348]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037da:	4a56      	ldr	r2, [pc, #344]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037dc:	f023 0301 	bic.w	r3, r3, #1
 80037e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037e4:	4b53      	ldr	r3, [pc, #332]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ea:	4a52      	ldr	r2, [pc, #328]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80037ec:	f023 0304 	bic.w	r3, r3, #4
 80037f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d016      	beq.n	800382a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7ff fade 	bl	8002dbc <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003802:	e00a      	b.n	800381a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003804:	f7ff fada 	bl	8002dbc <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e138      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800381a:	4b46      	ldr	r3, [pc, #280]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 800381c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0ed      	beq.n	8003804 <HAL_RCC_OscConfig+0x388>
 8003828:	e015      	b.n	8003856 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800382a:	f7ff fac7 	bl	8002dbc <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003830:	e00a      	b.n	8003848 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003832:	f7ff fac3 	bl	8002dbc <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003840:	4293      	cmp	r3, r2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e121      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003848:	4b3a      	ldr	r3, [pc, #232]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 800384a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1ed      	bne.n	8003832 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003856:	7ffb      	ldrb	r3, [r7, #31]
 8003858:	2b01      	cmp	r3, #1
 800385a:	d105      	bne.n	8003868 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800385c:	4b35      	ldr	r3, [pc, #212]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 800385e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003860:	4a34      	ldr	r2, [pc, #208]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 8003862:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003866:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0320 	and.w	r3, r3, #32
 8003870:	2b00      	cmp	r3, #0
 8003872:	d03c      	beq.n	80038ee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d01c      	beq.n	80038b6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800387c:	4b2d      	ldr	r3, [pc, #180]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 800387e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003882:	4a2c      	ldr	r2, [pc, #176]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800388c:	f7ff fa96 	bl	8002dbc <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003894:	f7ff fa92 	bl	8002dbc <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e0f2      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038a6:	4b23      	ldr	r3, [pc, #140]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80038a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d0ef      	beq.n	8003894 <HAL_RCC_OscConfig+0x418>
 80038b4:	e01b      	b.n	80038ee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80038b6:	4b1f      	ldr	r3, [pc, #124]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80038b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80038be:	f023 0301 	bic.w	r3, r3, #1
 80038c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c6:	f7ff fa79 	bl	8002dbc <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038ce:	f7ff fa75 	bl	8002dbc <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e0d5      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038e0:	4b14      	ldr	r3, [pc, #80]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80038e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1ef      	bne.n	80038ce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 80c9 	beq.w	8003a8a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f003 030c 	and.w	r3, r3, #12
 8003900:	2b0c      	cmp	r3, #12
 8003902:	f000 8083 	beq.w	8003a0c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	69db      	ldr	r3, [r3, #28]
 800390a:	2b02      	cmp	r3, #2
 800390c:	d15e      	bne.n	80039cc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800390e:	4b09      	ldr	r3, [pc, #36]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a08      	ldr	r2, [pc, #32]	@ (8003934 <HAL_RCC_OscConfig+0x4b8>)
 8003914:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003918:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391a:	f7ff fa4f 	bl	8002dbc <HAL_GetTick>
 800391e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003920:	e00c      	b.n	800393c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003922:	f7ff fa4b 	bl	8002dbc <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d905      	bls.n	800393c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e0ab      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
 8003934:	40021000 	.word	0x40021000
 8003938:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393c:	4b55      	ldr	r3, [pc, #340]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1ec      	bne.n	8003922 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003948:	4b52      	ldr	r3, [pc, #328]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	4b52      	ldr	r3, [pc, #328]	@ (8003a98 <HAL_RCC_OscConfig+0x61c>)
 800394e:	4013      	ands	r3, r2
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6a11      	ldr	r1, [r2, #32]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003958:	3a01      	subs	r2, #1
 800395a:	0112      	lsls	r2, r2, #4
 800395c:	4311      	orrs	r1, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003962:	0212      	lsls	r2, r2, #8
 8003964:	4311      	orrs	r1, r2
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800396a:	0852      	lsrs	r2, r2, #1
 800396c:	3a01      	subs	r2, #1
 800396e:	0552      	lsls	r2, r2, #21
 8003970:	4311      	orrs	r1, r2
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003976:	0852      	lsrs	r2, r2, #1
 8003978:	3a01      	subs	r2, #1
 800397a:	0652      	lsls	r2, r2, #25
 800397c:	4311      	orrs	r1, r2
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003982:	06d2      	lsls	r2, r2, #27
 8003984:	430a      	orrs	r2, r1
 8003986:	4943      	ldr	r1, [pc, #268]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 8003988:	4313      	orrs	r3, r2
 800398a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800398c:	4b41      	ldr	r3, [pc, #260]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a40      	ldr	r2, [pc, #256]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 8003992:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003996:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003998:	4b3e      	ldr	r3, [pc, #248]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	4a3d      	ldr	r2, [pc, #244]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 800399e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039a2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a4:	f7ff fa0a 	bl	8002dbc <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ac:	f7ff fa06 	bl	8002dbc <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e066      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039be:	4b35      	ldr	r3, [pc, #212]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0x530>
 80039ca:	e05e      	b.n	8003a8a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039cc:	4b31      	ldr	r3, [pc, #196]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a30      	ldr	r2, [pc, #192]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 80039d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d8:	f7ff f9f0 	bl	8002dbc <HAL_GetTick>
 80039dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039de:	e008      	b.n	80039f2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e0:	f7ff f9ec 	bl	8002dbc <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e04c      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039f2:	4b28      	ldr	r3, [pc, #160]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1f0      	bne.n	80039e0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80039fe:	4b25      	ldr	r3, [pc, #148]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 8003a00:	68da      	ldr	r2, [r3, #12]
 8003a02:	4924      	ldr	r1, [pc, #144]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 8003a04:	4b25      	ldr	r3, [pc, #148]	@ (8003a9c <HAL_RCC_OscConfig+0x620>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	60cb      	str	r3, [r1, #12]
 8003a0a:	e03e      	b.n	8003a8a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	69db      	ldr	r3, [r3, #28]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e039      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003a18:	4b1e      	ldr	r3, [pc, #120]	@ (8003a94 <HAL_RCC_OscConfig+0x618>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	f003 0203 	and.w	r2, r3, #3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a1b      	ldr	r3, [r3, #32]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d12c      	bne.n	8003a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a36:	3b01      	subs	r3, #1
 8003a38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d123      	bne.n	8003a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a48:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d11b      	bne.n	8003a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a58:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d113      	bne.n	8003a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a68:	085b      	lsrs	r3, r3, #1
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d109      	bne.n	8003a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a7c:	085b      	lsrs	r3, r3, #1
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d001      	beq.n	8003a8a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e000      	b.n	8003a8c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3720      	adds	r7, #32
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40021000 	.word	0x40021000
 8003a98:	019f800c 	.word	0x019f800c
 8003a9c:	feeefffc 	.word	0xfeeefffc

08003aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e11e      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab8:	4b91      	ldr	r3, [pc, #580]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 030f 	and.w	r3, r3, #15
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d910      	bls.n	8003ae8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac6:	4b8e      	ldr	r3, [pc, #568]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f023 020f 	bic.w	r2, r3, #15
 8003ace:	498c      	ldr	r1, [pc, #560]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ad6:	4b8a      	ldr	r3, [pc, #552]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 030f 	and.w	r3, r3, #15
 8003ade:	683a      	ldr	r2, [r7, #0]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d001      	beq.n	8003ae8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e106      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d073      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	2b03      	cmp	r3, #3
 8003afa:	d129      	bne.n	8003b50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003afc:	4b81      	ldr	r3, [pc, #516]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0f4      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003b0c:	f000 f99e 	bl	8003e4c <RCC_GetSysClockFreqFromPLLSource>
 8003b10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	4a7c      	ldr	r2, [pc, #496]	@ (8003d08 <HAL_RCC_ClockConfig+0x268>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d93f      	bls.n	8003b9a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b1a:	4b7a      	ldr	r3, [pc, #488]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d009      	beq.n	8003b3a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d033      	beq.n	8003b9a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d12f      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b3a:	4b72      	ldr	r3, [pc, #456]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b42:	4a70      	ldr	r2, [pc, #448]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b48:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003b4a:	2380      	movs	r3, #128	@ 0x80
 8003b4c:	617b      	str	r3, [r7, #20]
 8003b4e:	e024      	b.n	8003b9a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d107      	bne.n	8003b68 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b58:	4b6a      	ldr	r3, [pc, #424]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d109      	bne.n	8003b78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e0c6      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b68:	4b66      	ldr	r3, [pc, #408]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0be      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003b78:	f000 f8ce 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8003b7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	4a61      	ldr	r2, [pc, #388]	@ (8003d08 <HAL_RCC_ClockConfig+0x268>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d909      	bls.n	8003b9a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b86:	4b5f      	ldr	r3, [pc, #380]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b8e:	4a5d      	ldr	r2, [pc, #372]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b94:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003b96:	2380      	movs	r3, #128	@ 0x80
 8003b98:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b9a:	4b5a      	ldr	r3, [pc, #360]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f023 0203 	bic.w	r2, r3, #3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	4957      	ldr	r1, [pc, #348]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bac:	f7ff f906 	bl	8002dbc <HAL_GetTick>
 8003bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb2:	e00a      	b.n	8003bca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bb4:	f7ff f902 	bl	8002dbc <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e095      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bca:	4b4e      	ldr	r3, [pc, #312]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 020c 	and.w	r2, r3, #12
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d1eb      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d023      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bf4:	4b43      	ldr	r3, [pc, #268]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	4a42      	ldr	r2, [pc, #264]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003bfa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003bfe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0308 	and.w	r3, r3, #8
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d007      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003c0c:	4b3d      	ldr	r3, [pc, #244]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c14:	4a3b      	ldr	r2, [pc, #236]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003c16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c1c:	4b39      	ldr	r3, [pc, #228]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	4936      	ldr	r1, [pc, #216]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	608b      	str	r3, [r1, #8]
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2b80      	cmp	r3, #128	@ 0x80
 8003c34:	d105      	bne.n	8003c42 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003c36:	4b33      	ldr	r3, [pc, #204]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	4a32      	ldr	r2, [pc, #200]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003c3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c40:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c42:	4b2f      	ldr	r3, [pc, #188]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d21d      	bcs.n	8003c8c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c50:	4b2b      	ldr	r3, [pc, #172]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f023 020f 	bic.w	r2, r3, #15
 8003c58:	4929      	ldr	r1, [pc, #164]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c60:	f7ff f8ac 	bl	8002dbc <HAL_GetTick>
 8003c64:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c66:	e00a      	b.n	8003c7e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c68:	f7ff f8a8 	bl	8002dbc <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e03b      	b.n	8003cf6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c7e:	4b20      	ldr	r3, [pc, #128]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 030f 	and.w	r3, r3, #15
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d1ed      	bne.n	8003c68 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d008      	beq.n	8003caa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c98:	4b1a      	ldr	r3, [pc, #104]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	4917      	ldr	r1, [pc, #92]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0308 	and.w	r3, r3, #8
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d009      	beq.n	8003cca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cb6:	4b13      	ldr	r3, [pc, #76]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	490f      	ldr	r1, [pc, #60]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cca:	f000 f825 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	091b      	lsrs	r3, r3, #4
 8003cd6:	f003 030f 	and.w	r3, r3, #15
 8003cda:	490c      	ldr	r1, [pc, #48]	@ (8003d0c <HAL_RCC_ClockConfig+0x26c>)
 8003cdc:	5ccb      	ldrb	r3, [r1, r3]
 8003cde:	f003 031f 	and.w	r3, r3, #31
 8003ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8003d10 <HAL_RCC_ClockConfig+0x270>)
 8003ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003cea:	4b0a      	ldr	r3, [pc, #40]	@ (8003d14 <HAL_RCC_ClockConfig+0x274>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff f818 	bl	8002d24 <HAL_InitTick>
 8003cf4:	4603      	mov	r3, r0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3718      	adds	r7, #24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40022000 	.word	0x40022000
 8003d04:	40021000 	.word	0x40021000
 8003d08:	04c4b400 	.word	0x04c4b400
 8003d0c:	0800a168 	.word	0x0800a168
 8003d10:	20000018 	.word	0x20000018
 8003d14:	2000001c 	.word	0x2000001c

08003d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 030c 	and.w	r3, r3, #12
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d102      	bne.n	8003d30 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d2a:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d2c:	613b      	str	r3, [r7, #16]
 8003d2e:	e047      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003d30:	4b27      	ldr	r3, [pc, #156]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f003 030c 	and.w	r3, r3, #12
 8003d38:	2b08      	cmp	r3, #8
 8003d3a:	d102      	bne.n	8003d42 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d3c:	4b26      	ldr	r3, [pc, #152]	@ (8003dd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d3e:	613b      	str	r3, [r7, #16]
 8003d40:	e03e      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003d42:	4b23      	ldr	r3, [pc, #140]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 030c 	and.w	r3, r3, #12
 8003d4a:	2b0c      	cmp	r3, #12
 8003d4c:	d136      	bne.n	8003dbc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d4e:	4b20      	ldr	r3, [pc, #128]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	f003 0303 	and.w	r3, r3, #3
 8003d56:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d58:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	091b      	lsrs	r3, r3, #4
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	3301      	adds	r3, #1
 8003d64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2b03      	cmp	r3, #3
 8003d6a:	d10c      	bne.n	8003d86 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d6c:	4a1a      	ldr	r2, [pc, #104]	@ (8003dd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d74:	4a16      	ldr	r2, [pc, #88]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d76:	68d2      	ldr	r2, [r2, #12]
 8003d78:	0a12      	lsrs	r2, r2, #8
 8003d7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d7e:	fb02 f303 	mul.w	r3, r2, r3
 8003d82:	617b      	str	r3, [r7, #20]
      break;
 8003d84:	e00c      	b.n	8003da0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d86:	4a13      	ldr	r2, [pc, #76]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d8e:	4a10      	ldr	r2, [pc, #64]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d90:	68d2      	ldr	r2, [r2, #12]
 8003d92:	0a12      	lsrs	r2, r2, #8
 8003d94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d98:	fb02 f303 	mul.w	r3, r2, r3
 8003d9c:	617b      	str	r3, [r7, #20]
      break;
 8003d9e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003da0:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	0e5b      	lsrs	r3, r3, #25
 8003da6:	f003 0303 	and.w	r3, r3, #3
 8003daa:	3301      	adds	r3, #1
 8003dac:	005b      	lsls	r3, r3, #1
 8003dae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003db0:	697a      	ldr	r2, [r7, #20]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db8:	613b      	str	r3, [r7, #16]
 8003dba:	e001      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003dc0:	693b      	ldr	r3, [r7, #16]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	371c      	adds	r7, #28
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	00f42400 	.word	0x00f42400
 8003dd8:	007a1200 	.word	0x007a1200

08003ddc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003de0:	4b03      	ldr	r3, [pc, #12]	@ (8003df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003de2:	681b      	ldr	r3, [r3, #0]
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	20000018 	.word	0x20000018

08003df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003df8:	f7ff fff0 	bl	8003ddc <HAL_RCC_GetHCLKFreq>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	4b06      	ldr	r3, [pc, #24]	@ (8003e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	0a1b      	lsrs	r3, r3, #8
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	4904      	ldr	r1, [pc, #16]	@ (8003e1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e0a:	5ccb      	ldrb	r3, [r1, r3]
 8003e0c:	f003 031f 	and.w	r3, r3, #31
 8003e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	0800a178 	.word	0x0800a178

08003e20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e24:	f7ff ffda 	bl	8003ddc <HAL_RCC_GetHCLKFreq>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	4b06      	ldr	r3, [pc, #24]	@ (8003e44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	0adb      	lsrs	r3, r3, #11
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	4904      	ldr	r1, [pc, #16]	@ (8003e48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e36:	5ccb      	ldrb	r3, [r1, r3]
 8003e38:	f003 031f 	and.w	r3, r3, #31
 8003e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40021000 	.word	0x40021000
 8003e48:	0800a178 	.word	0x0800a178

08003e4c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b087      	sub	sp, #28
 8003e50:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e52:	4b1e      	ldr	r3, [pc, #120]	@ (8003ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	091b      	lsrs	r3, r3, #4
 8003e62:	f003 030f 	and.w	r3, r3, #15
 8003e66:	3301      	adds	r3, #1
 8003e68:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d10c      	bne.n	8003e8a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e70:	4a17      	ldr	r2, [pc, #92]	@ (8003ed0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e78:	4a14      	ldr	r2, [pc, #80]	@ (8003ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e7a:	68d2      	ldr	r2, [r2, #12]
 8003e7c:	0a12      	lsrs	r2, r2, #8
 8003e7e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	617b      	str	r3, [r7, #20]
    break;
 8003e88:	e00c      	b.n	8003ea4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e8a:	4a12      	ldr	r2, [pc, #72]	@ (8003ed4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e92:	4a0e      	ldr	r2, [pc, #56]	@ (8003ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e94:	68d2      	ldr	r2, [r2, #12]
 8003e96:	0a12      	lsrs	r2, r2, #8
 8003e98:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e9c:	fb02 f303 	mul.w	r3, r2, r3
 8003ea0:	617b      	str	r3, [r7, #20]
    break;
 8003ea2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ea4:	4b09      	ldr	r3, [pc, #36]	@ (8003ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	0e5b      	lsrs	r3, r3, #25
 8003eaa:	f003 0303 	and.w	r3, r3, #3
 8003eae:	3301      	adds	r3, #1
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ebc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003ebe:	687b      	ldr	r3, [r7, #4]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	371c      	adds	r7, #28
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	007a1200 	.word	0x007a1200
 8003ed4:	00f42400 	.word	0x00f42400

08003ed8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 8098 	beq.w	8004026 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003efa:	4b43      	ldr	r3, [pc, #268]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10d      	bne.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f06:	4b40      	ldr	r3, [pc, #256]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0a:	4a3f      	ldr	r2, [pc, #252]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f10:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f12:	4b3d      	ldr	r3, [pc, #244]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f1a:	60bb      	str	r3, [r7, #8]
 8003f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f22:	4b3a      	ldr	r3, [pc, #232]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a39      	ldr	r2, [pc, #228]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f2e:	f7fe ff45 	bl	8002dbc <HAL_GetTick>
 8003f32:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f34:	e009      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f36:	f7fe ff41 	bl	8002dbc <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d902      	bls.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	74fb      	strb	r3, [r7, #19]
        break;
 8003f48:	e005      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f4a:	4b30      	ldr	r3, [pc, #192]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d0ef      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003f56:	7cfb      	ldrb	r3, [r7, #19]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d159      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f66:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d01e      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d019      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f78:	4b23      	ldr	r3, [pc, #140]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f84:	4b20      	ldr	r3, [pc, #128]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8a:	4a1f      	ldr	r2, [pc, #124]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f94:	4b1c      	ldr	r3, [pc, #112]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fa4:	4a18      	ldr	r2, [pc, #96]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d016      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb6:	f7fe ff01 	bl	8002dbc <HAL_GetTick>
 8003fba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fbc:	e00b      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fbe:	f7fe fefd 	bl	8002dbc <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d902      	bls.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	74fb      	strb	r3, [r7, #19]
            break;
 8003fd4:	e006      	b.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0ec      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003fe4:	7cfb      	ldrb	r3, [r7, #19]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10b      	bne.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fea:	4b07      	ldr	r3, [pc, #28]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff8:	4903      	ldr	r1, [pc, #12]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004000:	e008      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004002:	7cfb      	ldrb	r3, [r7, #19]
 8004004:	74bb      	strb	r3, [r7, #18]
 8004006:	e005      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004008:	40021000 	.word	0x40021000
 800400c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004010:	7cfb      	ldrb	r3, [r7, #19]
 8004012:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004014:	7c7b      	ldrb	r3, [r7, #17]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d105      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800401a:	4ba6      	ldr	r3, [pc, #664]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800401c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401e:	4aa5      	ldr	r2, [pc, #660]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004020:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004024:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00a      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004032:	4ba0      	ldr	r3, [pc, #640]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004038:	f023 0203 	bic.w	r2, r3, #3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	499c      	ldr	r1, [pc, #624]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004042:	4313      	orrs	r3, r2
 8004044:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00a      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004054:	4b97      	ldr	r3, [pc, #604]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405a:	f023 020c 	bic.w	r2, r3, #12
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	4994      	ldr	r1, [pc, #592]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004064:	4313      	orrs	r3, r2
 8004066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00a      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004076:	4b8f      	ldr	r3, [pc, #572]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	498b      	ldr	r1, [pc, #556]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004086:	4313      	orrs	r3, r2
 8004088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0308 	and.w	r3, r3, #8
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00a      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004098:	4b86      	ldr	r3, [pc, #536]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	4983      	ldr	r1, [pc, #524]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0320 	and.w	r3, r3, #32
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00a      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040ba:	4b7e      	ldr	r3, [pc, #504]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	497a      	ldr	r1, [pc, #488]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040dc:	4b75      	ldr	r3, [pc, #468]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040e2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	4972      	ldr	r1, [pc, #456]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00a      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040fe:	4b6d      	ldr	r3, [pc, #436]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004104:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	69db      	ldr	r3, [r3, #28]
 800410c:	4969      	ldr	r1, [pc, #420]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800410e:	4313      	orrs	r3, r2
 8004110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00a      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004120:	4b64      	ldr	r3, [pc, #400]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004126:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	4961      	ldr	r1, [pc, #388]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00a      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004142:	4b5c      	ldr	r3, [pc, #368]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004148:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004150:	4958      	ldr	r1, [pc, #352]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004152:	4313      	orrs	r3, r2
 8004154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004160:	2b00      	cmp	r3, #0
 8004162:	d015      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004164:	4b53      	ldr	r3, [pc, #332]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004172:	4950      	ldr	r1, [pc, #320]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004174:	4313      	orrs	r3, r2
 8004176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004182:	d105      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004184:	4b4b      	ldr	r3, [pc, #300]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	4a4a      	ldr	r2, [pc, #296]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800418a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800418e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004198:	2b00      	cmp	r3, #0
 800419a:	d015      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800419c:	4b45      	ldr	r3, [pc, #276]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800419e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041aa:	4942      	ldr	r1, [pc, #264]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041ba:	d105      	bne.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041bc:	4b3d      	ldr	r3, [pc, #244]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	4a3c      	ldr	r2, [pc, #240]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041c6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d015      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80041d4:	4b37      	ldr	r3, [pc, #220]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e2:	4934      	ldr	r1, [pc, #208]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041f2:	d105      	bne.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041f4:	4b2f      	ldr	r3, [pc, #188]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	4a2e      	ldr	r2, [pc, #184]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d015      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800420c:	4b29      	ldr	r3, [pc, #164]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800420e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004212:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800421a:	4926      	ldr	r1, [pc, #152]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800421c:	4313      	orrs	r3, r2
 800421e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004226:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800422a:	d105      	bne.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800422c:	4b21      	ldr	r3, [pc, #132]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	4a20      	ldr	r2, [pc, #128]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004232:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004236:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d015      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004244:	4b1b      	ldr	r3, [pc, #108]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800424a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004252:	4918      	ldr	r1, [pc, #96]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004254:	4313      	orrs	r3, r2
 8004256:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004262:	d105      	bne.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004264:	4b13      	ldr	r3, [pc, #76]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	4a12      	ldr	r2, [pc, #72]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800426a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800426e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d015      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800427c:	4b0d      	ldr	r3, [pc, #52]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800427e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004282:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428a:	490a      	ldr	r1, [pc, #40]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800428c:	4313      	orrs	r3, r2
 800428e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004296:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800429a:	d105      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800429c:	4b05      	ldr	r3, [pc, #20]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	4a04      	ldr	r2, [pc, #16]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80042a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3718      	adds	r7, #24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	40021000 	.word	0x40021000

080042b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e09d      	b.n	8004406 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d108      	bne.n	80042e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042da:	d009      	beq.n	80042f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	61da      	str	r2, [r3, #28]
 80042e2:	e005      	b.n	80042f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d106      	bne.n	8004310 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f7fe f9ea 	bl	80026e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2202      	movs	r2, #2
 8004314:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004326:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004330:	d902      	bls.n	8004338 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]
 8004336:	e002      	b.n	800433e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004338:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800433c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004346:	d007      	beq.n	8004358 <HAL_SPI_Init+0xa0>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004350:	d002      	beq.n	8004358 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004368:	431a      	orrs	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	431a      	orrs	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	431a      	orrs	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004390:	431a      	orrs	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439a:	ea42 0103 	orr.w	r1, r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	0c1b      	lsrs	r3, r3, #16
 80043b4:	f003 0204 	and.w	r2, r3, #4
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043bc:	f003 0310 	and.w	r3, r3, #16
 80043c0:	431a      	orrs	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043c6:	f003 0308 	and.w	r3, r3, #8
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80043d4:	ea42 0103 	orr.w	r1, r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	69da      	ldr	r2, [r3, #28]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b088      	sub	sp, #32
 8004412:	af00      	add	r7, sp, #0
 8004414:	60f8      	str	r0, [r7, #12]
 8004416:	60b9      	str	r1, [r7, #8]
 8004418:	603b      	str	r3, [r7, #0]
 800441a:	4613      	mov	r3, r2
 800441c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800441e:	f7fe fccd 	bl	8002dbc <HAL_GetTick>
 8004422:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004424:	88fb      	ldrh	r3, [r7, #6]
 8004426:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	d001      	beq.n	8004438 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004434:	2302      	movs	r3, #2
 8004436:	e15c      	b.n	80046f2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <HAL_SPI_Transmit+0x36>
 800443e:	88fb      	ldrh	r3, [r7, #6]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e154      	b.n	80046f2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800444e:	2b01      	cmp	r3, #1
 8004450:	d101      	bne.n	8004456 <HAL_SPI_Transmit+0x48>
 8004452:	2302      	movs	r3, #2
 8004454:	e14d      	b.n	80046f2 <HAL_SPI_Transmit+0x2e4>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2203      	movs	r2, #3
 8004462:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	68ba      	ldr	r2, [r7, #8]
 8004470:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	88fa      	ldrh	r2, [r7, #6]
 8004476:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	88fa      	ldrh	r2, [r7, #6]
 800447c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a8:	d10f      	bne.n	80044ca <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044d4:	2b40      	cmp	r3, #64	@ 0x40
 80044d6:	d007      	beq.n	80044e8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044f0:	d952      	bls.n	8004598 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d002      	beq.n	8004500 <HAL_SPI_Transmit+0xf2>
 80044fa:	8b7b      	ldrh	r3, [r7, #26]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d145      	bne.n	800458c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004504:	881a      	ldrh	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004510:	1c9a      	adds	r2, r3, #2
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004524:	e032      	b.n	800458c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b02      	cmp	r3, #2
 8004532:	d112      	bne.n	800455a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004538:	881a      	ldrh	r2, [r3, #0]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004544:	1c9a      	adds	r2, r3, #2
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800454e:	b29b      	uxth	r3, r3
 8004550:	3b01      	subs	r3, #1
 8004552:	b29a      	uxth	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004558:	e018      	b.n	800458c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800455a:	f7fe fc2f 	bl	8002dbc <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	429a      	cmp	r2, r3
 8004568:	d803      	bhi.n	8004572 <HAL_SPI_Transmit+0x164>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004570:	d102      	bne.n	8004578 <HAL_SPI_Transmit+0x16a>
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d109      	bne.n	800458c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e0b2      	b.n	80046f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1c7      	bne.n	8004526 <HAL_SPI_Transmit+0x118>
 8004596:	e083      	b.n	80046a0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d002      	beq.n	80045a6 <HAL_SPI_Transmit+0x198>
 80045a0:	8b7b      	ldrh	r3, [r7, #26]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d177      	bne.n	8004696 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d912      	bls.n	80045d6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b4:	881a      	ldrh	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c0:	1c9a      	adds	r2, r3, #2
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	3b02      	subs	r3, #2
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045d4:	e05f      	b.n	8004696 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	330c      	adds	r3, #12
 80045e0:	7812      	ldrb	r2, [r2, #0]
 80045e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	3b01      	subs	r3, #1
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80045fc:	e04b      	b.n	8004696 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b02      	cmp	r3, #2
 800460a:	d12b      	bne.n	8004664 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004610:	b29b      	uxth	r3, r3
 8004612:	2b01      	cmp	r3, #1
 8004614:	d912      	bls.n	800463c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461a:	881a      	ldrh	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004626:	1c9a      	adds	r2, r3, #2
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004630:	b29b      	uxth	r3, r3
 8004632:	3b02      	subs	r3, #2
 8004634:	b29a      	uxth	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800463a:	e02c      	b.n	8004696 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	330c      	adds	r3, #12
 8004646:	7812      	ldrb	r2, [r2, #0]
 8004648:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464e:	1c5a      	adds	r2, r3, #1
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004658:	b29b      	uxth	r3, r3
 800465a:	3b01      	subs	r3, #1
 800465c:	b29a      	uxth	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004662:	e018      	b.n	8004696 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004664:	f7fe fbaa 	bl	8002dbc <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d803      	bhi.n	800467c <HAL_SPI_Transmit+0x26e>
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800467a:	d102      	bne.n	8004682 <HAL_SPI_Transmit+0x274>
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d109      	bne.n	8004696 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e02d      	b.n	80046f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1ae      	bne.n	80045fe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046a0:	69fa      	ldr	r2, [r7, #28]
 80046a2:	6839      	ldr	r1, [r7, #0]
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 fcf5 	bl	8005094 <SPI_EndRxTxTransaction>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d002      	beq.n	80046b6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2220      	movs	r2, #32
 80046b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d10a      	bne.n	80046d4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046be:	2300      	movs	r3, #0
 80046c0:	617b      	str	r3, [r7, #20]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	617b      	str	r3, [r7, #20]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d001      	beq.n	80046f0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e000      	b.n	80046f2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80046f0:	2300      	movs	r3, #0
  }
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3720      	adds	r7, #32
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b088      	sub	sp, #32
 80046fe:	af02      	add	r7, sp, #8
 8004700:	60f8      	str	r0, [r7, #12]
 8004702:	60b9      	str	r1, [r7, #8]
 8004704:	603b      	str	r3, [r7, #0]
 8004706:	4613      	mov	r3, r2
 8004708:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b01      	cmp	r3, #1
 8004714:	d001      	beq.n	800471a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004716:	2302      	movs	r3, #2
 8004718:	e123      	b.n	8004962 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <HAL_SPI_Receive+0x2c>
 8004720:	88fb      	ldrh	r3, [r7, #6]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e11b      	b.n	8004962 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004732:	d112      	bne.n	800475a <HAL_SPI_Receive+0x60>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10e      	bne.n	800475a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2204      	movs	r2, #4
 8004740:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004744:	88fa      	ldrh	r2, [r7, #6]
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	4613      	mov	r3, r2
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	68b9      	ldr	r1, [r7, #8]
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f000 f90a 	bl	800496a <HAL_SPI_TransmitReceive>
 8004756:	4603      	mov	r3, r0
 8004758:	e103      	b.n	8004962 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800475a:	f7fe fb2f 	bl	8002dbc <HAL_GetTick>
 800475e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004766:	2b01      	cmp	r3, #1
 8004768:	d101      	bne.n	800476e <HAL_SPI_Receive+0x74>
 800476a:	2302      	movs	r3, #2
 800476c:	e0f9      	b.n	8004962 <HAL_SPI_Receive+0x268>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2204      	movs	r2, #4
 800477a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	88fa      	ldrh	r2, [r7, #6]
 800478e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	88fa      	ldrh	r2, [r7, #6]
 8004796:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047c0:	d908      	bls.n	80047d4 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80047d0:	605a      	str	r2, [r3, #4]
 80047d2:	e007      	b.n	80047e4 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80047e2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ec:	d10f      	bne.n	800480e <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800480c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004818:	2b40      	cmp	r3, #64	@ 0x40
 800481a:	d007      	beq.n	800482c <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800482a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004834:	d875      	bhi.n	8004922 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004836:	e037      	b.n	80048a8 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b01      	cmp	r3, #1
 8004844:	d117      	bne.n	8004876 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f103 020c 	add.w	r2, r3, #12
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	7812      	ldrb	r2, [r2, #0]
 8004854:	b2d2      	uxtb	r2, r2
 8004856:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485c:	1c5a      	adds	r2, r3, #1
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004874:	e018      	b.n	80048a8 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004876:	f7fe faa1 	bl	8002dbc <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	429a      	cmp	r2, r3
 8004884:	d803      	bhi.n	800488e <HAL_SPI_Receive+0x194>
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800488c:	d102      	bne.n	8004894 <HAL_SPI_Receive+0x19a>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d109      	bne.n	80048a8 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e05c      	b.n	8004962 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1c1      	bne.n	8004838 <HAL_SPI_Receive+0x13e>
 80048b4:	e03b      	b.n	800492e <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d115      	bne.n	80048f0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68da      	ldr	r2, [r3, #12]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	b292      	uxth	r2, r2
 80048d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d6:	1c9a      	adds	r2, r3, #2
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	3b01      	subs	r3, #1
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80048ee:	e018      	b.n	8004922 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048f0:	f7fe fa64 	bl	8002dbc <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d803      	bhi.n	8004908 <HAL_SPI_Receive+0x20e>
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004906:	d102      	bne.n	800490e <HAL_SPI_Receive+0x214>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d109      	bne.n	8004922 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e01f      	b.n	8004962 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004928:	b29b      	uxth	r3, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1c3      	bne.n	80048b6 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800492e:	697a      	ldr	r2, [r7, #20]
 8004930:	6839      	ldr	r1, [r7, #0]
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f000 fb56 	bl	8004fe4 <SPI_EndRxTransaction>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2220      	movs	r2, #32
 8004942:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e000      	b.n	8004962 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004960:	2300      	movs	r3, #0
  }
}
 8004962:	4618      	mov	r0, r3
 8004964:	3718      	adds	r7, #24
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b08a      	sub	sp, #40	@ 0x28
 800496e:	af00      	add	r7, sp, #0
 8004970:	60f8      	str	r0, [r7, #12]
 8004972:	60b9      	str	r1, [r7, #8]
 8004974:	607a      	str	r2, [r7, #4]
 8004976:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004978:	2301      	movs	r3, #1
 800497a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800497c:	f7fe fa1e 	bl	8002dbc <HAL_GetTick>
 8004980:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004988:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004990:	887b      	ldrh	r3, [r7, #2]
 8004992:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004994:	887b      	ldrh	r3, [r7, #2]
 8004996:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004998:	7ffb      	ldrb	r3, [r7, #31]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d00c      	beq.n	80049b8 <HAL_SPI_TransmitReceive+0x4e>
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049a4:	d106      	bne.n	80049b4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d102      	bne.n	80049b4 <HAL_SPI_TransmitReceive+0x4a>
 80049ae:	7ffb      	ldrb	r3, [r7, #31]
 80049b0:	2b04      	cmp	r3, #4
 80049b2:	d001      	beq.n	80049b8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80049b4:	2302      	movs	r3, #2
 80049b6:	e1f3      	b.n	8004da0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d005      	beq.n	80049ca <HAL_SPI_TransmitReceive+0x60>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d002      	beq.n	80049ca <HAL_SPI_TransmitReceive+0x60>
 80049c4:	887b      	ldrh	r3, [r7, #2]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e1e8      	b.n	8004da0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d101      	bne.n	80049dc <HAL_SPI_TransmitReceive+0x72>
 80049d8:	2302      	movs	r3, #2
 80049da:	e1e1      	b.n	8004da0 <HAL_SPI_TransmitReceive+0x436>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d003      	beq.n	80049f8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2205      	movs	r2, #5
 80049f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	887a      	ldrh	r2, [r7, #2]
 8004a08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	887a      	ldrh	r2, [r7, #2]
 8004a10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	887a      	ldrh	r2, [r7, #2]
 8004a1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	887a      	ldrh	r2, [r7, #2]
 8004a24:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a3a:	d802      	bhi.n	8004a42 <HAL_SPI_TransmitReceive+0xd8>
 8004a3c:	8abb      	ldrh	r3, [r7, #20]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d908      	bls.n	8004a54 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	685a      	ldr	r2, [r3, #4]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a50:	605a      	str	r2, [r3, #4]
 8004a52:	e007      	b.n	8004a64 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a62:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a6e:	2b40      	cmp	r3, #64	@ 0x40
 8004a70:	d007      	beq.n	8004a82 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a8a:	f240 8083 	bls.w	8004b94 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d002      	beq.n	8004a9c <HAL_SPI_TransmitReceive+0x132>
 8004a96:	8afb      	ldrh	r3, [r7, #22]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d16f      	bne.n	8004b7c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa0:	881a      	ldrh	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aac:	1c9a      	adds	r2, r3, #2
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ac0:	e05c      	b.n	8004b7c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f003 0302 	and.w	r3, r3, #2
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d11b      	bne.n	8004b08 <HAL_SPI_TransmitReceive+0x19e>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d016      	beq.n	8004b08 <HAL_SPI_TransmitReceive+0x19e>
 8004ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d113      	bne.n	8004b08 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae4:	881a      	ldrh	r2, [r3, #0]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af0:	1c9a      	adds	r2, r3, #2
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d11c      	bne.n	8004b50 <HAL_SPI_TransmitReceive+0x1e6>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d016      	beq.n	8004b50 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	b292      	uxth	r2, r2
 8004b2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b34:	1c9a      	adds	r2, r3, #2
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	3b01      	subs	r3, #1
 8004b44:	b29a      	uxth	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004b50:	f7fe f934 	bl	8002dbc <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	6a3b      	ldr	r3, [r7, #32]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d80d      	bhi.n	8004b7c <HAL_SPI_TransmitReceive+0x212>
 8004b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b66:	d009      	beq.n	8004b7c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004b78:	2303      	movs	r3, #3
 8004b7a:	e111      	b.n	8004da0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d19d      	bne.n	8004ac2 <HAL_SPI_TransmitReceive+0x158>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d197      	bne.n	8004ac2 <HAL_SPI_TransmitReceive+0x158>
 8004b92:	e0e5      	b.n	8004d60 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d003      	beq.n	8004ba4 <HAL_SPI_TransmitReceive+0x23a>
 8004b9c:	8afb      	ldrh	r3, [r7, #22]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	f040 80d1 	bne.w	8004d46 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d912      	bls.n	8004bd4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb2:	881a      	ldrh	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bbe:	1c9a      	adds	r2, r3, #2
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	3b02      	subs	r3, #2
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bd2:	e0b8      	b.n	8004d46 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	330c      	adds	r3, #12
 8004bde:	7812      	ldrb	r2, [r2, #0]
 8004be0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be6:	1c5a      	adds	r2, r3, #1
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	b29a      	uxth	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bfa:	e0a4      	b.n	8004d46 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d134      	bne.n	8004c74 <HAL_SPI_TransmitReceive+0x30a>
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d02f      	beq.n	8004c74 <HAL_SPI_TransmitReceive+0x30a>
 8004c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d12c      	bne.n	8004c74 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d912      	bls.n	8004c4a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c28:	881a      	ldrh	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c34:	1c9a      	adds	r2, r3, #2
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	3b02      	subs	r3, #2
 8004c42:	b29a      	uxth	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c48:	e012      	b.n	8004c70 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	330c      	adds	r3, #12
 8004c54:	7812      	ldrb	r2, [r2, #0]
 8004c56:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5c:	1c5a      	adds	r2, r3, #1
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d148      	bne.n	8004d14 <HAL_SPI_TransmitReceive+0x3aa>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d042      	beq.n	8004d14 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d923      	bls.n	8004ce2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68da      	ldr	r2, [r3, #12]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca4:	b292      	uxth	r2, r2
 8004ca6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cac:	1c9a      	adds	r2, r3, #2
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	3b02      	subs	r3, #2
 8004cbc:	b29a      	uxth	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d81f      	bhi.n	8004d10 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004cde:	605a      	str	r2, [r3, #4]
 8004ce0:	e016      	b.n	8004d10 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f103 020c 	add.w	r2, r3, #12
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cee:	7812      	ldrb	r2, [r2, #0]
 8004cf0:	b2d2      	uxtb	r2, r2
 8004cf2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf8:	1c5a      	adds	r2, r3, #1
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d10:	2301      	movs	r3, #1
 8004d12:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d14:	f7fe f852 	bl	8002dbc <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	6a3b      	ldr	r3, [r7, #32]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d803      	bhi.n	8004d2c <HAL_SPI_TransmitReceive+0x3c2>
 8004d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d2a:	d102      	bne.n	8004d32 <HAL_SPI_TransmitReceive+0x3c8>
 8004d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d109      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e02c      	b.n	8004da0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f47f af55 	bne.w	8004bfc <HAL_SPI_TransmitReceive+0x292>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f47f af4e 	bne.w	8004bfc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d60:	6a3a      	ldr	r2, [r7, #32]
 8004d62:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 f995 	bl	8005094 <SPI_EndRxTxTransaction>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d008      	beq.n	8004d82 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2220      	movs	r2, #32
 8004d74:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e00e      	b.n	8004da0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
  }
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3728      	adds	r7, #40	@ 0x28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b088      	sub	sp, #32
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	603b      	str	r3, [r7, #0]
 8004db4:	4613      	mov	r3, r2
 8004db6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004db8:	f7fe f800 	bl	8002dbc <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc0:	1a9b      	subs	r3, r3, r2
 8004dc2:	683a      	ldr	r2, [r7, #0]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004dc8:	f7fd fff8 	bl	8002dbc <HAL_GetTick>
 8004dcc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004dce:	4b39      	ldr	r3, [pc, #228]	@ (8004eb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	015b      	lsls	r3, r3, #5
 8004dd4:	0d1b      	lsrs	r3, r3, #20
 8004dd6:	69fa      	ldr	r2, [r7, #28]
 8004dd8:	fb02 f303 	mul.w	r3, r2, r3
 8004ddc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dde:	e054      	b.n	8004e8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004de6:	d050      	beq.n	8004e8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004de8:	f7fd ffe8 	bl	8002dbc <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	69fa      	ldr	r2, [r7, #28]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d902      	bls.n	8004dfe <SPI_WaitFlagStateUntilTimeout+0x56>
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d13d      	bne.n	8004e7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e16:	d111      	bne.n	8004e3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e20:	d004      	beq.n	8004e2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e2a:	d107      	bne.n	8004e3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e44:	d10f      	bne.n	8004e66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e017      	b.n	8004eaa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	689a      	ldr	r2, [r3, #8]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	4013      	ands	r3, r2
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	bf0c      	ite	eq
 8004e9a:	2301      	moveq	r3, #1
 8004e9c:	2300      	movne	r3, #0
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	79fb      	ldrb	r3, [r7, #7]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d19b      	bne.n	8004de0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3720      	adds	r7, #32
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	20000018 	.word	0x20000018

08004eb8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b08a      	sub	sp, #40	@ 0x28
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
 8004ec4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004eca:	f7fd ff77 	bl	8002dbc <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed2:	1a9b      	subs	r3, r3, r2
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004eda:	f7fd ff6f 	bl	8002dbc <HAL_GetTick>
 8004ede:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	330c      	adds	r3, #12
 8004ee6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004ee8:	4b3d      	ldr	r3, [pc, #244]	@ (8004fe0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	4613      	mov	r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	4413      	add	r3, r2
 8004ef2:	00da      	lsls	r2, r3, #3
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	0d1b      	lsrs	r3, r3, #20
 8004ef8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004efa:	fb02 f303 	mul.w	r3, r2, r3
 8004efe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004f00:	e060      	b.n	8004fc4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004f08:	d107      	bne.n	8004f1a <SPI_WaitFifoStateUntilTimeout+0x62>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d104      	bne.n	8004f1a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004f18:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f20:	d050      	beq.n	8004fc4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f22:	f7fd ff4b 	bl	8002dbc <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	6a3b      	ldr	r3, [r7, #32]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d902      	bls.n	8004f38 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d13d      	bne.n	8004fb4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f46:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f50:	d111      	bne.n	8004f76 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f5a:	d004      	beq.n	8004f66 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f64:	d107      	bne.n	8004f76 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f74:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f7e:	d10f      	bne.n	8004fa0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f8e:	601a      	str	r2, [r3, #0]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f9e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e010      	b.n	8004fd6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	689a      	ldr	r2, [r3, #8]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4013      	ands	r3, r2
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d196      	bne.n	8004f02 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3728      	adds	r7, #40	@ 0x28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000018 	.word	0x20000018

08004fe4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ff8:	d111      	bne.n	800501e <SPI_EndRxTransaction+0x3a>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005002:	d004      	beq.n	800500e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800500c:	d107      	bne.n	800501e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800501c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	9300      	str	r3, [sp, #0]
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	2200      	movs	r2, #0
 8005026:	2180      	movs	r1, #128	@ 0x80
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f7ff febd 	bl	8004da8 <SPI_WaitFlagStateUntilTimeout>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005038:	f043 0220 	orr.w	r2, r3, #32
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e023      	b.n	800508c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800504c:	d11d      	bne.n	800508a <SPI_EndRxTransaction+0xa6>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005056:	d004      	beq.n	8005062 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005060:	d113      	bne.n	800508a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2200      	movs	r2, #0
 800506a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800506e:	68f8      	ldr	r0, [r7, #12]
 8005070:	f7ff ff22 	bl	8004eb8 <SPI_WaitFifoStateUntilTimeout>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d007      	beq.n	800508a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507e:	f043 0220 	orr.w	r2, r3, #32
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e000      	b.n	800508c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af02      	add	r7, sp, #8
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f7ff ff03 	bl	8004eb8 <SPI_WaitFifoStateUntilTimeout>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d007      	beq.n	80050c8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050bc:	f043 0220 	orr.w	r2, r3, #32
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e027      	b.n	8005118 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	9300      	str	r3, [sp, #0]
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	2200      	movs	r2, #0
 80050d0:	2180      	movs	r1, #128	@ 0x80
 80050d2:	68f8      	ldr	r0, [r7, #12]
 80050d4:	f7ff fe68 	bl	8004da8 <SPI_WaitFlagStateUntilTimeout>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d007      	beq.n	80050ee <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050e2:	f043 0220 	orr.w	r2, r3, #32
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e014      	b.n	8005118 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f7ff fedc 	bl	8004eb8 <SPI_WaitFifoStateUntilTimeout>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d007      	beq.n	8005116 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800510a:	f043 0220 	orr.w	r2, r3, #32
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e000      	b.n	8005118 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e049      	b.n	80051c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005138:	b2db      	uxtb	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d106      	bne.n	800514c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7fd fb2c 	bl	80027a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2202      	movs	r2, #2
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	3304      	adds	r3, #4
 800515c:	4619      	mov	r1, r3
 800515e:	4610      	mov	r0, r2
 8005160:	f000 fcd8 	bl	8005b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b082      	sub	sp, #8
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d101      	bne.n	80051e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e049      	b.n	8005274 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d106      	bne.n	80051fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f841 	bl	800527c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2202      	movs	r2, #2
 80051fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	3304      	adds	r3, #4
 800520a:	4619      	mov	r1, r3
 800520c:	4610      	mov	r0, r2
 800520e:	f000 fc81 	bl	8005b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3708      	adds	r7, #8
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d109      	bne.n	80052b4 <HAL_TIM_PWM_Start+0x24>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	bf14      	ite	ne
 80052ac:	2301      	movne	r3, #1
 80052ae:	2300      	moveq	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	e03c      	b.n	800532e <HAL_TIM_PWM_Start+0x9e>
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d109      	bne.n	80052ce <HAL_TIM_PWM_Start+0x3e>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	bf14      	ite	ne
 80052c6:	2301      	movne	r3, #1
 80052c8:	2300      	moveq	r3, #0
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	e02f      	b.n	800532e <HAL_TIM_PWM_Start+0x9e>
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b08      	cmp	r3, #8
 80052d2:	d109      	bne.n	80052e8 <HAL_TIM_PWM_Start+0x58>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b01      	cmp	r3, #1
 80052de:	bf14      	ite	ne
 80052e0:	2301      	movne	r3, #1
 80052e2:	2300      	moveq	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	e022      	b.n	800532e <HAL_TIM_PWM_Start+0x9e>
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	2b0c      	cmp	r3, #12
 80052ec:	d109      	bne.n	8005302 <HAL_TIM_PWM_Start+0x72>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	bf14      	ite	ne
 80052fa:	2301      	movne	r3, #1
 80052fc:	2300      	moveq	r3, #0
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	e015      	b.n	800532e <HAL_TIM_PWM_Start+0x9e>
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b10      	cmp	r3, #16
 8005306:	d109      	bne.n	800531c <HAL_TIM_PWM_Start+0x8c>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b01      	cmp	r3, #1
 8005312:	bf14      	ite	ne
 8005314:	2301      	movne	r3, #1
 8005316:	2300      	moveq	r3, #0
 8005318:	b2db      	uxtb	r3, r3
 800531a:	e008      	b.n	800532e <HAL_TIM_PWM_Start+0x9e>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b01      	cmp	r3, #1
 8005326:	bf14      	ite	ne
 8005328:	2301      	movne	r3, #1
 800532a:	2300      	moveq	r3, #0
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e097      	b.n	8005466 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d104      	bne.n	8005346 <HAL_TIM_PWM_Start+0xb6>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2202      	movs	r2, #2
 8005340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005344:	e023      	b.n	800538e <HAL_TIM_PWM_Start+0xfe>
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	2b04      	cmp	r3, #4
 800534a:	d104      	bne.n	8005356 <HAL_TIM_PWM_Start+0xc6>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2202      	movs	r2, #2
 8005350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005354:	e01b      	b.n	800538e <HAL_TIM_PWM_Start+0xfe>
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	2b08      	cmp	r3, #8
 800535a:	d104      	bne.n	8005366 <HAL_TIM_PWM_Start+0xd6>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2202      	movs	r2, #2
 8005360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005364:	e013      	b.n	800538e <HAL_TIM_PWM_Start+0xfe>
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b0c      	cmp	r3, #12
 800536a:	d104      	bne.n	8005376 <HAL_TIM_PWM_Start+0xe6>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005374:	e00b      	b.n	800538e <HAL_TIM_PWM_Start+0xfe>
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	2b10      	cmp	r3, #16
 800537a:	d104      	bne.n	8005386 <HAL_TIM_PWM_Start+0xf6>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2202      	movs	r2, #2
 8005380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005384:	e003      	b.n	800538e <HAL_TIM_PWM_Start+0xfe>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2202      	movs	r2, #2
 800538a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2201      	movs	r2, #1
 8005394:	6839      	ldr	r1, [r7, #0]
 8005396:	4618      	mov	r0, r3
 8005398:	f000 ffea 	bl	8006370 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a33      	ldr	r2, [pc, #204]	@ (8005470 <HAL_TIM_PWM_Start+0x1e0>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d013      	beq.n	80053ce <HAL_TIM_PWM_Start+0x13e>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a32      	ldr	r2, [pc, #200]	@ (8005474 <HAL_TIM_PWM_Start+0x1e4>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d00e      	beq.n	80053ce <HAL_TIM_PWM_Start+0x13e>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a30      	ldr	r2, [pc, #192]	@ (8005478 <HAL_TIM_PWM_Start+0x1e8>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d009      	beq.n	80053ce <HAL_TIM_PWM_Start+0x13e>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a2f      	ldr	r2, [pc, #188]	@ (800547c <HAL_TIM_PWM_Start+0x1ec>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d004      	beq.n	80053ce <HAL_TIM_PWM_Start+0x13e>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a2d      	ldr	r2, [pc, #180]	@ (8005480 <HAL_TIM_PWM_Start+0x1f0>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d101      	bne.n	80053d2 <HAL_TIM_PWM_Start+0x142>
 80053ce:	2301      	movs	r3, #1
 80053d0:	e000      	b.n	80053d4 <HAL_TIM_PWM_Start+0x144>
 80053d2:	2300      	movs	r3, #0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d007      	beq.n	80053e8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a20      	ldr	r2, [pc, #128]	@ (8005470 <HAL_TIM_PWM_Start+0x1e0>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d018      	beq.n	8005424 <HAL_TIM_PWM_Start+0x194>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053fa:	d013      	beq.n	8005424 <HAL_TIM_PWM_Start+0x194>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a20      	ldr	r2, [pc, #128]	@ (8005484 <HAL_TIM_PWM_Start+0x1f4>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d00e      	beq.n	8005424 <HAL_TIM_PWM_Start+0x194>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a1f      	ldr	r2, [pc, #124]	@ (8005488 <HAL_TIM_PWM_Start+0x1f8>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d009      	beq.n	8005424 <HAL_TIM_PWM_Start+0x194>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a17      	ldr	r2, [pc, #92]	@ (8005474 <HAL_TIM_PWM_Start+0x1e4>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d004      	beq.n	8005424 <HAL_TIM_PWM_Start+0x194>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a16      	ldr	r2, [pc, #88]	@ (8005478 <HAL_TIM_PWM_Start+0x1e8>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d115      	bne.n	8005450 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689a      	ldr	r2, [r3, #8]
 800542a:	4b18      	ldr	r3, [pc, #96]	@ (800548c <HAL_TIM_PWM_Start+0x1fc>)
 800542c:	4013      	ands	r3, r2
 800542e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2b06      	cmp	r3, #6
 8005434:	d015      	beq.n	8005462 <HAL_TIM_PWM_Start+0x1d2>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800543c:	d011      	beq.n	8005462 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f042 0201 	orr.w	r2, r2, #1
 800544c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800544e:	e008      	b.n	8005462 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f042 0201 	orr.w	r2, r2, #1
 800545e:	601a      	str	r2, [r3, #0]
 8005460:	e000      	b.n	8005464 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005462:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	40012c00 	.word	0x40012c00
 8005474:	40013400 	.word	0x40013400
 8005478:	40014000 	.word	0x40014000
 800547c:	40014400 	.word	0x40014400
 8005480:	40014800 	.word	0x40014800
 8005484:	40000400 	.word	0x40000400
 8005488:	40000800 	.word	0x40000800
 800548c:	00010007 	.word	0x00010007

08005490 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e097      	b.n	80055d4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d106      	bne.n	80054be <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f7fd f9a5 	bl	8002808 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2202      	movs	r2, #2
 80054c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	6812      	ldr	r2, [r2, #0]
 80054d0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80054d4:	f023 0307 	bic.w	r3, r3, #7
 80054d8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	3304      	adds	r3, #4
 80054e2:	4619      	mov	r1, r3
 80054e4:	4610      	mov	r0, r2
 80054e6:	f000 fb15 	bl	8005b14 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	4313      	orrs	r3, r2
 800550a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005512:	f023 0303 	bic.w	r3, r3, #3
 8005516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	689a      	ldr	r2, [r3, #8]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	021b      	lsls	r3, r3, #8
 8005522:	4313      	orrs	r3, r2
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	4313      	orrs	r3, r2
 8005528:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005530:	f023 030c 	bic.w	r3, r3, #12
 8005534:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800553c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005540:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	021b      	lsls	r3, r3, #8
 800554c:	4313      	orrs	r3, r2
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	4313      	orrs	r3, r2
 8005552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	011a      	lsls	r2, r3, #4
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	031b      	lsls	r3, r3, #12
 8005560:	4313      	orrs	r3, r2
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	4313      	orrs	r3, r2
 8005566:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800556e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005576:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	011b      	lsls	r3, r3, #4
 8005582:	4313      	orrs	r3, r2
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055ec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80055f4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055fc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005604:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d110      	bne.n	800562e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800560c:	7bfb      	ldrb	r3, [r7, #15]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d102      	bne.n	8005618 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005612:	7b7b      	ldrb	r3, [r7, #13]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d001      	beq.n	800561c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e069      	b.n	80056f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800562c:	e031      	b.n	8005692 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2b04      	cmp	r3, #4
 8005632:	d110      	bne.n	8005656 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005634:	7bbb      	ldrb	r3, [r7, #14]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d102      	bne.n	8005640 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800563a:	7b3b      	ldrb	r3, [r7, #12]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d001      	beq.n	8005644 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e055      	b.n	80056f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2202      	movs	r2, #2
 8005648:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2202      	movs	r2, #2
 8005650:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005654:	e01d      	b.n	8005692 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005656:	7bfb      	ldrb	r3, [r7, #15]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d108      	bne.n	800566e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800565c:	7bbb      	ldrb	r3, [r7, #14]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d105      	bne.n	800566e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005662:	7b7b      	ldrb	r3, [r7, #13]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d102      	bne.n	800566e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005668:	7b3b      	ldrb	r3, [r7, #12]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d001      	beq.n	8005672 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e03e      	b.n	80056f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2202      	movs	r2, #2
 8005676:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2202      	movs	r2, #2
 800567e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2202      	movs	r2, #2
 8005686:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2202      	movs	r2, #2
 800568e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <HAL_TIM_Encoder_Start+0xc4>
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	2b04      	cmp	r3, #4
 800569c:	d008      	beq.n	80056b0 <HAL_TIM_Encoder_Start+0xd4>
 800569e:	e00f      	b.n	80056c0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2201      	movs	r2, #1
 80056a6:	2100      	movs	r1, #0
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 fe61 	bl	8006370 <TIM_CCxChannelCmd>
      break;
 80056ae:	e016      	b.n	80056de <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2201      	movs	r2, #1
 80056b6:	2104      	movs	r1, #4
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 fe59 	bl	8006370 <TIM_CCxChannelCmd>
      break;
 80056be:	e00e      	b.n	80056de <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2201      	movs	r2, #1
 80056c6:	2100      	movs	r1, #0
 80056c8:	4618      	mov	r0, r3
 80056ca:	f000 fe51 	bl	8006370 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2201      	movs	r2, #1
 80056d4:	2104      	movs	r1, #4
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 fe4a 	bl	8006370 <TIM_CCxChannelCmd>
      break;
 80056dc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f042 0201 	orr.w	r2, r2, #1
 80056ec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b086      	sub	sp, #24
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005704:	2300      	movs	r3, #0
 8005706:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800570e:	2b01      	cmp	r3, #1
 8005710:	d101      	bne.n	8005716 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005712:	2302      	movs	r3, #2
 8005714:	e0ff      	b.n	8005916 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2b14      	cmp	r3, #20
 8005722:	f200 80f0 	bhi.w	8005906 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005726:	a201      	add	r2, pc, #4	@ (adr r2, 800572c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800572c:	08005781 	.word	0x08005781
 8005730:	08005907 	.word	0x08005907
 8005734:	08005907 	.word	0x08005907
 8005738:	08005907 	.word	0x08005907
 800573c:	080057c1 	.word	0x080057c1
 8005740:	08005907 	.word	0x08005907
 8005744:	08005907 	.word	0x08005907
 8005748:	08005907 	.word	0x08005907
 800574c:	08005803 	.word	0x08005803
 8005750:	08005907 	.word	0x08005907
 8005754:	08005907 	.word	0x08005907
 8005758:	08005907 	.word	0x08005907
 800575c:	08005843 	.word	0x08005843
 8005760:	08005907 	.word	0x08005907
 8005764:	08005907 	.word	0x08005907
 8005768:	08005907 	.word	0x08005907
 800576c:	08005885 	.word	0x08005885
 8005770:	08005907 	.word	0x08005907
 8005774:	08005907 	.word	0x08005907
 8005778:	08005907 	.word	0x08005907
 800577c:	080058c5 	.word	0x080058c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68b9      	ldr	r1, [r7, #8]
 8005786:	4618      	mov	r0, r3
 8005788:	f000 fa60 	bl	8005c4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	699a      	ldr	r2, [r3, #24]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f042 0208 	orr.w	r2, r2, #8
 800579a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	699a      	ldr	r2, [r3, #24]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f022 0204 	bic.w	r2, r2, #4
 80057aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6999      	ldr	r1, [r3, #24]
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	691a      	ldr	r2, [r3, #16]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	430a      	orrs	r2, r1
 80057bc:	619a      	str	r2, [r3, #24]
      break;
 80057be:	e0a5      	b.n	800590c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68b9      	ldr	r1, [r7, #8]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 fad0 	bl	8005d6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699a      	ldr	r2, [r3, #24]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	699a      	ldr	r2, [r3, #24]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6999      	ldr	r1, [r3, #24]
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	021a      	lsls	r2, r3, #8
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	430a      	orrs	r2, r1
 80057fe:	619a      	str	r2, [r3, #24]
      break;
 8005800:	e084      	b.n	800590c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68b9      	ldr	r1, [r7, #8]
 8005808:	4618      	mov	r0, r3
 800580a:	f000 fb39 	bl	8005e80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	69da      	ldr	r2, [r3, #28]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f042 0208 	orr.w	r2, r2, #8
 800581c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	69da      	ldr	r2, [r3, #28]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0204 	bic.w	r2, r2, #4
 800582c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	69d9      	ldr	r1, [r3, #28]
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	691a      	ldr	r2, [r3, #16]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	430a      	orrs	r2, r1
 800583e:	61da      	str	r2, [r3, #28]
      break;
 8005840:	e064      	b.n	800590c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68b9      	ldr	r1, [r7, #8]
 8005848:	4618      	mov	r0, r3
 800584a:	f000 fba1 	bl	8005f90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	69da      	ldr	r2, [r3, #28]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800585c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69da      	ldr	r2, [r3, #28]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800586c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	69d9      	ldr	r1, [r3, #28]
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	021a      	lsls	r2, r3, #8
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	61da      	str	r2, [r3, #28]
      break;
 8005882:	e043      	b.n	800590c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68b9      	ldr	r1, [r7, #8]
 800588a:	4618      	mov	r0, r3
 800588c:	f000 fc0a 	bl	80060a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f042 0208 	orr.w	r2, r2, #8
 800589e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 0204 	bic.w	r2, r2, #4
 80058ae:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	691a      	ldr	r2, [r3, #16]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80058c2:	e023      	b.n	800590c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68b9      	ldr	r1, [r7, #8]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f000 fc4e 	bl	800616c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058de:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058ee:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	021a      	lsls	r2, r3, #8
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	430a      	orrs	r2, r1
 8005902:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005904:	e002      	b.n	800590c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	75fb      	strb	r3, [r7, #23]
      break;
 800590a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005914:	7dfb      	ldrb	r3, [r7, #23]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop

08005920 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800592a:	2300      	movs	r3, #0
 800592c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005934:	2b01      	cmp	r3, #1
 8005936:	d101      	bne.n	800593c <HAL_TIM_ConfigClockSource+0x1c>
 8005938:	2302      	movs	r3, #2
 800593a:	e0de      	b.n	8005afa <HAL_TIM_ConfigClockSource+0x1da>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2202      	movs	r2, #2
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800595a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800595e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005966:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a63      	ldr	r2, [pc, #396]	@ (8005b04 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005976:	4293      	cmp	r3, r2
 8005978:	f000 80a9 	beq.w	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 800597c:	4a61      	ldr	r2, [pc, #388]	@ (8005b04 <HAL_TIM_ConfigClockSource+0x1e4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	f200 80ae 	bhi.w	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 8005984:	4a60      	ldr	r2, [pc, #384]	@ (8005b08 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005986:	4293      	cmp	r3, r2
 8005988:	f000 80a1 	beq.w	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 800598c:	4a5e      	ldr	r2, [pc, #376]	@ (8005b08 <HAL_TIM_ConfigClockSource+0x1e8>)
 800598e:	4293      	cmp	r3, r2
 8005990:	f200 80a6 	bhi.w	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 8005994:	4a5d      	ldr	r2, [pc, #372]	@ (8005b0c <HAL_TIM_ConfigClockSource+0x1ec>)
 8005996:	4293      	cmp	r3, r2
 8005998:	f000 8099 	beq.w	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 800599c:	4a5b      	ldr	r2, [pc, #364]	@ (8005b0c <HAL_TIM_ConfigClockSource+0x1ec>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	f200 809e 	bhi.w	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 80059a4:	4a5a      	ldr	r2, [pc, #360]	@ (8005b10 <HAL_TIM_ConfigClockSource+0x1f0>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	f000 8091 	beq.w	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 80059ac:	4a58      	ldr	r2, [pc, #352]	@ (8005b10 <HAL_TIM_ConfigClockSource+0x1f0>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	f200 8096 	bhi.w	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 80059b4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80059b8:	f000 8089 	beq.w	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 80059bc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80059c0:	f200 808e 	bhi.w	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 80059c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059c8:	d03e      	beq.n	8005a48 <HAL_TIM_ConfigClockSource+0x128>
 80059ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059ce:	f200 8087 	bhi.w	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 80059d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059d6:	f000 8086 	beq.w	8005ae6 <HAL_TIM_ConfigClockSource+0x1c6>
 80059da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059de:	d87f      	bhi.n	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 80059e0:	2b70      	cmp	r3, #112	@ 0x70
 80059e2:	d01a      	beq.n	8005a1a <HAL_TIM_ConfigClockSource+0xfa>
 80059e4:	2b70      	cmp	r3, #112	@ 0x70
 80059e6:	d87b      	bhi.n	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 80059e8:	2b60      	cmp	r3, #96	@ 0x60
 80059ea:	d050      	beq.n	8005a8e <HAL_TIM_ConfigClockSource+0x16e>
 80059ec:	2b60      	cmp	r3, #96	@ 0x60
 80059ee:	d877      	bhi.n	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 80059f0:	2b50      	cmp	r3, #80	@ 0x50
 80059f2:	d03c      	beq.n	8005a6e <HAL_TIM_ConfigClockSource+0x14e>
 80059f4:	2b50      	cmp	r3, #80	@ 0x50
 80059f6:	d873      	bhi.n	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 80059f8:	2b40      	cmp	r3, #64	@ 0x40
 80059fa:	d058      	beq.n	8005aae <HAL_TIM_ConfigClockSource+0x18e>
 80059fc:	2b40      	cmp	r3, #64	@ 0x40
 80059fe:	d86f      	bhi.n	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 8005a00:	2b30      	cmp	r3, #48	@ 0x30
 8005a02:	d064      	beq.n	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 8005a04:	2b30      	cmp	r3, #48	@ 0x30
 8005a06:	d86b      	bhi.n	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	d060      	beq.n	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 8005a0c:	2b20      	cmp	r3, #32
 8005a0e:	d867      	bhi.n	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d05c      	beq.n	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 8005a14:	2b10      	cmp	r3, #16
 8005a16:	d05a      	beq.n	8005ace <HAL_TIM_ConfigClockSource+0x1ae>
 8005a18:	e062      	b.n	8005ae0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a2a:	f000 fc81 	bl	8006330 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	609a      	str	r2, [r3, #8]
      break;
 8005a46:	e04f      	b.n	8005ae8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a58:	f000 fc6a 	bl	8006330 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a6a:	609a      	str	r2, [r3, #8]
      break;
 8005a6c:	e03c      	b.n	8005ae8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	f000 fbdc 	bl	8006238 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2150      	movs	r1, #80	@ 0x50
 8005a86:	4618      	mov	r0, r3
 8005a88:	f000 fc35 	bl	80062f6 <TIM_ITRx_SetConfig>
      break;
 8005a8c:	e02c      	b.n	8005ae8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	f000 fbfb 	bl	8006296 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2160      	movs	r1, #96	@ 0x60
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 fc25 	bl	80062f6 <TIM_ITRx_SetConfig>
      break;
 8005aac:	e01c      	b.n	8005ae8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aba:	461a      	mov	r2, r3
 8005abc:	f000 fbbc 	bl	8006238 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2140      	movs	r1, #64	@ 0x40
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f000 fc15 	bl	80062f6 <TIM_ITRx_SetConfig>
      break;
 8005acc:	e00c      	b.n	8005ae8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	4610      	mov	r0, r2
 8005ada:	f000 fc0c 	bl	80062f6 <TIM_ITRx_SetConfig>
      break;
 8005ade:	e003      	b.n	8005ae8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ae4:	e000      	b.n	8005ae8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005ae6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	00100070 	.word	0x00100070
 8005b08:	00100040 	.word	0x00100040
 8005b0c:	00100030 	.word	0x00100030
 8005b10:	00100020 	.word	0x00100020

08005b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b085      	sub	sp, #20
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a42      	ldr	r2, [pc, #264]	@ (8005c30 <TIM_Base_SetConfig+0x11c>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d00f      	beq.n	8005b4c <TIM_Base_SetConfig+0x38>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b32:	d00b      	beq.n	8005b4c <TIM_Base_SetConfig+0x38>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a3f      	ldr	r2, [pc, #252]	@ (8005c34 <TIM_Base_SetConfig+0x120>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d007      	beq.n	8005b4c <TIM_Base_SetConfig+0x38>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8005c38 <TIM_Base_SetConfig+0x124>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d003      	beq.n	8005b4c <TIM_Base_SetConfig+0x38>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a3d      	ldr	r2, [pc, #244]	@ (8005c3c <TIM_Base_SetConfig+0x128>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d108      	bne.n	8005b5e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a33      	ldr	r2, [pc, #204]	@ (8005c30 <TIM_Base_SetConfig+0x11c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d01b      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b6c:	d017      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a30      	ldr	r2, [pc, #192]	@ (8005c34 <TIM_Base_SetConfig+0x120>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d013      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a2f      	ldr	r2, [pc, #188]	@ (8005c38 <TIM_Base_SetConfig+0x124>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d00f      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a2e      	ldr	r2, [pc, #184]	@ (8005c3c <TIM_Base_SetConfig+0x128>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d00b      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a2d      	ldr	r2, [pc, #180]	@ (8005c40 <TIM_Base_SetConfig+0x12c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d007      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a2c      	ldr	r2, [pc, #176]	@ (8005c44 <TIM_Base_SetConfig+0x130>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d003      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a2b      	ldr	r2, [pc, #172]	@ (8005c48 <TIM_Base_SetConfig+0x134>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d108      	bne.n	8005bb0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a16      	ldr	r2, [pc, #88]	@ (8005c30 <TIM_Base_SetConfig+0x11c>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d00f      	beq.n	8005bfc <TIM_Base_SetConfig+0xe8>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a17      	ldr	r2, [pc, #92]	@ (8005c3c <TIM_Base_SetConfig+0x128>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00b      	beq.n	8005bfc <TIM_Base_SetConfig+0xe8>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a16      	ldr	r2, [pc, #88]	@ (8005c40 <TIM_Base_SetConfig+0x12c>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d007      	beq.n	8005bfc <TIM_Base_SetConfig+0xe8>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a15      	ldr	r2, [pc, #84]	@ (8005c44 <TIM_Base_SetConfig+0x130>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d003      	beq.n	8005bfc <TIM_Base_SetConfig+0xe8>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a14      	ldr	r2, [pc, #80]	@ (8005c48 <TIM_Base_SetConfig+0x134>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d103      	bne.n	8005c04 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	691a      	ldr	r2, [r3, #16]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d105      	bne.n	8005c22 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	f023 0201 	bic.w	r2, r3, #1
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	611a      	str	r2, [r3, #16]
  }
}
 8005c22:	bf00      	nop
 8005c24:	3714      	adds	r7, #20
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr
 8005c2e:	bf00      	nop
 8005c30:	40012c00 	.word	0x40012c00
 8005c34:	40000400 	.word	0x40000400
 8005c38:	40000800 	.word	0x40000800
 8005c3c:	40013400 	.word	0x40013400
 8005c40:	40014000 	.word	0x40014000
 8005c44:	40014400 	.word	0x40014400
 8005c48:	40014800 	.word	0x40014800

08005c4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	f023 0201 	bic.w	r2, r3, #1
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f023 0303 	bic.w	r3, r3, #3
 8005c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f023 0302 	bic.w	r3, r3, #2
 8005c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a2c      	ldr	r2, [pc, #176]	@ (8005d58 <TIM_OC1_SetConfig+0x10c>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d00f      	beq.n	8005ccc <TIM_OC1_SetConfig+0x80>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a2b      	ldr	r2, [pc, #172]	@ (8005d5c <TIM_OC1_SetConfig+0x110>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d00b      	beq.n	8005ccc <TIM_OC1_SetConfig+0x80>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a2a      	ldr	r2, [pc, #168]	@ (8005d60 <TIM_OC1_SetConfig+0x114>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d007      	beq.n	8005ccc <TIM_OC1_SetConfig+0x80>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a29      	ldr	r2, [pc, #164]	@ (8005d64 <TIM_OC1_SetConfig+0x118>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d003      	beq.n	8005ccc <TIM_OC1_SetConfig+0x80>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a28      	ldr	r2, [pc, #160]	@ (8005d68 <TIM_OC1_SetConfig+0x11c>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d10c      	bne.n	8005ce6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f023 0308 	bic.w	r3, r3, #8
 8005cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f023 0304 	bic.w	r3, r3, #4
 8005ce4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8005d58 <TIM_OC1_SetConfig+0x10c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d00f      	beq.n	8005d0e <TIM_OC1_SetConfig+0xc2>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a1a      	ldr	r2, [pc, #104]	@ (8005d5c <TIM_OC1_SetConfig+0x110>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d00b      	beq.n	8005d0e <TIM_OC1_SetConfig+0xc2>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a19      	ldr	r2, [pc, #100]	@ (8005d60 <TIM_OC1_SetConfig+0x114>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d007      	beq.n	8005d0e <TIM_OC1_SetConfig+0xc2>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a18      	ldr	r2, [pc, #96]	@ (8005d64 <TIM_OC1_SetConfig+0x118>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d003      	beq.n	8005d0e <TIM_OC1_SetConfig+0xc2>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a17      	ldr	r2, [pc, #92]	@ (8005d68 <TIM_OC1_SetConfig+0x11c>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d111      	bne.n	8005d32 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	621a      	str	r2, [r3, #32]
}
 8005d4c:	bf00      	nop
 8005d4e:	371c      	adds	r7, #28
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr
 8005d58:	40012c00 	.word	0x40012c00
 8005d5c:	40013400 	.word	0x40013400
 8005d60:	40014000 	.word	0x40014000
 8005d64:	40014400 	.word	0x40014400
 8005d68:	40014800 	.word	0x40014800

08005d6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b087      	sub	sp, #28
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	f023 0210 	bic.w	r2, r3, #16
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	021b      	lsls	r3, r3, #8
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f023 0320 	bic.w	r3, r3, #32
 8005dba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	011b      	lsls	r3, r3, #4
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a28      	ldr	r2, [pc, #160]	@ (8005e6c <TIM_OC2_SetConfig+0x100>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d003      	beq.n	8005dd8 <TIM_OC2_SetConfig+0x6c>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a27      	ldr	r2, [pc, #156]	@ (8005e70 <TIM_OC2_SetConfig+0x104>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d10d      	bne.n	8005df4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	011b      	lsls	r3, r3, #4
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005df2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a1d      	ldr	r2, [pc, #116]	@ (8005e6c <TIM_OC2_SetConfig+0x100>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d00f      	beq.n	8005e1c <TIM_OC2_SetConfig+0xb0>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a1c      	ldr	r2, [pc, #112]	@ (8005e70 <TIM_OC2_SetConfig+0x104>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d00b      	beq.n	8005e1c <TIM_OC2_SetConfig+0xb0>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a1b      	ldr	r2, [pc, #108]	@ (8005e74 <TIM_OC2_SetConfig+0x108>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d007      	beq.n	8005e1c <TIM_OC2_SetConfig+0xb0>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a1a      	ldr	r2, [pc, #104]	@ (8005e78 <TIM_OC2_SetConfig+0x10c>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d003      	beq.n	8005e1c <TIM_OC2_SetConfig+0xb0>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	4a19      	ldr	r2, [pc, #100]	@ (8005e7c <TIM_OC2_SetConfig+0x110>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d113      	bne.n	8005e44 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	693a      	ldr	r2, [r7, #16]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	685a      	ldr	r2, [r3, #4]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	621a      	str	r2, [r3, #32]
}
 8005e5e:	bf00      	nop
 8005e60:	371c      	adds	r7, #28
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	40012c00 	.word	0x40012c00
 8005e70:	40013400 	.word	0x40013400
 8005e74:	40014000 	.word	0x40014000
 8005e78:	40014400 	.word	0x40014400
 8005e7c:	40014800 	.word	0x40014800

08005e80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	69db      	ldr	r3, [r3, #28]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f023 0303 	bic.w	r3, r3, #3
 8005eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	021b      	lsls	r3, r3, #8
 8005ed4:	697a      	ldr	r2, [r7, #20]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a27      	ldr	r2, [pc, #156]	@ (8005f7c <TIM_OC3_SetConfig+0xfc>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d003      	beq.n	8005eea <TIM_OC3_SetConfig+0x6a>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a26      	ldr	r2, [pc, #152]	@ (8005f80 <TIM_OC3_SetConfig+0x100>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d10d      	bne.n	8005f06 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ef0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	021b      	lsls	r3, r3, #8
 8005ef8:	697a      	ldr	r2, [r7, #20]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a1c      	ldr	r2, [pc, #112]	@ (8005f7c <TIM_OC3_SetConfig+0xfc>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d00f      	beq.n	8005f2e <TIM_OC3_SetConfig+0xae>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a1b      	ldr	r2, [pc, #108]	@ (8005f80 <TIM_OC3_SetConfig+0x100>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d00b      	beq.n	8005f2e <TIM_OC3_SetConfig+0xae>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a1a      	ldr	r2, [pc, #104]	@ (8005f84 <TIM_OC3_SetConfig+0x104>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d007      	beq.n	8005f2e <TIM_OC3_SetConfig+0xae>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a19      	ldr	r2, [pc, #100]	@ (8005f88 <TIM_OC3_SetConfig+0x108>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d003      	beq.n	8005f2e <TIM_OC3_SetConfig+0xae>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a18      	ldr	r2, [pc, #96]	@ (8005f8c <TIM_OC3_SetConfig+0x10c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d113      	bne.n	8005f56 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	011b      	lsls	r3, r3, #4
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	699b      	ldr	r3, [r3, #24]
 8005f4e:	011b      	lsls	r3, r3, #4
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	685a      	ldr	r2, [r3, #4]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	697a      	ldr	r2, [r7, #20]
 8005f6e:	621a      	str	r2, [r3, #32]
}
 8005f70:	bf00      	nop
 8005f72:	371c      	adds	r7, #28
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	40012c00 	.word	0x40012c00
 8005f80:	40013400 	.word	0x40013400
 8005f84:	40014000 	.word	0x40014000
 8005f88:	40014400 	.word	0x40014400
 8005f8c:	40014800 	.word	0x40014800

08005f90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b087      	sub	sp, #28
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a1b      	ldr	r3, [r3, #32]
 8005f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	69db      	ldr	r3, [r3, #28]
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	021b      	lsls	r3, r3, #8
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	031b      	lsls	r3, r3, #12
 8005fe6:	697a      	ldr	r2, [r7, #20]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a28      	ldr	r2, [pc, #160]	@ (8006090 <TIM_OC4_SetConfig+0x100>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d003      	beq.n	8005ffc <TIM_OC4_SetConfig+0x6c>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a27      	ldr	r2, [pc, #156]	@ (8006094 <TIM_OC4_SetConfig+0x104>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d10d      	bne.n	8006018 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006002:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	031b      	lsls	r3, r3, #12
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	4313      	orrs	r3, r2
 800600e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006016:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a1d      	ldr	r2, [pc, #116]	@ (8006090 <TIM_OC4_SetConfig+0x100>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d00f      	beq.n	8006040 <TIM_OC4_SetConfig+0xb0>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a1c      	ldr	r2, [pc, #112]	@ (8006094 <TIM_OC4_SetConfig+0x104>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d00b      	beq.n	8006040 <TIM_OC4_SetConfig+0xb0>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a1b      	ldr	r2, [pc, #108]	@ (8006098 <TIM_OC4_SetConfig+0x108>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d007      	beq.n	8006040 <TIM_OC4_SetConfig+0xb0>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a1a      	ldr	r2, [pc, #104]	@ (800609c <TIM_OC4_SetConfig+0x10c>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d003      	beq.n	8006040 <TIM_OC4_SetConfig+0xb0>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a19      	ldr	r2, [pc, #100]	@ (80060a0 <TIM_OC4_SetConfig+0x110>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d113      	bne.n	8006068 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006046:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800604e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	695b      	ldr	r3, [r3, #20]
 8006054:	019b      	lsls	r3, r3, #6
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	4313      	orrs	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	019b      	lsls	r3, r3, #6
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	4313      	orrs	r3, r2
 8006066:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	621a      	str	r2, [r3, #32]
}
 8006082:	bf00      	nop
 8006084:	371c      	adds	r7, #28
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	40012c00 	.word	0x40012c00
 8006094:	40013400 	.word	0x40013400
 8006098:	40014000 	.word	0x40014000
 800609c:	40014400 	.word	0x40014400
 80060a0:	40014800 	.word	0x40014800

080060a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b087      	sub	sp, #28
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a1b      	ldr	r3, [r3, #32]
 80060b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	4313      	orrs	r3, r2
 80060e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80060e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	041b      	lsls	r3, r3, #16
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a17      	ldr	r2, [pc, #92]	@ (8006158 <TIM_OC5_SetConfig+0xb4>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d00f      	beq.n	800611e <TIM_OC5_SetConfig+0x7a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a16      	ldr	r2, [pc, #88]	@ (800615c <TIM_OC5_SetConfig+0xb8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d00b      	beq.n	800611e <TIM_OC5_SetConfig+0x7a>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a15      	ldr	r2, [pc, #84]	@ (8006160 <TIM_OC5_SetConfig+0xbc>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d007      	beq.n	800611e <TIM_OC5_SetConfig+0x7a>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a14      	ldr	r2, [pc, #80]	@ (8006164 <TIM_OC5_SetConfig+0xc0>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d003      	beq.n	800611e <TIM_OC5_SetConfig+0x7a>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a13      	ldr	r2, [pc, #76]	@ (8006168 <TIM_OC5_SetConfig+0xc4>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d109      	bne.n	8006132 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006124:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	021b      	lsls	r3, r3, #8
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	4313      	orrs	r3, r2
 8006130:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	697a      	ldr	r2, [r7, #20]
 8006136:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	685a      	ldr	r2, [r3, #4]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	621a      	str	r2, [r3, #32]
}
 800614c:	bf00      	nop
 800614e:	371c      	adds	r7, #28
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr
 8006158:	40012c00 	.word	0x40012c00
 800615c:	40013400 	.word	0x40013400
 8006160:	40014000 	.word	0x40014000
 8006164:	40014400 	.word	0x40014400
 8006168:	40014800 	.word	0x40014800

0800616c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800616c:	b480      	push	{r7}
 800616e:	b087      	sub	sp, #28
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a1b      	ldr	r3, [r3, #32]
 8006180:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800619a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800619e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	021b      	lsls	r3, r3, #8
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	051b      	lsls	r3, r3, #20
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a18      	ldr	r2, [pc, #96]	@ (8006224 <TIM_OC6_SetConfig+0xb8>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d00f      	beq.n	80061e8 <TIM_OC6_SetConfig+0x7c>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a17      	ldr	r2, [pc, #92]	@ (8006228 <TIM_OC6_SetConfig+0xbc>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d00b      	beq.n	80061e8 <TIM_OC6_SetConfig+0x7c>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a16      	ldr	r2, [pc, #88]	@ (800622c <TIM_OC6_SetConfig+0xc0>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d007      	beq.n	80061e8 <TIM_OC6_SetConfig+0x7c>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a15      	ldr	r2, [pc, #84]	@ (8006230 <TIM_OC6_SetConfig+0xc4>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d003      	beq.n	80061e8 <TIM_OC6_SetConfig+0x7c>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a14      	ldr	r2, [pc, #80]	@ (8006234 <TIM_OC6_SetConfig+0xc8>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d109      	bne.n	80061fc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	029b      	lsls	r3, r3, #10
 80061f6:	697a      	ldr	r2, [r7, #20]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	621a      	str	r2, [r3, #32]
}
 8006216:	bf00      	nop
 8006218:	371c      	adds	r7, #28
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr
 8006222:	bf00      	nop
 8006224:	40012c00 	.word	0x40012c00
 8006228:	40013400 	.word	0x40013400
 800622c:	40014000 	.word	0x40014000
 8006230:	40014400 	.word	0x40014400
 8006234:	40014800 	.word	0x40014800

08006238 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006238:	b480      	push	{r7}
 800623a:	b087      	sub	sp, #28
 800623c:	af00      	add	r7, sp, #0
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	f023 0201 	bic.w	r2, r3, #1
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006262:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	011b      	lsls	r3, r3, #4
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	4313      	orrs	r3, r2
 800626c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f023 030a 	bic.w	r3, r3, #10
 8006274:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006276:	697a      	ldr	r2, [r7, #20]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	4313      	orrs	r3, r2
 800627c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	697a      	ldr	r2, [r7, #20]
 8006288:	621a      	str	r2, [r3, #32]
}
 800628a:	bf00      	nop
 800628c:	371c      	adds	r7, #28
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr

08006296 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006296:	b480      	push	{r7}
 8006298:	b087      	sub	sp, #28
 800629a:	af00      	add	r7, sp, #0
 800629c:	60f8      	str	r0, [r7, #12]
 800629e:	60b9      	str	r1, [r7, #8]
 80062a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	f023 0210 	bic.w	r2, r3, #16
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	699b      	ldr	r3, [r3, #24]
 80062b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	031b      	lsls	r3, r3, #12
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	011b      	lsls	r3, r3, #4
 80062d8:	697a      	ldr	r2, [r7, #20]
 80062da:	4313      	orrs	r3, r2
 80062dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	697a      	ldr	r2, [r7, #20]
 80062e8:	621a      	str	r2, [r3, #32]
}
 80062ea:	bf00      	nop
 80062ec:	371c      	adds	r7, #28
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b085      	sub	sp, #20
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]
 80062fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800630c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006310:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	4313      	orrs	r3, r2
 8006318:	f043 0307 	orr.w	r3, r3, #7
 800631c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	609a      	str	r2, [r3, #8]
}
 8006324:	bf00      	nop
 8006326:	3714      	adds	r7, #20
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006330:	b480      	push	{r7}
 8006332:	b087      	sub	sp, #28
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
 800633c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800634a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	021a      	lsls	r2, r3, #8
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	431a      	orrs	r2, r3
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	4313      	orrs	r3, r2
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	4313      	orrs	r3, r2
 800635c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	609a      	str	r2, [r3, #8]
}
 8006364:	bf00      	nop
 8006366:	371c      	adds	r7, #28
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006370:	b480      	push	{r7}
 8006372:	b087      	sub	sp, #28
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f003 031f 	and.w	r3, r3, #31
 8006382:	2201      	movs	r2, #1
 8006384:	fa02 f303 	lsl.w	r3, r2, r3
 8006388:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6a1a      	ldr	r2, [r3, #32]
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	43db      	mvns	r3, r3
 8006392:	401a      	ands	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6a1a      	ldr	r2, [r3, #32]
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	f003 031f 	and.w	r3, r3, #31
 80063a2:	6879      	ldr	r1, [r7, #4]
 80063a4:	fa01 f303 	lsl.w	r3, r1, r3
 80063a8:	431a      	orrs	r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	621a      	str	r2, [r3, #32]
}
 80063ae:	bf00      	nop
 80063b0:	371c      	adds	r7, #28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
	...

080063bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d101      	bne.n	80063d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063d0:	2302      	movs	r3, #2
 80063d2:	e065      	b.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2202      	movs	r2, #2
 80063e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a2c      	ldr	r2, [pc, #176]	@ (80064ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d004      	beq.n	8006408 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a2b      	ldr	r2, [pc, #172]	@ (80064b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d108      	bne.n	800641a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800640e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	4313      	orrs	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006420:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006424:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	4313      	orrs	r3, r2
 800642e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a1b      	ldr	r2, [pc, #108]	@ (80064ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d018      	beq.n	8006474 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800644a:	d013      	beq.n	8006474 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a18      	ldr	r2, [pc, #96]	@ (80064b4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d00e      	beq.n	8006474 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a17      	ldr	r2, [pc, #92]	@ (80064b8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d009      	beq.n	8006474 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a12      	ldr	r2, [pc, #72]	@ (80064b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d004      	beq.n	8006474 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a13      	ldr	r2, [pc, #76]	@ (80064bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d10c      	bne.n	800648e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800647a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	4313      	orrs	r3, r2
 8006484:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3714      	adds	r7, #20
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	40012c00 	.word	0x40012c00
 80064b0:	40013400 	.word	0x40013400
 80064b4:	40000400 	.word	0x40000400
 80064b8:	40000800 	.word	0x40000800
 80064bc:	40014000 	.word	0x40014000

080064c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80064ca:	2300      	movs	r3, #0
 80064cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d101      	bne.n	80064dc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80064d8:	2302      	movs	r3, #2
 80064da:	e073      	b.n	80065c4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	4313      	orrs	r3, r2
 800650c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4313      	orrs	r3, r2
 800651a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	4313      	orrs	r3, r2
 8006528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	695b      	ldr	r3, [r3, #20]
 8006534:	4313      	orrs	r3, r2
 8006536:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	041b      	lsls	r3, r3, #16
 8006552:	4313      	orrs	r3, r2
 8006554:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	69db      	ldr	r3, [r3, #28]
 8006560:	4313      	orrs	r3, r2
 8006562:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a19      	ldr	r2, [pc, #100]	@ (80065d0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d004      	beq.n	8006578 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a18      	ldr	r2, [pc, #96]	@ (80065d4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d11c      	bne.n	80065b2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006582:	051b      	lsls	r3, r3, #20
 8006584:	4313      	orrs	r3, r2
 8006586:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	4313      	orrs	r3, r2
 8006594:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a0:	4313      	orrs	r3, r2
 80065a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr
 80065d0:	40012c00 	.word	0x40012c00
 80065d4:	40013400 	.word	0x40013400

080065d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d101      	bne.n	80065ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e042      	b.n	8006670 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d106      	bne.n	8006602 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f7fc f9d1 	bl	80029a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2224      	movs	r2, #36	@ 0x24
 8006606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 0201 	bic.w	r2, r2, #1
 8006618:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800661e:	2b00      	cmp	r3, #0
 8006620:	d002      	beq.n	8006628 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 fb82 	bl	8006d2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 f8b3 	bl	8006794 <UART_SetConfig>
 800662e:	4603      	mov	r3, r0
 8006630:	2b01      	cmp	r3, #1
 8006632:	d101      	bne.n	8006638 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e01b      	b.n	8006670 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685a      	ldr	r2, [r3, #4]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006646:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	689a      	ldr	r2, [r3, #8]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006656:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 0201 	orr.w	r2, r2, #1
 8006666:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fc01 	bl	8006e70 <UART_CheckIdleState>
 800666e:	4603      	mov	r3, r0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3708      	adds	r7, #8
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b08a      	sub	sp, #40	@ 0x28
 800667c:	af02      	add	r7, sp, #8
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	603b      	str	r3, [r7, #0]
 8006684:	4613      	mov	r3, r2
 8006686:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800668e:	2b20      	cmp	r3, #32
 8006690:	d17b      	bne.n	800678a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d002      	beq.n	800669e <HAL_UART_Transmit+0x26>
 8006698:	88fb      	ldrh	r3, [r7, #6]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e074      	b.n	800678c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2221      	movs	r2, #33	@ 0x21
 80066ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066b2:	f7fc fb83 	bl	8002dbc <HAL_GetTick>
 80066b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	88fa      	ldrh	r2, [r7, #6]
 80066bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	88fa      	ldrh	r2, [r7, #6]
 80066c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d0:	d108      	bne.n	80066e4 <HAL_UART_Transmit+0x6c>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	691b      	ldr	r3, [r3, #16]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d104      	bne.n	80066e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80066da:	2300      	movs	r3, #0
 80066dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	61bb      	str	r3, [r7, #24]
 80066e2:	e003      	b.n	80066ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066e8:	2300      	movs	r3, #0
 80066ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066ec:	e030      	b.n	8006750 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	9300      	str	r3, [sp, #0]
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	2200      	movs	r2, #0
 80066f6:	2180      	movs	r1, #128	@ 0x80
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f000 fc63 	bl	8006fc4 <UART_WaitOnFlagUntilTimeout>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d005      	beq.n	8006710 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2220      	movs	r2, #32
 8006708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e03d      	b.n	800678c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006710:	69fb      	ldr	r3, [r7, #28]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10b      	bne.n	800672e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	881b      	ldrh	r3, [r3, #0]
 800671a:	461a      	mov	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006724:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	3302      	adds	r3, #2
 800672a:	61bb      	str	r3, [r7, #24]
 800672c:	e007      	b.n	800673e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	781a      	ldrb	r2, [r3, #0]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	3301      	adds	r3, #1
 800673c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006744:	b29b      	uxth	r3, r3
 8006746:	3b01      	subs	r3, #1
 8006748:	b29a      	uxth	r2, r3
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006756:	b29b      	uxth	r3, r3
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1c8      	bne.n	80066ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	9300      	str	r3, [sp, #0]
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	2200      	movs	r2, #0
 8006764:	2140      	movs	r1, #64	@ 0x40
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f000 fc2c 	bl	8006fc4 <UART_WaitOnFlagUntilTimeout>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d005      	beq.n	800677e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2220      	movs	r2, #32
 8006776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e006      	b.n	800678c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2220      	movs	r2, #32
 8006782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	e000      	b.n	800678c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800678a:	2302      	movs	r3, #2
  }
}
 800678c:	4618      	mov	r0, r3
 800678e:	3720      	adds	r7, #32
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006798:	b08c      	sub	sp, #48	@ 0x30
 800679a:	af00      	add	r7, sp, #0
 800679c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800679e:	2300      	movs	r3, #0
 80067a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	689a      	ldr	r2, [r3, #8]
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	431a      	orrs	r2, r3
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	431a      	orrs	r2, r3
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	69db      	ldr	r3, [r3, #28]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	4bab      	ldr	r3, [pc, #684]	@ (8006a70 <UART_SetConfig+0x2dc>)
 80067c4:	4013      	ands	r3, r2
 80067c6:	697a      	ldr	r2, [r7, #20]
 80067c8:	6812      	ldr	r2, [r2, #0]
 80067ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067cc:	430b      	orrs	r3, r1
 80067ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	68da      	ldr	r2, [r3, #12]
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4aa0      	ldr	r2, [pc, #640]	@ (8006a74 <UART_SetConfig+0x2e0>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d004      	beq.n	8006800 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067fc:	4313      	orrs	r3, r2
 80067fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800680a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800680e:	697a      	ldr	r2, [r7, #20]
 8006810:	6812      	ldr	r2, [r2, #0]
 8006812:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006814:	430b      	orrs	r3, r1
 8006816:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681e:	f023 010f 	bic.w	r1, r3, #15
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	430a      	orrs	r2, r1
 800682c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a91      	ldr	r2, [pc, #580]	@ (8006a78 <UART_SetConfig+0x2e4>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d125      	bne.n	8006884 <UART_SetConfig+0xf0>
 8006838:	4b90      	ldr	r3, [pc, #576]	@ (8006a7c <UART_SetConfig+0x2e8>)
 800683a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800683e:	f003 0303 	and.w	r3, r3, #3
 8006842:	2b03      	cmp	r3, #3
 8006844:	d81a      	bhi.n	800687c <UART_SetConfig+0xe8>
 8006846:	a201      	add	r2, pc, #4	@ (adr r2, 800684c <UART_SetConfig+0xb8>)
 8006848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684c:	0800685d 	.word	0x0800685d
 8006850:	0800686d 	.word	0x0800686d
 8006854:	08006865 	.word	0x08006865
 8006858:	08006875 	.word	0x08006875
 800685c:	2301      	movs	r3, #1
 800685e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006862:	e0d6      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006864:	2302      	movs	r3, #2
 8006866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800686a:	e0d2      	b.n	8006a12 <UART_SetConfig+0x27e>
 800686c:	2304      	movs	r3, #4
 800686e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006872:	e0ce      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006874:	2308      	movs	r3, #8
 8006876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800687a:	e0ca      	b.n	8006a12 <UART_SetConfig+0x27e>
 800687c:	2310      	movs	r3, #16
 800687e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006882:	e0c6      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a7d      	ldr	r2, [pc, #500]	@ (8006a80 <UART_SetConfig+0x2ec>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d138      	bne.n	8006900 <UART_SetConfig+0x16c>
 800688e:	4b7b      	ldr	r3, [pc, #492]	@ (8006a7c <UART_SetConfig+0x2e8>)
 8006890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006894:	f003 030c 	and.w	r3, r3, #12
 8006898:	2b0c      	cmp	r3, #12
 800689a:	d82d      	bhi.n	80068f8 <UART_SetConfig+0x164>
 800689c:	a201      	add	r2, pc, #4	@ (adr r2, 80068a4 <UART_SetConfig+0x110>)
 800689e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068a2:	bf00      	nop
 80068a4:	080068d9 	.word	0x080068d9
 80068a8:	080068f9 	.word	0x080068f9
 80068ac:	080068f9 	.word	0x080068f9
 80068b0:	080068f9 	.word	0x080068f9
 80068b4:	080068e9 	.word	0x080068e9
 80068b8:	080068f9 	.word	0x080068f9
 80068bc:	080068f9 	.word	0x080068f9
 80068c0:	080068f9 	.word	0x080068f9
 80068c4:	080068e1 	.word	0x080068e1
 80068c8:	080068f9 	.word	0x080068f9
 80068cc:	080068f9 	.word	0x080068f9
 80068d0:	080068f9 	.word	0x080068f9
 80068d4:	080068f1 	.word	0x080068f1
 80068d8:	2300      	movs	r3, #0
 80068da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068de:	e098      	b.n	8006a12 <UART_SetConfig+0x27e>
 80068e0:	2302      	movs	r3, #2
 80068e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068e6:	e094      	b.n	8006a12 <UART_SetConfig+0x27e>
 80068e8:	2304      	movs	r3, #4
 80068ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ee:	e090      	b.n	8006a12 <UART_SetConfig+0x27e>
 80068f0:	2308      	movs	r3, #8
 80068f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068f6:	e08c      	b.n	8006a12 <UART_SetConfig+0x27e>
 80068f8:	2310      	movs	r3, #16
 80068fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068fe:	e088      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a5f      	ldr	r2, [pc, #380]	@ (8006a84 <UART_SetConfig+0x2f0>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d125      	bne.n	8006956 <UART_SetConfig+0x1c2>
 800690a:	4b5c      	ldr	r3, [pc, #368]	@ (8006a7c <UART_SetConfig+0x2e8>)
 800690c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006910:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006914:	2b30      	cmp	r3, #48	@ 0x30
 8006916:	d016      	beq.n	8006946 <UART_SetConfig+0x1b2>
 8006918:	2b30      	cmp	r3, #48	@ 0x30
 800691a:	d818      	bhi.n	800694e <UART_SetConfig+0x1ba>
 800691c:	2b20      	cmp	r3, #32
 800691e:	d00a      	beq.n	8006936 <UART_SetConfig+0x1a2>
 8006920:	2b20      	cmp	r3, #32
 8006922:	d814      	bhi.n	800694e <UART_SetConfig+0x1ba>
 8006924:	2b00      	cmp	r3, #0
 8006926:	d002      	beq.n	800692e <UART_SetConfig+0x19a>
 8006928:	2b10      	cmp	r3, #16
 800692a:	d008      	beq.n	800693e <UART_SetConfig+0x1aa>
 800692c:	e00f      	b.n	800694e <UART_SetConfig+0x1ba>
 800692e:	2300      	movs	r3, #0
 8006930:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006934:	e06d      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006936:	2302      	movs	r3, #2
 8006938:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800693c:	e069      	b.n	8006a12 <UART_SetConfig+0x27e>
 800693e:	2304      	movs	r3, #4
 8006940:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006944:	e065      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006946:	2308      	movs	r3, #8
 8006948:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800694c:	e061      	b.n	8006a12 <UART_SetConfig+0x27e>
 800694e:	2310      	movs	r3, #16
 8006950:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006954:	e05d      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a4b      	ldr	r2, [pc, #300]	@ (8006a88 <UART_SetConfig+0x2f4>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d125      	bne.n	80069ac <UART_SetConfig+0x218>
 8006960:	4b46      	ldr	r3, [pc, #280]	@ (8006a7c <UART_SetConfig+0x2e8>)
 8006962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006966:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800696a:	2bc0      	cmp	r3, #192	@ 0xc0
 800696c:	d016      	beq.n	800699c <UART_SetConfig+0x208>
 800696e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006970:	d818      	bhi.n	80069a4 <UART_SetConfig+0x210>
 8006972:	2b80      	cmp	r3, #128	@ 0x80
 8006974:	d00a      	beq.n	800698c <UART_SetConfig+0x1f8>
 8006976:	2b80      	cmp	r3, #128	@ 0x80
 8006978:	d814      	bhi.n	80069a4 <UART_SetConfig+0x210>
 800697a:	2b00      	cmp	r3, #0
 800697c:	d002      	beq.n	8006984 <UART_SetConfig+0x1f0>
 800697e:	2b40      	cmp	r3, #64	@ 0x40
 8006980:	d008      	beq.n	8006994 <UART_SetConfig+0x200>
 8006982:	e00f      	b.n	80069a4 <UART_SetConfig+0x210>
 8006984:	2300      	movs	r3, #0
 8006986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800698a:	e042      	b.n	8006a12 <UART_SetConfig+0x27e>
 800698c:	2302      	movs	r3, #2
 800698e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006992:	e03e      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006994:	2304      	movs	r3, #4
 8006996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800699a:	e03a      	b.n	8006a12 <UART_SetConfig+0x27e>
 800699c:	2308      	movs	r3, #8
 800699e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069a2:	e036      	b.n	8006a12 <UART_SetConfig+0x27e>
 80069a4:	2310      	movs	r3, #16
 80069a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069aa:	e032      	b.n	8006a12 <UART_SetConfig+0x27e>
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a30      	ldr	r2, [pc, #192]	@ (8006a74 <UART_SetConfig+0x2e0>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d12a      	bne.n	8006a0c <UART_SetConfig+0x278>
 80069b6:	4b31      	ldr	r3, [pc, #196]	@ (8006a7c <UART_SetConfig+0x2e8>)
 80069b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80069c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069c4:	d01a      	beq.n	80069fc <UART_SetConfig+0x268>
 80069c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069ca:	d81b      	bhi.n	8006a04 <UART_SetConfig+0x270>
 80069cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069d0:	d00c      	beq.n	80069ec <UART_SetConfig+0x258>
 80069d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069d6:	d815      	bhi.n	8006a04 <UART_SetConfig+0x270>
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <UART_SetConfig+0x250>
 80069dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069e0:	d008      	beq.n	80069f4 <UART_SetConfig+0x260>
 80069e2:	e00f      	b.n	8006a04 <UART_SetConfig+0x270>
 80069e4:	2300      	movs	r3, #0
 80069e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ea:	e012      	b.n	8006a12 <UART_SetConfig+0x27e>
 80069ec:	2302      	movs	r3, #2
 80069ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069f2:	e00e      	b.n	8006a12 <UART_SetConfig+0x27e>
 80069f4:	2304      	movs	r3, #4
 80069f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069fa:	e00a      	b.n	8006a12 <UART_SetConfig+0x27e>
 80069fc:	2308      	movs	r3, #8
 80069fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a02:	e006      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006a04:	2310      	movs	r3, #16
 8006a06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a0a:	e002      	b.n	8006a12 <UART_SetConfig+0x27e>
 8006a0c:	2310      	movs	r3, #16
 8006a0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a17      	ldr	r2, [pc, #92]	@ (8006a74 <UART_SetConfig+0x2e0>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	f040 80a8 	bne.w	8006b6e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a22:	2b08      	cmp	r3, #8
 8006a24:	d834      	bhi.n	8006a90 <UART_SetConfig+0x2fc>
 8006a26:	a201      	add	r2, pc, #4	@ (adr r2, 8006a2c <UART_SetConfig+0x298>)
 8006a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a2c:	08006a51 	.word	0x08006a51
 8006a30:	08006a91 	.word	0x08006a91
 8006a34:	08006a59 	.word	0x08006a59
 8006a38:	08006a91 	.word	0x08006a91
 8006a3c:	08006a5f 	.word	0x08006a5f
 8006a40:	08006a91 	.word	0x08006a91
 8006a44:	08006a91 	.word	0x08006a91
 8006a48:	08006a91 	.word	0x08006a91
 8006a4c:	08006a67 	.word	0x08006a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a50:	f7fd f9d0 	bl	8003df4 <HAL_RCC_GetPCLK1Freq>
 8006a54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a56:	e021      	b.n	8006a9c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a58:	4b0c      	ldr	r3, [pc, #48]	@ (8006a8c <UART_SetConfig+0x2f8>)
 8006a5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a5c:	e01e      	b.n	8006a9c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a5e:	f7fd f95b 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8006a62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a64:	e01a      	b.n	8006a9c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a6c:	e016      	b.n	8006a9c <UART_SetConfig+0x308>
 8006a6e:	bf00      	nop
 8006a70:	cfff69f3 	.word	0xcfff69f3
 8006a74:	40008000 	.word	0x40008000
 8006a78:	40013800 	.word	0x40013800
 8006a7c:	40021000 	.word	0x40021000
 8006a80:	40004400 	.word	0x40004400
 8006a84:	40004800 	.word	0x40004800
 8006a88:	40004c00 	.word	0x40004c00
 8006a8c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006a90:	2300      	movs	r3, #0
 8006a92:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a9a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f000 812a 	beq.w	8006cf8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa8:	4a9e      	ldr	r2, [pc, #632]	@ (8006d24 <UART_SetConfig+0x590>)
 8006aaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab2:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ab6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	4613      	mov	r3, r2
 8006abe:	005b      	lsls	r3, r3, #1
 8006ac0:	4413      	add	r3, r2
 8006ac2:	69ba      	ldr	r2, [r7, #24]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d305      	bcc.n	8006ad4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ace:	69ba      	ldr	r2, [r7, #24]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d903      	bls.n	8006adc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006ada:	e10d      	b.n	8006cf8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ade:	2200      	movs	r2, #0
 8006ae0:	60bb      	str	r3, [r7, #8]
 8006ae2:	60fa      	str	r2, [r7, #12]
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae8:	4a8e      	ldr	r2, [pc, #568]	@ (8006d24 <UART_SetConfig+0x590>)
 8006aea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	2200      	movs	r2, #0
 8006af2:	603b      	str	r3, [r7, #0]
 8006af4:	607a      	str	r2, [r7, #4]
 8006af6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006afa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006afe:	f7fa f8cb 	bl	8000c98 <__aeabi_uldivmod>
 8006b02:	4602      	mov	r2, r0
 8006b04:	460b      	mov	r3, r1
 8006b06:	4610      	mov	r0, r2
 8006b08:	4619      	mov	r1, r3
 8006b0a:	f04f 0200 	mov.w	r2, #0
 8006b0e:	f04f 0300 	mov.w	r3, #0
 8006b12:	020b      	lsls	r3, r1, #8
 8006b14:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b18:	0202      	lsls	r2, r0, #8
 8006b1a:	6979      	ldr	r1, [r7, #20]
 8006b1c:	6849      	ldr	r1, [r1, #4]
 8006b1e:	0849      	lsrs	r1, r1, #1
 8006b20:	2000      	movs	r0, #0
 8006b22:	460c      	mov	r4, r1
 8006b24:	4605      	mov	r5, r0
 8006b26:	eb12 0804 	adds.w	r8, r2, r4
 8006b2a:	eb43 0905 	adc.w	r9, r3, r5
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	469a      	mov	sl, r3
 8006b36:	4693      	mov	fp, r2
 8006b38:	4652      	mov	r2, sl
 8006b3a:	465b      	mov	r3, fp
 8006b3c:	4640      	mov	r0, r8
 8006b3e:	4649      	mov	r1, r9
 8006b40:	f7fa f8aa 	bl	8000c98 <__aeabi_uldivmod>
 8006b44:	4602      	mov	r2, r0
 8006b46:	460b      	mov	r3, r1
 8006b48:	4613      	mov	r3, r2
 8006b4a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b4c:	6a3b      	ldr	r3, [r7, #32]
 8006b4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b52:	d308      	bcc.n	8006b66 <UART_SetConfig+0x3d2>
 8006b54:	6a3b      	ldr	r3, [r7, #32]
 8006b56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b5a:	d204      	bcs.n	8006b66 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	6a3a      	ldr	r2, [r7, #32]
 8006b62:	60da      	str	r2, [r3, #12]
 8006b64:	e0c8      	b.n	8006cf8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006b6c:	e0c4      	b.n	8006cf8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b76:	d167      	bne.n	8006c48 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006b78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b7c:	2b08      	cmp	r3, #8
 8006b7e:	d828      	bhi.n	8006bd2 <UART_SetConfig+0x43e>
 8006b80:	a201      	add	r2, pc, #4	@ (adr r2, 8006b88 <UART_SetConfig+0x3f4>)
 8006b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b86:	bf00      	nop
 8006b88:	08006bad 	.word	0x08006bad
 8006b8c:	08006bb5 	.word	0x08006bb5
 8006b90:	08006bbd 	.word	0x08006bbd
 8006b94:	08006bd3 	.word	0x08006bd3
 8006b98:	08006bc3 	.word	0x08006bc3
 8006b9c:	08006bd3 	.word	0x08006bd3
 8006ba0:	08006bd3 	.word	0x08006bd3
 8006ba4:	08006bd3 	.word	0x08006bd3
 8006ba8:	08006bcb 	.word	0x08006bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bac:	f7fd f922 	bl	8003df4 <HAL_RCC_GetPCLK1Freq>
 8006bb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006bb2:	e014      	b.n	8006bde <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bb4:	f7fd f934 	bl	8003e20 <HAL_RCC_GetPCLK2Freq>
 8006bb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006bba:	e010      	b.n	8006bde <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bbc:	4b5a      	ldr	r3, [pc, #360]	@ (8006d28 <UART_SetConfig+0x594>)
 8006bbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006bc0:	e00d      	b.n	8006bde <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bc2:	f7fd f8a9 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8006bc6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006bc8:	e009      	b.n	8006bde <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006bd0:	e005      	b.n	8006bde <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006bdc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	f000 8089 	beq.w	8006cf8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bea:	4a4e      	ldr	r2, [pc, #312]	@ (8006d24 <UART_SetConfig+0x590>)
 8006bec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bf8:	005a      	lsls	r2, r3, #1
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	085b      	lsrs	r3, r3, #1
 8006c00:	441a      	add	r2, r3
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c0a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c0c:	6a3b      	ldr	r3, [r7, #32]
 8006c0e:	2b0f      	cmp	r3, #15
 8006c10:	d916      	bls.n	8006c40 <UART_SetConfig+0x4ac>
 8006c12:	6a3b      	ldr	r3, [r7, #32]
 8006c14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c18:	d212      	bcs.n	8006c40 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c1a:	6a3b      	ldr	r3, [r7, #32]
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	f023 030f 	bic.w	r3, r3, #15
 8006c22:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c24:	6a3b      	ldr	r3, [r7, #32]
 8006c26:	085b      	lsrs	r3, r3, #1
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	f003 0307 	and.w	r3, r3, #7
 8006c2e:	b29a      	uxth	r2, r3
 8006c30:	8bfb      	ldrh	r3, [r7, #30]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	8bfa      	ldrh	r2, [r7, #30]
 8006c3c:	60da      	str	r2, [r3, #12]
 8006c3e:	e05b      	b.n	8006cf8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006c46:	e057      	b.n	8006cf8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c48:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c4c:	2b08      	cmp	r3, #8
 8006c4e:	d828      	bhi.n	8006ca2 <UART_SetConfig+0x50e>
 8006c50:	a201      	add	r2, pc, #4	@ (adr r2, 8006c58 <UART_SetConfig+0x4c4>)
 8006c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c56:	bf00      	nop
 8006c58:	08006c7d 	.word	0x08006c7d
 8006c5c:	08006c85 	.word	0x08006c85
 8006c60:	08006c8d 	.word	0x08006c8d
 8006c64:	08006ca3 	.word	0x08006ca3
 8006c68:	08006c93 	.word	0x08006c93
 8006c6c:	08006ca3 	.word	0x08006ca3
 8006c70:	08006ca3 	.word	0x08006ca3
 8006c74:	08006ca3 	.word	0x08006ca3
 8006c78:	08006c9b 	.word	0x08006c9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c7c:	f7fd f8ba 	bl	8003df4 <HAL_RCC_GetPCLK1Freq>
 8006c80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c82:	e014      	b.n	8006cae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c84:	f7fd f8cc 	bl	8003e20 <HAL_RCC_GetPCLK2Freq>
 8006c88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c8a:	e010      	b.n	8006cae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c8c:	4b26      	ldr	r3, [pc, #152]	@ (8006d28 <UART_SetConfig+0x594>)
 8006c8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c90:	e00d      	b.n	8006cae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c92:	f7fd f841 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8006c96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c98:	e009      	b.n	8006cae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ca0:	e005      	b.n	8006cae <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006cac:	bf00      	nop
    }

    if (pclk != 0U)
 8006cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d021      	beq.n	8006cf8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb8:	4a1a      	ldr	r2, [pc, #104]	@ (8006d24 <UART_SetConfig+0x590>)
 8006cba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc2:	fbb3 f2f2 	udiv	r2, r3, r2
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	085b      	lsrs	r3, r3, #1
 8006ccc:	441a      	add	r2, r3
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006cd8:	6a3b      	ldr	r3, [r7, #32]
 8006cda:	2b0f      	cmp	r3, #15
 8006cdc:	d909      	bls.n	8006cf2 <UART_SetConfig+0x55e>
 8006cde:	6a3b      	ldr	r3, [r7, #32]
 8006ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ce4:	d205      	bcs.n	8006cf2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ce6:	6a3b      	ldr	r3, [r7, #32]
 8006ce8:	b29a      	uxth	r2, r3
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	60da      	str	r2, [r3, #12]
 8006cf0:	e002      	b.n	8006cf8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	2200      	movs	r2, #0
 8006d12:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006d14:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3730      	adds	r7, #48	@ 0x30
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d22:	bf00      	nop
 8006d24:	0800a180 	.word	0x0800a180
 8006d28:	00f42400 	.word	0x00f42400

08006d2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d38:	f003 0308 	and.w	r3, r3, #8
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00a      	beq.n	8006d56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	430a      	orrs	r2, r1
 8006d54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5a:	f003 0301 	and.w	r3, r3, #1
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00a      	beq.n	8006d78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	430a      	orrs	r2, r1
 8006d76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d7c:	f003 0302 	and.w	r3, r3, #2
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00a      	beq.n	8006d9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	430a      	orrs	r2, r1
 8006d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9e:	f003 0304 	and.w	r3, r3, #4
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00a      	beq.n	8006dbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	430a      	orrs	r2, r1
 8006dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc0:	f003 0310 	and.w	r3, r3, #16
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d00a      	beq.n	8006dde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	430a      	orrs	r2, r1
 8006ddc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de2:	f003 0320 	and.w	r3, r3, #32
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00a      	beq.n	8006e00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	430a      	orrs	r2, r1
 8006dfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d01a      	beq.n	8006e42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	430a      	orrs	r2, r1
 8006e20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e2a:	d10a      	bne.n	8006e42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00a      	beq.n	8006e64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	430a      	orrs	r2, r1
 8006e62:	605a      	str	r2, [r3, #4]
  }
}
 8006e64:	bf00      	nop
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b098      	sub	sp, #96	@ 0x60
 8006e74:	af02      	add	r7, sp, #8
 8006e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e80:	f7fb ff9c 	bl	8002dbc <HAL_GetTick>
 8006e84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 0308 	and.w	r3, r3, #8
 8006e90:	2b08      	cmp	r3, #8
 8006e92:	d12f      	bne.n	8006ef4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 f88e 	bl	8006fc4 <UART_WaitOnFlagUntilTimeout>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d022      	beq.n	8006ef4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eb6:	e853 3f00 	ldrex	r3, [r3]
 8006eba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ebe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	461a      	mov	r2, r3
 8006eca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ece:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ed2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ed4:	e841 2300 	strex	r3, r2, [r1]
 8006ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1e6      	bne.n	8006eae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e063      	b.n	8006fbc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0304 	and.w	r3, r3, #4
 8006efe:	2b04      	cmp	r3, #4
 8006f00:	d149      	bne.n	8006f96 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f02:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f06:	9300      	str	r3, [sp, #0]
 8006f08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 f857 	bl	8006fc4 <UART_WaitOnFlagUntilTimeout>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d03c      	beq.n	8006f96 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f24:	e853 3f00 	ldrex	r3, [r3]
 8006f28:	623b      	str	r3, [r7, #32]
   return(result);
 8006f2a:	6a3b      	ldr	r3, [r7, #32]
 8006f2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	461a      	mov	r2, r3
 8006f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f42:	e841 2300 	strex	r3, r2, [r1]
 8006f46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d1e6      	bne.n	8006f1c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	3308      	adds	r3, #8
 8006f54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	e853 3f00 	ldrex	r3, [r3]
 8006f5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f023 0301 	bic.w	r3, r3, #1
 8006f64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	3308      	adds	r3, #8
 8006f6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f6e:	61fa      	str	r2, [r7, #28]
 8006f70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f72:	69b9      	ldr	r1, [r7, #24]
 8006f74:	69fa      	ldr	r2, [r7, #28]
 8006f76:	e841 2300 	strex	r3, r2, [r1]
 8006f7a:	617b      	str	r3, [r7, #20]
   return(result);
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d1e5      	bne.n	8006f4e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2220      	movs	r2, #32
 8006f86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f92:	2303      	movs	r3, #3
 8006f94:	e012      	b.n	8006fbc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2220      	movs	r2, #32
 8006f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2220      	movs	r2, #32
 8006fa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3758      	adds	r7, #88	@ 0x58
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	603b      	str	r3, [r7, #0]
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fd4:	e04f      	b.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fd6:	69bb      	ldr	r3, [r7, #24]
 8006fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fdc:	d04b      	beq.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fde:	f7fb feed 	bl	8002dbc <HAL_GetTick>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	1ad3      	subs	r3, r2, r3
 8006fe8:	69ba      	ldr	r2, [r7, #24]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d302      	bcc.n	8006ff4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d101      	bne.n	8006ff8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	e04e      	b.n	8007096 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0304 	and.w	r3, r3, #4
 8007002:	2b00      	cmp	r3, #0
 8007004:	d037      	beq.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	2b80      	cmp	r3, #128	@ 0x80
 800700a:	d034      	beq.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb2>
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	2b40      	cmp	r3, #64	@ 0x40
 8007010:	d031      	beq.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	69db      	ldr	r3, [r3, #28]
 8007018:	f003 0308 	and.w	r3, r3, #8
 800701c:	2b08      	cmp	r3, #8
 800701e:	d110      	bne.n	8007042 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2208      	movs	r2, #8
 8007026:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007028:	68f8      	ldr	r0, [r7, #12]
 800702a:	f000 f838 	bl	800709e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2208      	movs	r2, #8
 8007032:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e029      	b.n	8007096 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	69db      	ldr	r3, [r3, #28]
 8007048:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800704c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007050:	d111      	bne.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800705a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f000 f81e 	bl	800709e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2220      	movs	r2, #32
 8007066:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2200      	movs	r2, #0
 800706e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007072:	2303      	movs	r3, #3
 8007074:	e00f      	b.n	8007096 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	69da      	ldr	r2, [r3, #28]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	4013      	ands	r3, r2
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	429a      	cmp	r2, r3
 8007084:	bf0c      	ite	eq
 8007086:	2301      	moveq	r3, #1
 8007088:	2300      	movne	r3, #0
 800708a:	b2db      	uxtb	r3, r3
 800708c:	461a      	mov	r2, r3
 800708e:	79fb      	ldrb	r3, [r7, #7]
 8007090:	429a      	cmp	r2, r3
 8007092:	d0a0      	beq.n	8006fd6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}

0800709e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800709e:	b480      	push	{r7}
 80070a0:	b095      	sub	sp, #84	@ 0x54
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070ae:	e853 3f00 	ldrex	r3, [r3]
 80070b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	461a      	mov	r2, r3
 80070c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80070c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80070ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80070cc:	e841 2300 	strex	r3, r2, [r1]
 80070d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80070d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1e6      	bne.n	80070a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	3308      	adds	r3, #8
 80070de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	e853 3f00 	ldrex	r3, [r3]
 80070e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070ee:	f023 0301 	bic.w	r3, r3, #1
 80070f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	3308      	adds	r3, #8
 80070fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007100:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007104:	e841 2300 	strex	r3, r2, [r1]
 8007108:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800710a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1e3      	bne.n	80070d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007114:	2b01      	cmp	r3, #1
 8007116:	d118      	bne.n	800714a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	e853 3f00 	ldrex	r3, [r3]
 8007124:	60bb      	str	r3, [r7, #8]
   return(result);
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f023 0310 	bic.w	r3, r3, #16
 800712c:	647b      	str	r3, [r7, #68]	@ 0x44
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	461a      	mov	r2, r3
 8007134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007136:	61bb      	str	r3, [r7, #24]
 8007138:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713a:	6979      	ldr	r1, [r7, #20]
 800713c:	69ba      	ldr	r2, [r7, #24]
 800713e:	e841 2300 	strex	r3, r2, [r1]
 8007142:	613b      	str	r3, [r7, #16]
   return(result);
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1e6      	bne.n	8007118 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2220      	movs	r2, #32
 800714e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800715e:	bf00      	nop
 8007160:	3754      	adds	r7, #84	@ 0x54
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr

0800716a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800716a:	b480      	push	{r7}
 800716c:	b085      	sub	sp, #20
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007178:	2b01      	cmp	r3, #1
 800717a:	d101      	bne.n	8007180 <HAL_UARTEx_DisableFifoMode+0x16>
 800717c:	2302      	movs	r3, #2
 800717e:	e027      	b.n	80071d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2224      	movs	r2, #36	@ 0x24
 800718c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f022 0201 	bic.w	r2, r2, #1
 80071a6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80071ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2220      	movs	r2, #32
 80071c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3714      	adds	r7, #20
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b084      	sub	sp, #16
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d101      	bne.n	80071f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80071f0:	2302      	movs	r3, #2
 80071f2:	e02d      	b.n	8007250 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2224      	movs	r2, #36	@ 0x24
 8007200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f022 0201 	bic.w	r2, r2, #1
 800721a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	683a      	ldr	r2, [r7, #0]
 800722c:	430a      	orrs	r2, r1
 800722e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f84f 	bl	80072d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68fa      	ldr	r2, [r7, #12]
 800723c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2220      	movs	r2, #32
 8007242:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800724e:	2300      	movs	r3, #0
}
 8007250:	4618      	mov	r0, r3
 8007252:	3710      	adds	r7, #16
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007268:	2b01      	cmp	r3, #1
 800726a:	d101      	bne.n	8007270 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800726c:	2302      	movs	r3, #2
 800726e:	e02d      	b.n	80072cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2224      	movs	r2, #36	@ 0x24
 800727c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 0201 	bic.w	r2, r2, #1
 8007296:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	683a      	ldr	r2, [r7, #0]
 80072a8:	430a      	orrs	r2, r1
 80072aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 f811 	bl	80072d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2220      	movs	r2, #32
 80072be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d108      	bne.n	80072f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80072f4:	e031      	b.n	800735a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80072f6:	2308      	movs	r3, #8
 80072f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80072fa:	2308      	movs	r3, #8
 80072fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	0e5b      	lsrs	r3, r3, #25
 8007306:	b2db      	uxtb	r3, r3
 8007308:	f003 0307 	and.w	r3, r3, #7
 800730c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	0f5b      	lsrs	r3, r3, #29
 8007316:	b2db      	uxtb	r3, r3
 8007318:	f003 0307 	and.w	r3, r3, #7
 800731c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800731e:	7bbb      	ldrb	r3, [r7, #14]
 8007320:	7b3a      	ldrb	r2, [r7, #12]
 8007322:	4911      	ldr	r1, [pc, #68]	@ (8007368 <UARTEx_SetNbDataToProcess+0x94>)
 8007324:	5c8a      	ldrb	r2, [r1, r2]
 8007326:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800732a:	7b3a      	ldrb	r2, [r7, #12]
 800732c:	490f      	ldr	r1, [pc, #60]	@ (800736c <UARTEx_SetNbDataToProcess+0x98>)
 800732e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007330:	fb93 f3f2 	sdiv	r3, r3, r2
 8007334:	b29a      	uxth	r2, r3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800733c:	7bfb      	ldrb	r3, [r7, #15]
 800733e:	7b7a      	ldrb	r2, [r7, #13]
 8007340:	4909      	ldr	r1, [pc, #36]	@ (8007368 <UARTEx_SetNbDataToProcess+0x94>)
 8007342:	5c8a      	ldrb	r2, [r1, r2]
 8007344:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007348:	7b7a      	ldrb	r2, [r7, #13]
 800734a:	4908      	ldr	r1, [pc, #32]	@ (800736c <UARTEx_SetNbDataToProcess+0x98>)
 800734c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800734e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007352:	b29a      	uxth	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800735a:	bf00      	nop
 800735c:	3714      	adds	r7, #20
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	0800a198 	.word	0x0800a198
 800736c:	0800a1a0 	.word	0x0800a1a0

08007370 <__cvt>:
 8007370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007374:	ec57 6b10 	vmov	r6, r7, d0
 8007378:	2f00      	cmp	r7, #0
 800737a:	460c      	mov	r4, r1
 800737c:	4619      	mov	r1, r3
 800737e:	463b      	mov	r3, r7
 8007380:	bfbb      	ittet	lt
 8007382:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007386:	461f      	movlt	r7, r3
 8007388:	2300      	movge	r3, #0
 800738a:	232d      	movlt	r3, #45	@ 0x2d
 800738c:	700b      	strb	r3, [r1, #0]
 800738e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007390:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007394:	4691      	mov	r9, r2
 8007396:	f023 0820 	bic.w	r8, r3, #32
 800739a:	bfbc      	itt	lt
 800739c:	4632      	movlt	r2, r6
 800739e:	4616      	movlt	r6, r2
 80073a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80073a4:	d005      	beq.n	80073b2 <__cvt+0x42>
 80073a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80073aa:	d100      	bne.n	80073ae <__cvt+0x3e>
 80073ac:	3401      	adds	r4, #1
 80073ae:	2102      	movs	r1, #2
 80073b0:	e000      	b.n	80073b4 <__cvt+0x44>
 80073b2:	2103      	movs	r1, #3
 80073b4:	ab03      	add	r3, sp, #12
 80073b6:	9301      	str	r3, [sp, #4]
 80073b8:	ab02      	add	r3, sp, #8
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	ec47 6b10 	vmov	d0, r6, r7
 80073c0:	4653      	mov	r3, sl
 80073c2:	4622      	mov	r2, r4
 80073c4:	f000 fe70 	bl	80080a8 <_dtoa_r>
 80073c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80073cc:	4605      	mov	r5, r0
 80073ce:	d119      	bne.n	8007404 <__cvt+0x94>
 80073d0:	f019 0f01 	tst.w	r9, #1
 80073d4:	d00e      	beq.n	80073f4 <__cvt+0x84>
 80073d6:	eb00 0904 	add.w	r9, r0, r4
 80073da:	2200      	movs	r2, #0
 80073dc:	2300      	movs	r3, #0
 80073de:	4630      	mov	r0, r6
 80073e0:	4639      	mov	r1, r7
 80073e2:	f7f9 fb99 	bl	8000b18 <__aeabi_dcmpeq>
 80073e6:	b108      	cbz	r0, 80073ec <__cvt+0x7c>
 80073e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80073ec:	2230      	movs	r2, #48	@ 0x30
 80073ee:	9b03      	ldr	r3, [sp, #12]
 80073f0:	454b      	cmp	r3, r9
 80073f2:	d31e      	bcc.n	8007432 <__cvt+0xc2>
 80073f4:	9b03      	ldr	r3, [sp, #12]
 80073f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073f8:	1b5b      	subs	r3, r3, r5
 80073fa:	4628      	mov	r0, r5
 80073fc:	6013      	str	r3, [r2, #0]
 80073fe:	b004      	add	sp, #16
 8007400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007404:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007408:	eb00 0904 	add.w	r9, r0, r4
 800740c:	d1e5      	bne.n	80073da <__cvt+0x6a>
 800740e:	7803      	ldrb	r3, [r0, #0]
 8007410:	2b30      	cmp	r3, #48	@ 0x30
 8007412:	d10a      	bne.n	800742a <__cvt+0xba>
 8007414:	2200      	movs	r2, #0
 8007416:	2300      	movs	r3, #0
 8007418:	4630      	mov	r0, r6
 800741a:	4639      	mov	r1, r7
 800741c:	f7f9 fb7c 	bl	8000b18 <__aeabi_dcmpeq>
 8007420:	b918      	cbnz	r0, 800742a <__cvt+0xba>
 8007422:	f1c4 0401 	rsb	r4, r4, #1
 8007426:	f8ca 4000 	str.w	r4, [sl]
 800742a:	f8da 3000 	ldr.w	r3, [sl]
 800742e:	4499      	add	r9, r3
 8007430:	e7d3      	b.n	80073da <__cvt+0x6a>
 8007432:	1c59      	adds	r1, r3, #1
 8007434:	9103      	str	r1, [sp, #12]
 8007436:	701a      	strb	r2, [r3, #0]
 8007438:	e7d9      	b.n	80073ee <__cvt+0x7e>

0800743a <__exponent>:
 800743a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800743c:	2900      	cmp	r1, #0
 800743e:	bfba      	itte	lt
 8007440:	4249      	neglt	r1, r1
 8007442:	232d      	movlt	r3, #45	@ 0x2d
 8007444:	232b      	movge	r3, #43	@ 0x2b
 8007446:	2909      	cmp	r1, #9
 8007448:	7002      	strb	r2, [r0, #0]
 800744a:	7043      	strb	r3, [r0, #1]
 800744c:	dd29      	ble.n	80074a2 <__exponent+0x68>
 800744e:	f10d 0307 	add.w	r3, sp, #7
 8007452:	461d      	mov	r5, r3
 8007454:	270a      	movs	r7, #10
 8007456:	461a      	mov	r2, r3
 8007458:	fbb1 f6f7 	udiv	r6, r1, r7
 800745c:	fb07 1416 	mls	r4, r7, r6, r1
 8007460:	3430      	adds	r4, #48	@ 0x30
 8007462:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007466:	460c      	mov	r4, r1
 8007468:	2c63      	cmp	r4, #99	@ 0x63
 800746a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800746e:	4631      	mov	r1, r6
 8007470:	dcf1      	bgt.n	8007456 <__exponent+0x1c>
 8007472:	3130      	adds	r1, #48	@ 0x30
 8007474:	1e94      	subs	r4, r2, #2
 8007476:	f803 1c01 	strb.w	r1, [r3, #-1]
 800747a:	1c41      	adds	r1, r0, #1
 800747c:	4623      	mov	r3, r4
 800747e:	42ab      	cmp	r3, r5
 8007480:	d30a      	bcc.n	8007498 <__exponent+0x5e>
 8007482:	f10d 0309 	add.w	r3, sp, #9
 8007486:	1a9b      	subs	r3, r3, r2
 8007488:	42ac      	cmp	r4, r5
 800748a:	bf88      	it	hi
 800748c:	2300      	movhi	r3, #0
 800748e:	3302      	adds	r3, #2
 8007490:	4403      	add	r3, r0
 8007492:	1a18      	subs	r0, r3, r0
 8007494:	b003      	add	sp, #12
 8007496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007498:	f813 6b01 	ldrb.w	r6, [r3], #1
 800749c:	f801 6f01 	strb.w	r6, [r1, #1]!
 80074a0:	e7ed      	b.n	800747e <__exponent+0x44>
 80074a2:	2330      	movs	r3, #48	@ 0x30
 80074a4:	3130      	adds	r1, #48	@ 0x30
 80074a6:	7083      	strb	r3, [r0, #2]
 80074a8:	70c1      	strb	r1, [r0, #3]
 80074aa:	1d03      	adds	r3, r0, #4
 80074ac:	e7f1      	b.n	8007492 <__exponent+0x58>
	...

080074b0 <_printf_float>:
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	b08d      	sub	sp, #52	@ 0x34
 80074b6:	460c      	mov	r4, r1
 80074b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80074bc:	4616      	mov	r6, r2
 80074be:	461f      	mov	r7, r3
 80074c0:	4605      	mov	r5, r0
 80074c2:	f000 fcef 	bl	8007ea4 <_localeconv_r>
 80074c6:	6803      	ldr	r3, [r0, #0]
 80074c8:	9304      	str	r3, [sp, #16]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7f8 fef8 	bl	80002c0 <strlen>
 80074d0:	2300      	movs	r3, #0
 80074d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80074d4:	f8d8 3000 	ldr.w	r3, [r8]
 80074d8:	9005      	str	r0, [sp, #20]
 80074da:	3307      	adds	r3, #7
 80074dc:	f023 0307 	bic.w	r3, r3, #7
 80074e0:	f103 0208 	add.w	r2, r3, #8
 80074e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80074e8:	f8d4 b000 	ldr.w	fp, [r4]
 80074ec:	f8c8 2000 	str.w	r2, [r8]
 80074f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80074f8:	9307      	str	r3, [sp, #28]
 80074fa:	f8cd 8018 	str.w	r8, [sp, #24]
 80074fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007502:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007506:	4b9c      	ldr	r3, [pc, #624]	@ (8007778 <_printf_float+0x2c8>)
 8007508:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800750c:	f7f9 fb36 	bl	8000b7c <__aeabi_dcmpun>
 8007510:	bb70      	cbnz	r0, 8007570 <_printf_float+0xc0>
 8007512:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007516:	4b98      	ldr	r3, [pc, #608]	@ (8007778 <_printf_float+0x2c8>)
 8007518:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800751c:	f7f9 fb10 	bl	8000b40 <__aeabi_dcmple>
 8007520:	bb30      	cbnz	r0, 8007570 <_printf_float+0xc0>
 8007522:	2200      	movs	r2, #0
 8007524:	2300      	movs	r3, #0
 8007526:	4640      	mov	r0, r8
 8007528:	4649      	mov	r1, r9
 800752a:	f7f9 faff 	bl	8000b2c <__aeabi_dcmplt>
 800752e:	b110      	cbz	r0, 8007536 <_printf_float+0x86>
 8007530:	232d      	movs	r3, #45	@ 0x2d
 8007532:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007536:	4a91      	ldr	r2, [pc, #580]	@ (800777c <_printf_float+0x2cc>)
 8007538:	4b91      	ldr	r3, [pc, #580]	@ (8007780 <_printf_float+0x2d0>)
 800753a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800753e:	bf94      	ite	ls
 8007540:	4690      	movls	r8, r2
 8007542:	4698      	movhi	r8, r3
 8007544:	2303      	movs	r3, #3
 8007546:	6123      	str	r3, [r4, #16]
 8007548:	f02b 0304 	bic.w	r3, fp, #4
 800754c:	6023      	str	r3, [r4, #0]
 800754e:	f04f 0900 	mov.w	r9, #0
 8007552:	9700      	str	r7, [sp, #0]
 8007554:	4633      	mov	r3, r6
 8007556:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007558:	4621      	mov	r1, r4
 800755a:	4628      	mov	r0, r5
 800755c:	f000 f9d2 	bl	8007904 <_printf_common>
 8007560:	3001      	adds	r0, #1
 8007562:	f040 808d 	bne.w	8007680 <_printf_float+0x1d0>
 8007566:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800756a:	b00d      	add	sp, #52	@ 0x34
 800756c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007570:	4642      	mov	r2, r8
 8007572:	464b      	mov	r3, r9
 8007574:	4640      	mov	r0, r8
 8007576:	4649      	mov	r1, r9
 8007578:	f7f9 fb00 	bl	8000b7c <__aeabi_dcmpun>
 800757c:	b140      	cbz	r0, 8007590 <_printf_float+0xe0>
 800757e:	464b      	mov	r3, r9
 8007580:	2b00      	cmp	r3, #0
 8007582:	bfbc      	itt	lt
 8007584:	232d      	movlt	r3, #45	@ 0x2d
 8007586:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800758a:	4a7e      	ldr	r2, [pc, #504]	@ (8007784 <_printf_float+0x2d4>)
 800758c:	4b7e      	ldr	r3, [pc, #504]	@ (8007788 <_printf_float+0x2d8>)
 800758e:	e7d4      	b.n	800753a <_printf_float+0x8a>
 8007590:	6863      	ldr	r3, [r4, #4]
 8007592:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007596:	9206      	str	r2, [sp, #24]
 8007598:	1c5a      	adds	r2, r3, #1
 800759a:	d13b      	bne.n	8007614 <_printf_float+0x164>
 800759c:	2306      	movs	r3, #6
 800759e:	6063      	str	r3, [r4, #4]
 80075a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80075a4:	2300      	movs	r3, #0
 80075a6:	6022      	str	r2, [r4, #0]
 80075a8:	9303      	str	r3, [sp, #12]
 80075aa:	ab0a      	add	r3, sp, #40	@ 0x28
 80075ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 80075b0:	ab09      	add	r3, sp, #36	@ 0x24
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	6861      	ldr	r1, [r4, #4]
 80075b6:	ec49 8b10 	vmov	d0, r8, r9
 80075ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80075be:	4628      	mov	r0, r5
 80075c0:	f7ff fed6 	bl	8007370 <__cvt>
 80075c4:	9b06      	ldr	r3, [sp, #24]
 80075c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075c8:	2b47      	cmp	r3, #71	@ 0x47
 80075ca:	4680      	mov	r8, r0
 80075cc:	d129      	bne.n	8007622 <_printf_float+0x172>
 80075ce:	1cc8      	adds	r0, r1, #3
 80075d0:	db02      	blt.n	80075d8 <_printf_float+0x128>
 80075d2:	6863      	ldr	r3, [r4, #4]
 80075d4:	4299      	cmp	r1, r3
 80075d6:	dd41      	ble.n	800765c <_printf_float+0x1ac>
 80075d8:	f1aa 0a02 	sub.w	sl, sl, #2
 80075dc:	fa5f fa8a 	uxtb.w	sl, sl
 80075e0:	3901      	subs	r1, #1
 80075e2:	4652      	mov	r2, sl
 80075e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80075e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80075ea:	f7ff ff26 	bl	800743a <__exponent>
 80075ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075f0:	1813      	adds	r3, r2, r0
 80075f2:	2a01      	cmp	r2, #1
 80075f4:	4681      	mov	r9, r0
 80075f6:	6123      	str	r3, [r4, #16]
 80075f8:	dc02      	bgt.n	8007600 <_printf_float+0x150>
 80075fa:	6822      	ldr	r2, [r4, #0]
 80075fc:	07d2      	lsls	r2, r2, #31
 80075fe:	d501      	bpl.n	8007604 <_printf_float+0x154>
 8007600:	3301      	adds	r3, #1
 8007602:	6123      	str	r3, [r4, #16]
 8007604:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007608:	2b00      	cmp	r3, #0
 800760a:	d0a2      	beq.n	8007552 <_printf_float+0xa2>
 800760c:	232d      	movs	r3, #45	@ 0x2d
 800760e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007612:	e79e      	b.n	8007552 <_printf_float+0xa2>
 8007614:	9a06      	ldr	r2, [sp, #24]
 8007616:	2a47      	cmp	r2, #71	@ 0x47
 8007618:	d1c2      	bne.n	80075a0 <_printf_float+0xf0>
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1c0      	bne.n	80075a0 <_printf_float+0xf0>
 800761e:	2301      	movs	r3, #1
 8007620:	e7bd      	b.n	800759e <_printf_float+0xee>
 8007622:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007626:	d9db      	bls.n	80075e0 <_printf_float+0x130>
 8007628:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800762c:	d118      	bne.n	8007660 <_printf_float+0x1b0>
 800762e:	2900      	cmp	r1, #0
 8007630:	6863      	ldr	r3, [r4, #4]
 8007632:	dd0b      	ble.n	800764c <_printf_float+0x19c>
 8007634:	6121      	str	r1, [r4, #16]
 8007636:	b913      	cbnz	r3, 800763e <_printf_float+0x18e>
 8007638:	6822      	ldr	r2, [r4, #0]
 800763a:	07d0      	lsls	r0, r2, #31
 800763c:	d502      	bpl.n	8007644 <_printf_float+0x194>
 800763e:	3301      	adds	r3, #1
 8007640:	440b      	add	r3, r1
 8007642:	6123      	str	r3, [r4, #16]
 8007644:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007646:	f04f 0900 	mov.w	r9, #0
 800764a:	e7db      	b.n	8007604 <_printf_float+0x154>
 800764c:	b913      	cbnz	r3, 8007654 <_printf_float+0x1a4>
 800764e:	6822      	ldr	r2, [r4, #0]
 8007650:	07d2      	lsls	r2, r2, #31
 8007652:	d501      	bpl.n	8007658 <_printf_float+0x1a8>
 8007654:	3302      	adds	r3, #2
 8007656:	e7f4      	b.n	8007642 <_printf_float+0x192>
 8007658:	2301      	movs	r3, #1
 800765a:	e7f2      	b.n	8007642 <_printf_float+0x192>
 800765c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007660:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007662:	4299      	cmp	r1, r3
 8007664:	db05      	blt.n	8007672 <_printf_float+0x1c2>
 8007666:	6823      	ldr	r3, [r4, #0]
 8007668:	6121      	str	r1, [r4, #16]
 800766a:	07d8      	lsls	r0, r3, #31
 800766c:	d5ea      	bpl.n	8007644 <_printf_float+0x194>
 800766e:	1c4b      	adds	r3, r1, #1
 8007670:	e7e7      	b.n	8007642 <_printf_float+0x192>
 8007672:	2900      	cmp	r1, #0
 8007674:	bfd4      	ite	le
 8007676:	f1c1 0202 	rsble	r2, r1, #2
 800767a:	2201      	movgt	r2, #1
 800767c:	4413      	add	r3, r2
 800767e:	e7e0      	b.n	8007642 <_printf_float+0x192>
 8007680:	6823      	ldr	r3, [r4, #0]
 8007682:	055a      	lsls	r2, r3, #21
 8007684:	d407      	bmi.n	8007696 <_printf_float+0x1e6>
 8007686:	6923      	ldr	r3, [r4, #16]
 8007688:	4642      	mov	r2, r8
 800768a:	4631      	mov	r1, r6
 800768c:	4628      	mov	r0, r5
 800768e:	47b8      	blx	r7
 8007690:	3001      	adds	r0, #1
 8007692:	d12b      	bne.n	80076ec <_printf_float+0x23c>
 8007694:	e767      	b.n	8007566 <_printf_float+0xb6>
 8007696:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800769a:	f240 80dd 	bls.w	8007858 <_printf_float+0x3a8>
 800769e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80076a2:	2200      	movs	r2, #0
 80076a4:	2300      	movs	r3, #0
 80076a6:	f7f9 fa37 	bl	8000b18 <__aeabi_dcmpeq>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	d033      	beq.n	8007716 <_printf_float+0x266>
 80076ae:	4a37      	ldr	r2, [pc, #220]	@ (800778c <_printf_float+0x2dc>)
 80076b0:	2301      	movs	r3, #1
 80076b2:	4631      	mov	r1, r6
 80076b4:	4628      	mov	r0, r5
 80076b6:	47b8      	blx	r7
 80076b8:	3001      	adds	r0, #1
 80076ba:	f43f af54 	beq.w	8007566 <_printf_float+0xb6>
 80076be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80076c2:	4543      	cmp	r3, r8
 80076c4:	db02      	blt.n	80076cc <_printf_float+0x21c>
 80076c6:	6823      	ldr	r3, [r4, #0]
 80076c8:	07d8      	lsls	r0, r3, #31
 80076ca:	d50f      	bpl.n	80076ec <_printf_float+0x23c>
 80076cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076d0:	4631      	mov	r1, r6
 80076d2:	4628      	mov	r0, r5
 80076d4:	47b8      	blx	r7
 80076d6:	3001      	adds	r0, #1
 80076d8:	f43f af45 	beq.w	8007566 <_printf_float+0xb6>
 80076dc:	f04f 0900 	mov.w	r9, #0
 80076e0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80076e4:	f104 0a1a 	add.w	sl, r4, #26
 80076e8:	45c8      	cmp	r8, r9
 80076ea:	dc09      	bgt.n	8007700 <_printf_float+0x250>
 80076ec:	6823      	ldr	r3, [r4, #0]
 80076ee:	079b      	lsls	r3, r3, #30
 80076f0:	f100 8103 	bmi.w	80078fa <_printf_float+0x44a>
 80076f4:	68e0      	ldr	r0, [r4, #12]
 80076f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076f8:	4298      	cmp	r0, r3
 80076fa:	bfb8      	it	lt
 80076fc:	4618      	movlt	r0, r3
 80076fe:	e734      	b.n	800756a <_printf_float+0xba>
 8007700:	2301      	movs	r3, #1
 8007702:	4652      	mov	r2, sl
 8007704:	4631      	mov	r1, r6
 8007706:	4628      	mov	r0, r5
 8007708:	47b8      	blx	r7
 800770a:	3001      	adds	r0, #1
 800770c:	f43f af2b 	beq.w	8007566 <_printf_float+0xb6>
 8007710:	f109 0901 	add.w	r9, r9, #1
 8007714:	e7e8      	b.n	80076e8 <_printf_float+0x238>
 8007716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007718:	2b00      	cmp	r3, #0
 800771a:	dc39      	bgt.n	8007790 <_printf_float+0x2e0>
 800771c:	4a1b      	ldr	r2, [pc, #108]	@ (800778c <_printf_float+0x2dc>)
 800771e:	2301      	movs	r3, #1
 8007720:	4631      	mov	r1, r6
 8007722:	4628      	mov	r0, r5
 8007724:	47b8      	blx	r7
 8007726:	3001      	adds	r0, #1
 8007728:	f43f af1d 	beq.w	8007566 <_printf_float+0xb6>
 800772c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007730:	ea59 0303 	orrs.w	r3, r9, r3
 8007734:	d102      	bne.n	800773c <_printf_float+0x28c>
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	07d9      	lsls	r1, r3, #31
 800773a:	d5d7      	bpl.n	80076ec <_printf_float+0x23c>
 800773c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007740:	4631      	mov	r1, r6
 8007742:	4628      	mov	r0, r5
 8007744:	47b8      	blx	r7
 8007746:	3001      	adds	r0, #1
 8007748:	f43f af0d 	beq.w	8007566 <_printf_float+0xb6>
 800774c:	f04f 0a00 	mov.w	sl, #0
 8007750:	f104 0b1a 	add.w	fp, r4, #26
 8007754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007756:	425b      	negs	r3, r3
 8007758:	4553      	cmp	r3, sl
 800775a:	dc01      	bgt.n	8007760 <_printf_float+0x2b0>
 800775c:	464b      	mov	r3, r9
 800775e:	e793      	b.n	8007688 <_printf_float+0x1d8>
 8007760:	2301      	movs	r3, #1
 8007762:	465a      	mov	r2, fp
 8007764:	4631      	mov	r1, r6
 8007766:	4628      	mov	r0, r5
 8007768:	47b8      	blx	r7
 800776a:	3001      	adds	r0, #1
 800776c:	f43f aefb 	beq.w	8007566 <_printf_float+0xb6>
 8007770:	f10a 0a01 	add.w	sl, sl, #1
 8007774:	e7ee      	b.n	8007754 <_printf_float+0x2a4>
 8007776:	bf00      	nop
 8007778:	7fefffff 	.word	0x7fefffff
 800777c:	0800a1a8 	.word	0x0800a1a8
 8007780:	0800a1ac 	.word	0x0800a1ac
 8007784:	0800a1b0 	.word	0x0800a1b0
 8007788:	0800a1b4 	.word	0x0800a1b4
 800778c:	0800a1b8 	.word	0x0800a1b8
 8007790:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007792:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007796:	4553      	cmp	r3, sl
 8007798:	bfa8      	it	ge
 800779a:	4653      	movge	r3, sl
 800779c:	2b00      	cmp	r3, #0
 800779e:	4699      	mov	r9, r3
 80077a0:	dc36      	bgt.n	8007810 <_printf_float+0x360>
 80077a2:	f04f 0b00 	mov.w	fp, #0
 80077a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077aa:	f104 021a 	add.w	r2, r4, #26
 80077ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80077b0:	9306      	str	r3, [sp, #24]
 80077b2:	eba3 0309 	sub.w	r3, r3, r9
 80077b6:	455b      	cmp	r3, fp
 80077b8:	dc31      	bgt.n	800781e <_printf_float+0x36e>
 80077ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077bc:	459a      	cmp	sl, r3
 80077be:	dc3a      	bgt.n	8007836 <_printf_float+0x386>
 80077c0:	6823      	ldr	r3, [r4, #0]
 80077c2:	07da      	lsls	r2, r3, #31
 80077c4:	d437      	bmi.n	8007836 <_printf_float+0x386>
 80077c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077c8:	ebaa 0903 	sub.w	r9, sl, r3
 80077cc:	9b06      	ldr	r3, [sp, #24]
 80077ce:	ebaa 0303 	sub.w	r3, sl, r3
 80077d2:	4599      	cmp	r9, r3
 80077d4:	bfa8      	it	ge
 80077d6:	4699      	movge	r9, r3
 80077d8:	f1b9 0f00 	cmp.w	r9, #0
 80077dc:	dc33      	bgt.n	8007846 <_printf_float+0x396>
 80077de:	f04f 0800 	mov.w	r8, #0
 80077e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077e6:	f104 0b1a 	add.w	fp, r4, #26
 80077ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ec:	ebaa 0303 	sub.w	r3, sl, r3
 80077f0:	eba3 0309 	sub.w	r3, r3, r9
 80077f4:	4543      	cmp	r3, r8
 80077f6:	f77f af79 	ble.w	80076ec <_printf_float+0x23c>
 80077fa:	2301      	movs	r3, #1
 80077fc:	465a      	mov	r2, fp
 80077fe:	4631      	mov	r1, r6
 8007800:	4628      	mov	r0, r5
 8007802:	47b8      	blx	r7
 8007804:	3001      	adds	r0, #1
 8007806:	f43f aeae 	beq.w	8007566 <_printf_float+0xb6>
 800780a:	f108 0801 	add.w	r8, r8, #1
 800780e:	e7ec      	b.n	80077ea <_printf_float+0x33a>
 8007810:	4642      	mov	r2, r8
 8007812:	4631      	mov	r1, r6
 8007814:	4628      	mov	r0, r5
 8007816:	47b8      	blx	r7
 8007818:	3001      	adds	r0, #1
 800781a:	d1c2      	bne.n	80077a2 <_printf_float+0x2f2>
 800781c:	e6a3      	b.n	8007566 <_printf_float+0xb6>
 800781e:	2301      	movs	r3, #1
 8007820:	4631      	mov	r1, r6
 8007822:	4628      	mov	r0, r5
 8007824:	9206      	str	r2, [sp, #24]
 8007826:	47b8      	blx	r7
 8007828:	3001      	adds	r0, #1
 800782a:	f43f ae9c 	beq.w	8007566 <_printf_float+0xb6>
 800782e:	9a06      	ldr	r2, [sp, #24]
 8007830:	f10b 0b01 	add.w	fp, fp, #1
 8007834:	e7bb      	b.n	80077ae <_printf_float+0x2fe>
 8007836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800783a:	4631      	mov	r1, r6
 800783c:	4628      	mov	r0, r5
 800783e:	47b8      	blx	r7
 8007840:	3001      	adds	r0, #1
 8007842:	d1c0      	bne.n	80077c6 <_printf_float+0x316>
 8007844:	e68f      	b.n	8007566 <_printf_float+0xb6>
 8007846:	9a06      	ldr	r2, [sp, #24]
 8007848:	464b      	mov	r3, r9
 800784a:	4442      	add	r2, r8
 800784c:	4631      	mov	r1, r6
 800784e:	4628      	mov	r0, r5
 8007850:	47b8      	blx	r7
 8007852:	3001      	adds	r0, #1
 8007854:	d1c3      	bne.n	80077de <_printf_float+0x32e>
 8007856:	e686      	b.n	8007566 <_printf_float+0xb6>
 8007858:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800785c:	f1ba 0f01 	cmp.w	sl, #1
 8007860:	dc01      	bgt.n	8007866 <_printf_float+0x3b6>
 8007862:	07db      	lsls	r3, r3, #31
 8007864:	d536      	bpl.n	80078d4 <_printf_float+0x424>
 8007866:	2301      	movs	r3, #1
 8007868:	4642      	mov	r2, r8
 800786a:	4631      	mov	r1, r6
 800786c:	4628      	mov	r0, r5
 800786e:	47b8      	blx	r7
 8007870:	3001      	adds	r0, #1
 8007872:	f43f ae78 	beq.w	8007566 <_printf_float+0xb6>
 8007876:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800787a:	4631      	mov	r1, r6
 800787c:	4628      	mov	r0, r5
 800787e:	47b8      	blx	r7
 8007880:	3001      	adds	r0, #1
 8007882:	f43f ae70 	beq.w	8007566 <_printf_float+0xb6>
 8007886:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800788a:	2200      	movs	r2, #0
 800788c:	2300      	movs	r3, #0
 800788e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007892:	f7f9 f941 	bl	8000b18 <__aeabi_dcmpeq>
 8007896:	b9c0      	cbnz	r0, 80078ca <_printf_float+0x41a>
 8007898:	4653      	mov	r3, sl
 800789a:	f108 0201 	add.w	r2, r8, #1
 800789e:	4631      	mov	r1, r6
 80078a0:	4628      	mov	r0, r5
 80078a2:	47b8      	blx	r7
 80078a4:	3001      	adds	r0, #1
 80078a6:	d10c      	bne.n	80078c2 <_printf_float+0x412>
 80078a8:	e65d      	b.n	8007566 <_printf_float+0xb6>
 80078aa:	2301      	movs	r3, #1
 80078ac:	465a      	mov	r2, fp
 80078ae:	4631      	mov	r1, r6
 80078b0:	4628      	mov	r0, r5
 80078b2:	47b8      	blx	r7
 80078b4:	3001      	adds	r0, #1
 80078b6:	f43f ae56 	beq.w	8007566 <_printf_float+0xb6>
 80078ba:	f108 0801 	add.w	r8, r8, #1
 80078be:	45d0      	cmp	r8, sl
 80078c0:	dbf3      	blt.n	80078aa <_printf_float+0x3fa>
 80078c2:	464b      	mov	r3, r9
 80078c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80078c8:	e6df      	b.n	800768a <_printf_float+0x1da>
 80078ca:	f04f 0800 	mov.w	r8, #0
 80078ce:	f104 0b1a 	add.w	fp, r4, #26
 80078d2:	e7f4      	b.n	80078be <_printf_float+0x40e>
 80078d4:	2301      	movs	r3, #1
 80078d6:	4642      	mov	r2, r8
 80078d8:	e7e1      	b.n	800789e <_printf_float+0x3ee>
 80078da:	2301      	movs	r3, #1
 80078dc:	464a      	mov	r2, r9
 80078de:	4631      	mov	r1, r6
 80078e0:	4628      	mov	r0, r5
 80078e2:	47b8      	blx	r7
 80078e4:	3001      	adds	r0, #1
 80078e6:	f43f ae3e 	beq.w	8007566 <_printf_float+0xb6>
 80078ea:	f108 0801 	add.w	r8, r8, #1
 80078ee:	68e3      	ldr	r3, [r4, #12]
 80078f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078f2:	1a5b      	subs	r3, r3, r1
 80078f4:	4543      	cmp	r3, r8
 80078f6:	dcf0      	bgt.n	80078da <_printf_float+0x42a>
 80078f8:	e6fc      	b.n	80076f4 <_printf_float+0x244>
 80078fa:	f04f 0800 	mov.w	r8, #0
 80078fe:	f104 0919 	add.w	r9, r4, #25
 8007902:	e7f4      	b.n	80078ee <_printf_float+0x43e>

08007904 <_printf_common>:
 8007904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007908:	4616      	mov	r6, r2
 800790a:	4698      	mov	r8, r3
 800790c:	688a      	ldr	r2, [r1, #8]
 800790e:	690b      	ldr	r3, [r1, #16]
 8007910:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007914:	4293      	cmp	r3, r2
 8007916:	bfb8      	it	lt
 8007918:	4613      	movlt	r3, r2
 800791a:	6033      	str	r3, [r6, #0]
 800791c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007920:	4607      	mov	r7, r0
 8007922:	460c      	mov	r4, r1
 8007924:	b10a      	cbz	r2, 800792a <_printf_common+0x26>
 8007926:	3301      	adds	r3, #1
 8007928:	6033      	str	r3, [r6, #0]
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	0699      	lsls	r1, r3, #26
 800792e:	bf42      	ittt	mi
 8007930:	6833      	ldrmi	r3, [r6, #0]
 8007932:	3302      	addmi	r3, #2
 8007934:	6033      	strmi	r3, [r6, #0]
 8007936:	6825      	ldr	r5, [r4, #0]
 8007938:	f015 0506 	ands.w	r5, r5, #6
 800793c:	d106      	bne.n	800794c <_printf_common+0x48>
 800793e:	f104 0a19 	add.w	sl, r4, #25
 8007942:	68e3      	ldr	r3, [r4, #12]
 8007944:	6832      	ldr	r2, [r6, #0]
 8007946:	1a9b      	subs	r3, r3, r2
 8007948:	42ab      	cmp	r3, r5
 800794a:	dc26      	bgt.n	800799a <_printf_common+0x96>
 800794c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007950:	6822      	ldr	r2, [r4, #0]
 8007952:	3b00      	subs	r3, #0
 8007954:	bf18      	it	ne
 8007956:	2301      	movne	r3, #1
 8007958:	0692      	lsls	r2, r2, #26
 800795a:	d42b      	bmi.n	80079b4 <_printf_common+0xb0>
 800795c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007960:	4641      	mov	r1, r8
 8007962:	4638      	mov	r0, r7
 8007964:	47c8      	blx	r9
 8007966:	3001      	adds	r0, #1
 8007968:	d01e      	beq.n	80079a8 <_printf_common+0xa4>
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	6922      	ldr	r2, [r4, #16]
 800796e:	f003 0306 	and.w	r3, r3, #6
 8007972:	2b04      	cmp	r3, #4
 8007974:	bf02      	ittt	eq
 8007976:	68e5      	ldreq	r5, [r4, #12]
 8007978:	6833      	ldreq	r3, [r6, #0]
 800797a:	1aed      	subeq	r5, r5, r3
 800797c:	68a3      	ldr	r3, [r4, #8]
 800797e:	bf0c      	ite	eq
 8007980:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007984:	2500      	movne	r5, #0
 8007986:	4293      	cmp	r3, r2
 8007988:	bfc4      	itt	gt
 800798a:	1a9b      	subgt	r3, r3, r2
 800798c:	18ed      	addgt	r5, r5, r3
 800798e:	2600      	movs	r6, #0
 8007990:	341a      	adds	r4, #26
 8007992:	42b5      	cmp	r5, r6
 8007994:	d11a      	bne.n	80079cc <_printf_common+0xc8>
 8007996:	2000      	movs	r0, #0
 8007998:	e008      	b.n	80079ac <_printf_common+0xa8>
 800799a:	2301      	movs	r3, #1
 800799c:	4652      	mov	r2, sl
 800799e:	4641      	mov	r1, r8
 80079a0:	4638      	mov	r0, r7
 80079a2:	47c8      	blx	r9
 80079a4:	3001      	adds	r0, #1
 80079a6:	d103      	bne.n	80079b0 <_printf_common+0xac>
 80079a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80079ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b0:	3501      	adds	r5, #1
 80079b2:	e7c6      	b.n	8007942 <_printf_common+0x3e>
 80079b4:	18e1      	adds	r1, r4, r3
 80079b6:	1c5a      	adds	r2, r3, #1
 80079b8:	2030      	movs	r0, #48	@ 0x30
 80079ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079be:	4422      	add	r2, r4
 80079c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079c8:	3302      	adds	r3, #2
 80079ca:	e7c7      	b.n	800795c <_printf_common+0x58>
 80079cc:	2301      	movs	r3, #1
 80079ce:	4622      	mov	r2, r4
 80079d0:	4641      	mov	r1, r8
 80079d2:	4638      	mov	r0, r7
 80079d4:	47c8      	blx	r9
 80079d6:	3001      	adds	r0, #1
 80079d8:	d0e6      	beq.n	80079a8 <_printf_common+0xa4>
 80079da:	3601      	adds	r6, #1
 80079dc:	e7d9      	b.n	8007992 <_printf_common+0x8e>
	...

080079e0 <_printf_i>:
 80079e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079e4:	7e0f      	ldrb	r7, [r1, #24]
 80079e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079e8:	2f78      	cmp	r7, #120	@ 0x78
 80079ea:	4691      	mov	r9, r2
 80079ec:	4680      	mov	r8, r0
 80079ee:	460c      	mov	r4, r1
 80079f0:	469a      	mov	sl, r3
 80079f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079f6:	d807      	bhi.n	8007a08 <_printf_i+0x28>
 80079f8:	2f62      	cmp	r7, #98	@ 0x62
 80079fa:	d80a      	bhi.n	8007a12 <_printf_i+0x32>
 80079fc:	2f00      	cmp	r7, #0
 80079fe:	f000 80d2 	beq.w	8007ba6 <_printf_i+0x1c6>
 8007a02:	2f58      	cmp	r7, #88	@ 0x58
 8007a04:	f000 80b9 	beq.w	8007b7a <_printf_i+0x19a>
 8007a08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a10:	e03a      	b.n	8007a88 <_printf_i+0xa8>
 8007a12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a16:	2b15      	cmp	r3, #21
 8007a18:	d8f6      	bhi.n	8007a08 <_printf_i+0x28>
 8007a1a:	a101      	add	r1, pc, #4	@ (adr r1, 8007a20 <_printf_i+0x40>)
 8007a1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a20:	08007a79 	.word	0x08007a79
 8007a24:	08007a8d 	.word	0x08007a8d
 8007a28:	08007a09 	.word	0x08007a09
 8007a2c:	08007a09 	.word	0x08007a09
 8007a30:	08007a09 	.word	0x08007a09
 8007a34:	08007a09 	.word	0x08007a09
 8007a38:	08007a8d 	.word	0x08007a8d
 8007a3c:	08007a09 	.word	0x08007a09
 8007a40:	08007a09 	.word	0x08007a09
 8007a44:	08007a09 	.word	0x08007a09
 8007a48:	08007a09 	.word	0x08007a09
 8007a4c:	08007b8d 	.word	0x08007b8d
 8007a50:	08007ab7 	.word	0x08007ab7
 8007a54:	08007b47 	.word	0x08007b47
 8007a58:	08007a09 	.word	0x08007a09
 8007a5c:	08007a09 	.word	0x08007a09
 8007a60:	08007baf 	.word	0x08007baf
 8007a64:	08007a09 	.word	0x08007a09
 8007a68:	08007ab7 	.word	0x08007ab7
 8007a6c:	08007a09 	.word	0x08007a09
 8007a70:	08007a09 	.word	0x08007a09
 8007a74:	08007b4f 	.word	0x08007b4f
 8007a78:	6833      	ldr	r3, [r6, #0]
 8007a7a:	1d1a      	adds	r2, r3, #4
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	6032      	str	r2, [r6, #0]
 8007a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e09d      	b.n	8007bc8 <_printf_i+0x1e8>
 8007a8c:	6833      	ldr	r3, [r6, #0]
 8007a8e:	6820      	ldr	r0, [r4, #0]
 8007a90:	1d19      	adds	r1, r3, #4
 8007a92:	6031      	str	r1, [r6, #0]
 8007a94:	0606      	lsls	r6, r0, #24
 8007a96:	d501      	bpl.n	8007a9c <_printf_i+0xbc>
 8007a98:	681d      	ldr	r5, [r3, #0]
 8007a9a:	e003      	b.n	8007aa4 <_printf_i+0xc4>
 8007a9c:	0645      	lsls	r5, r0, #25
 8007a9e:	d5fb      	bpl.n	8007a98 <_printf_i+0xb8>
 8007aa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007aa4:	2d00      	cmp	r5, #0
 8007aa6:	da03      	bge.n	8007ab0 <_printf_i+0xd0>
 8007aa8:	232d      	movs	r3, #45	@ 0x2d
 8007aaa:	426d      	negs	r5, r5
 8007aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ab0:	4859      	ldr	r0, [pc, #356]	@ (8007c18 <_printf_i+0x238>)
 8007ab2:	230a      	movs	r3, #10
 8007ab4:	e011      	b.n	8007ada <_printf_i+0xfa>
 8007ab6:	6821      	ldr	r1, [r4, #0]
 8007ab8:	6833      	ldr	r3, [r6, #0]
 8007aba:	0608      	lsls	r0, r1, #24
 8007abc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ac0:	d402      	bmi.n	8007ac8 <_printf_i+0xe8>
 8007ac2:	0649      	lsls	r1, r1, #25
 8007ac4:	bf48      	it	mi
 8007ac6:	b2ad      	uxthmi	r5, r5
 8007ac8:	2f6f      	cmp	r7, #111	@ 0x6f
 8007aca:	4853      	ldr	r0, [pc, #332]	@ (8007c18 <_printf_i+0x238>)
 8007acc:	6033      	str	r3, [r6, #0]
 8007ace:	bf14      	ite	ne
 8007ad0:	230a      	movne	r3, #10
 8007ad2:	2308      	moveq	r3, #8
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ada:	6866      	ldr	r6, [r4, #4]
 8007adc:	60a6      	str	r6, [r4, #8]
 8007ade:	2e00      	cmp	r6, #0
 8007ae0:	bfa2      	ittt	ge
 8007ae2:	6821      	ldrge	r1, [r4, #0]
 8007ae4:	f021 0104 	bicge.w	r1, r1, #4
 8007ae8:	6021      	strge	r1, [r4, #0]
 8007aea:	b90d      	cbnz	r5, 8007af0 <_printf_i+0x110>
 8007aec:	2e00      	cmp	r6, #0
 8007aee:	d04b      	beq.n	8007b88 <_printf_i+0x1a8>
 8007af0:	4616      	mov	r6, r2
 8007af2:	fbb5 f1f3 	udiv	r1, r5, r3
 8007af6:	fb03 5711 	mls	r7, r3, r1, r5
 8007afa:	5dc7      	ldrb	r7, [r0, r7]
 8007afc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b00:	462f      	mov	r7, r5
 8007b02:	42bb      	cmp	r3, r7
 8007b04:	460d      	mov	r5, r1
 8007b06:	d9f4      	bls.n	8007af2 <_printf_i+0x112>
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	d10b      	bne.n	8007b24 <_printf_i+0x144>
 8007b0c:	6823      	ldr	r3, [r4, #0]
 8007b0e:	07df      	lsls	r7, r3, #31
 8007b10:	d508      	bpl.n	8007b24 <_printf_i+0x144>
 8007b12:	6923      	ldr	r3, [r4, #16]
 8007b14:	6861      	ldr	r1, [r4, #4]
 8007b16:	4299      	cmp	r1, r3
 8007b18:	bfde      	ittt	le
 8007b1a:	2330      	movle	r3, #48	@ 0x30
 8007b1c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b20:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007b24:	1b92      	subs	r2, r2, r6
 8007b26:	6122      	str	r2, [r4, #16]
 8007b28:	f8cd a000 	str.w	sl, [sp]
 8007b2c:	464b      	mov	r3, r9
 8007b2e:	aa03      	add	r2, sp, #12
 8007b30:	4621      	mov	r1, r4
 8007b32:	4640      	mov	r0, r8
 8007b34:	f7ff fee6 	bl	8007904 <_printf_common>
 8007b38:	3001      	adds	r0, #1
 8007b3a:	d14a      	bne.n	8007bd2 <_printf_i+0x1f2>
 8007b3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b40:	b004      	add	sp, #16
 8007b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b46:	6823      	ldr	r3, [r4, #0]
 8007b48:	f043 0320 	orr.w	r3, r3, #32
 8007b4c:	6023      	str	r3, [r4, #0]
 8007b4e:	4833      	ldr	r0, [pc, #204]	@ (8007c1c <_printf_i+0x23c>)
 8007b50:	2778      	movs	r7, #120	@ 0x78
 8007b52:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b56:	6823      	ldr	r3, [r4, #0]
 8007b58:	6831      	ldr	r1, [r6, #0]
 8007b5a:	061f      	lsls	r7, r3, #24
 8007b5c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b60:	d402      	bmi.n	8007b68 <_printf_i+0x188>
 8007b62:	065f      	lsls	r7, r3, #25
 8007b64:	bf48      	it	mi
 8007b66:	b2ad      	uxthmi	r5, r5
 8007b68:	6031      	str	r1, [r6, #0]
 8007b6a:	07d9      	lsls	r1, r3, #31
 8007b6c:	bf44      	itt	mi
 8007b6e:	f043 0320 	orrmi.w	r3, r3, #32
 8007b72:	6023      	strmi	r3, [r4, #0]
 8007b74:	b11d      	cbz	r5, 8007b7e <_printf_i+0x19e>
 8007b76:	2310      	movs	r3, #16
 8007b78:	e7ac      	b.n	8007ad4 <_printf_i+0xf4>
 8007b7a:	4827      	ldr	r0, [pc, #156]	@ (8007c18 <_printf_i+0x238>)
 8007b7c:	e7e9      	b.n	8007b52 <_printf_i+0x172>
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	f023 0320 	bic.w	r3, r3, #32
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	e7f6      	b.n	8007b76 <_printf_i+0x196>
 8007b88:	4616      	mov	r6, r2
 8007b8a:	e7bd      	b.n	8007b08 <_printf_i+0x128>
 8007b8c:	6833      	ldr	r3, [r6, #0]
 8007b8e:	6825      	ldr	r5, [r4, #0]
 8007b90:	6961      	ldr	r1, [r4, #20]
 8007b92:	1d18      	adds	r0, r3, #4
 8007b94:	6030      	str	r0, [r6, #0]
 8007b96:	062e      	lsls	r6, r5, #24
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	d501      	bpl.n	8007ba0 <_printf_i+0x1c0>
 8007b9c:	6019      	str	r1, [r3, #0]
 8007b9e:	e002      	b.n	8007ba6 <_printf_i+0x1c6>
 8007ba0:	0668      	lsls	r0, r5, #25
 8007ba2:	d5fb      	bpl.n	8007b9c <_printf_i+0x1bc>
 8007ba4:	8019      	strh	r1, [r3, #0]
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	6123      	str	r3, [r4, #16]
 8007baa:	4616      	mov	r6, r2
 8007bac:	e7bc      	b.n	8007b28 <_printf_i+0x148>
 8007bae:	6833      	ldr	r3, [r6, #0]
 8007bb0:	1d1a      	adds	r2, r3, #4
 8007bb2:	6032      	str	r2, [r6, #0]
 8007bb4:	681e      	ldr	r6, [r3, #0]
 8007bb6:	6862      	ldr	r2, [r4, #4]
 8007bb8:	2100      	movs	r1, #0
 8007bba:	4630      	mov	r0, r6
 8007bbc:	f7f8 fb30 	bl	8000220 <memchr>
 8007bc0:	b108      	cbz	r0, 8007bc6 <_printf_i+0x1e6>
 8007bc2:	1b80      	subs	r0, r0, r6
 8007bc4:	6060      	str	r0, [r4, #4]
 8007bc6:	6863      	ldr	r3, [r4, #4]
 8007bc8:	6123      	str	r3, [r4, #16]
 8007bca:	2300      	movs	r3, #0
 8007bcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bd0:	e7aa      	b.n	8007b28 <_printf_i+0x148>
 8007bd2:	6923      	ldr	r3, [r4, #16]
 8007bd4:	4632      	mov	r2, r6
 8007bd6:	4649      	mov	r1, r9
 8007bd8:	4640      	mov	r0, r8
 8007bda:	47d0      	blx	sl
 8007bdc:	3001      	adds	r0, #1
 8007bde:	d0ad      	beq.n	8007b3c <_printf_i+0x15c>
 8007be0:	6823      	ldr	r3, [r4, #0]
 8007be2:	079b      	lsls	r3, r3, #30
 8007be4:	d413      	bmi.n	8007c0e <_printf_i+0x22e>
 8007be6:	68e0      	ldr	r0, [r4, #12]
 8007be8:	9b03      	ldr	r3, [sp, #12]
 8007bea:	4298      	cmp	r0, r3
 8007bec:	bfb8      	it	lt
 8007bee:	4618      	movlt	r0, r3
 8007bf0:	e7a6      	b.n	8007b40 <_printf_i+0x160>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	4632      	mov	r2, r6
 8007bf6:	4649      	mov	r1, r9
 8007bf8:	4640      	mov	r0, r8
 8007bfa:	47d0      	blx	sl
 8007bfc:	3001      	adds	r0, #1
 8007bfe:	d09d      	beq.n	8007b3c <_printf_i+0x15c>
 8007c00:	3501      	adds	r5, #1
 8007c02:	68e3      	ldr	r3, [r4, #12]
 8007c04:	9903      	ldr	r1, [sp, #12]
 8007c06:	1a5b      	subs	r3, r3, r1
 8007c08:	42ab      	cmp	r3, r5
 8007c0a:	dcf2      	bgt.n	8007bf2 <_printf_i+0x212>
 8007c0c:	e7eb      	b.n	8007be6 <_printf_i+0x206>
 8007c0e:	2500      	movs	r5, #0
 8007c10:	f104 0619 	add.w	r6, r4, #25
 8007c14:	e7f5      	b.n	8007c02 <_printf_i+0x222>
 8007c16:	bf00      	nop
 8007c18:	0800a1ba 	.word	0x0800a1ba
 8007c1c:	0800a1cb 	.word	0x0800a1cb

08007c20 <std>:
 8007c20:	2300      	movs	r3, #0
 8007c22:	b510      	push	{r4, lr}
 8007c24:	4604      	mov	r4, r0
 8007c26:	e9c0 3300 	strd	r3, r3, [r0]
 8007c2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c2e:	6083      	str	r3, [r0, #8]
 8007c30:	8181      	strh	r1, [r0, #12]
 8007c32:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c34:	81c2      	strh	r2, [r0, #14]
 8007c36:	6183      	str	r3, [r0, #24]
 8007c38:	4619      	mov	r1, r3
 8007c3a:	2208      	movs	r2, #8
 8007c3c:	305c      	adds	r0, #92	@ 0x5c
 8007c3e:	f000 f928 	bl	8007e92 <memset>
 8007c42:	4b0d      	ldr	r3, [pc, #52]	@ (8007c78 <std+0x58>)
 8007c44:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c46:	4b0d      	ldr	r3, [pc, #52]	@ (8007c7c <std+0x5c>)
 8007c48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c80 <std+0x60>)
 8007c4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c84 <std+0x64>)
 8007c50:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c52:	4b0d      	ldr	r3, [pc, #52]	@ (8007c88 <std+0x68>)
 8007c54:	6224      	str	r4, [r4, #32]
 8007c56:	429c      	cmp	r4, r3
 8007c58:	d006      	beq.n	8007c68 <std+0x48>
 8007c5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c5e:	4294      	cmp	r4, r2
 8007c60:	d002      	beq.n	8007c68 <std+0x48>
 8007c62:	33d0      	adds	r3, #208	@ 0xd0
 8007c64:	429c      	cmp	r4, r3
 8007c66:	d105      	bne.n	8007c74 <std+0x54>
 8007c68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c70:	f000 b98c 	b.w	8007f8c <__retarget_lock_init_recursive>
 8007c74:	bd10      	pop	{r4, pc}
 8007c76:	bf00      	nop
 8007c78:	08007e0d 	.word	0x08007e0d
 8007c7c:	08007e2f 	.word	0x08007e2f
 8007c80:	08007e67 	.word	0x08007e67
 8007c84:	08007e8b 	.word	0x08007e8b
 8007c88:	200005c4 	.word	0x200005c4

08007c8c <stdio_exit_handler>:
 8007c8c:	4a02      	ldr	r2, [pc, #8]	@ (8007c98 <stdio_exit_handler+0xc>)
 8007c8e:	4903      	ldr	r1, [pc, #12]	@ (8007c9c <stdio_exit_handler+0x10>)
 8007c90:	4803      	ldr	r0, [pc, #12]	@ (8007ca0 <stdio_exit_handler+0x14>)
 8007c92:	f000 b869 	b.w	8007d68 <_fwalk_sglue>
 8007c96:	bf00      	nop
 8007c98:	20000024 	.word	0x20000024
 8007c9c:	080098ed 	.word	0x080098ed
 8007ca0:	20000034 	.word	0x20000034

08007ca4 <cleanup_stdio>:
 8007ca4:	6841      	ldr	r1, [r0, #4]
 8007ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8007cd8 <cleanup_stdio+0x34>)
 8007ca8:	4299      	cmp	r1, r3
 8007caa:	b510      	push	{r4, lr}
 8007cac:	4604      	mov	r4, r0
 8007cae:	d001      	beq.n	8007cb4 <cleanup_stdio+0x10>
 8007cb0:	f001 fe1c 	bl	80098ec <_fflush_r>
 8007cb4:	68a1      	ldr	r1, [r4, #8]
 8007cb6:	4b09      	ldr	r3, [pc, #36]	@ (8007cdc <cleanup_stdio+0x38>)
 8007cb8:	4299      	cmp	r1, r3
 8007cba:	d002      	beq.n	8007cc2 <cleanup_stdio+0x1e>
 8007cbc:	4620      	mov	r0, r4
 8007cbe:	f001 fe15 	bl	80098ec <_fflush_r>
 8007cc2:	68e1      	ldr	r1, [r4, #12]
 8007cc4:	4b06      	ldr	r3, [pc, #24]	@ (8007ce0 <cleanup_stdio+0x3c>)
 8007cc6:	4299      	cmp	r1, r3
 8007cc8:	d004      	beq.n	8007cd4 <cleanup_stdio+0x30>
 8007cca:	4620      	mov	r0, r4
 8007ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cd0:	f001 be0c 	b.w	80098ec <_fflush_r>
 8007cd4:	bd10      	pop	{r4, pc}
 8007cd6:	bf00      	nop
 8007cd8:	200005c4 	.word	0x200005c4
 8007cdc:	2000062c 	.word	0x2000062c
 8007ce0:	20000694 	.word	0x20000694

08007ce4 <global_stdio_init.part.0>:
 8007ce4:	b510      	push	{r4, lr}
 8007ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8007d14 <global_stdio_init.part.0+0x30>)
 8007ce8:	4c0b      	ldr	r4, [pc, #44]	@ (8007d18 <global_stdio_init.part.0+0x34>)
 8007cea:	4a0c      	ldr	r2, [pc, #48]	@ (8007d1c <global_stdio_init.part.0+0x38>)
 8007cec:	601a      	str	r2, [r3, #0]
 8007cee:	4620      	mov	r0, r4
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	2104      	movs	r1, #4
 8007cf4:	f7ff ff94 	bl	8007c20 <std>
 8007cf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	2109      	movs	r1, #9
 8007d00:	f7ff ff8e 	bl	8007c20 <std>
 8007d04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d08:	2202      	movs	r2, #2
 8007d0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d0e:	2112      	movs	r1, #18
 8007d10:	f7ff bf86 	b.w	8007c20 <std>
 8007d14:	200006fc 	.word	0x200006fc
 8007d18:	200005c4 	.word	0x200005c4
 8007d1c:	08007c8d 	.word	0x08007c8d

08007d20 <__sfp_lock_acquire>:
 8007d20:	4801      	ldr	r0, [pc, #4]	@ (8007d28 <__sfp_lock_acquire+0x8>)
 8007d22:	f000 b934 	b.w	8007f8e <__retarget_lock_acquire_recursive>
 8007d26:	bf00      	nop
 8007d28:	20000705 	.word	0x20000705

08007d2c <__sfp_lock_release>:
 8007d2c:	4801      	ldr	r0, [pc, #4]	@ (8007d34 <__sfp_lock_release+0x8>)
 8007d2e:	f000 b92f 	b.w	8007f90 <__retarget_lock_release_recursive>
 8007d32:	bf00      	nop
 8007d34:	20000705 	.word	0x20000705

08007d38 <__sinit>:
 8007d38:	b510      	push	{r4, lr}
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	f7ff fff0 	bl	8007d20 <__sfp_lock_acquire>
 8007d40:	6a23      	ldr	r3, [r4, #32]
 8007d42:	b11b      	cbz	r3, 8007d4c <__sinit+0x14>
 8007d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d48:	f7ff bff0 	b.w	8007d2c <__sfp_lock_release>
 8007d4c:	4b04      	ldr	r3, [pc, #16]	@ (8007d60 <__sinit+0x28>)
 8007d4e:	6223      	str	r3, [r4, #32]
 8007d50:	4b04      	ldr	r3, [pc, #16]	@ (8007d64 <__sinit+0x2c>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1f5      	bne.n	8007d44 <__sinit+0xc>
 8007d58:	f7ff ffc4 	bl	8007ce4 <global_stdio_init.part.0>
 8007d5c:	e7f2      	b.n	8007d44 <__sinit+0xc>
 8007d5e:	bf00      	nop
 8007d60:	08007ca5 	.word	0x08007ca5
 8007d64:	200006fc 	.word	0x200006fc

08007d68 <_fwalk_sglue>:
 8007d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d6c:	4607      	mov	r7, r0
 8007d6e:	4688      	mov	r8, r1
 8007d70:	4614      	mov	r4, r2
 8007d72:	2600      	movs	r6, #0
 8007d74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d78:	f1b9 0901 	subs.w	r9, r9, #1
 8007d7c:	d505      	bpl.n	8007d8a <_fwalk_sglue+0x22>
 8007d7e:	6824      	ldr	r4, [r4, #0]
 8007d80:	2c00      	cmp	r4, #0
 8007d82:	d1f7      	bne.n	8007d74 <_fwalk_sglue+0xc>
 8007d84:	4630      	mov	r0, r6
 8007d86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d8a:	89ab      	ldrh	r3, [r5, #12]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d907      	bls.n	8007da0 <_fwalk_sglue+0x38>
 8007d90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d94:	3301      	adds	r3, #1
 8007d96:	d003      	beq.n	8007da0 <_fwalk_sglue+0x38>
 8007d98:	4629      	mov	r1, r5
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	47c0      	blx	r8
 8007d9e:	4306      	orrs	r6, r0
 8007da0:	3568      	adds	r5, #104	@ 0x68
 8007da2:	e7e9      	b.n	8007d78 <_fwalk_sglue+0x10>

08007da4 <sniprintf>:
 8007da4:	b40c      	push	{r2, r3}
 8007da6:	b530      	push	{r4, r5, lr}
 8007da8:	4b17      	ldr	r3, [pc, #92]	@ (8007e08 <sniprintf+0x64>)
 8007daa:	1e0c      	subs	r4, r1, #0
 8007dac:	681d      	ldr	r5, [r3, #0]
 8007dae:	b09d      	sub	sp, #116	@ 0x74
 8007db0:	da08      	bge.n	8007dc4 <sniprintf+0x20>
 8007db2:	238b      	movs	r3, #139	@ 0x8b
 8007db4:	602b      	str	r3, [r5, #0]
 8007db6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007dba:	b01d      	add	sp, #116	@ 0x74
 8007dbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007dc0:	b002      	add	sp, #8
 8007dc2:	4770      	bx	lr
 8007dc4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007dc8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007dcc:	bf14      	ite	ne
 8007dce:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007dd2:	4623      	moveq	r3, r4
 8007dd4:	9304      	str	r3, [sp, #16]
 8007dd6:	9307      	str	r3, [sp, #28]
 8007dd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007ddc:	9002      	str	r0, [sp, #8]
 8007dde:	9006      	str	r0, [sp, #24]
 8007de0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007de4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007de6:	ab21      	add	r3, sp, #132	@ 0x84
 8007de8:	a902      	add	r1, sp, #8
 8007dea:	4628      	mov	r0, r5
 8007dec:	9301      	str	r3, [sp, #4]
 8007dee:	f001 fbfd 	bl	80095ec <_svfiprintf_r>
 8007df2:	1c43      	adds	r3, r0, #1
 8007df4:	bfbc      	itt	lt
 8007df6:	238b      	movlt	r3, #139	@ 0x8b
 8007df8:	602b      	strlt	r3, [r5, #0]
 8007dfa:	2c00      	cmp	r4, #0
 8007dfc:	d0dd      	beq.n	8007dba <sniprintf+0x16>
 8007dfe:	9b02      	ldr	r3, [sp, #8]
 8007e00:	2200      	movs	r2, #0
 8007e02:	701a      	strb	r2, [r3, #0]
 8007e04:	e7d9      	b.n	8007dba <sniprintf+0x16>
 8007e06:	bf00      	nop
 8007e08:	20000030 	.word	0x20000030

08007e0c <__sread>:
 8007e0c:	b510      	push	{r4, lr}
 8007e0e:	460c      	mov	r4, r1
 8007e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e14:	f000 f86c 	bl	8007ef0 <_read_r>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	bfab      	itete	ge
 8007e1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8007e20:	181b      	addge	r3, r3, r0
 8007e22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e26:	bfac      	ite	ge
 8007e28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e2a:	81a3      	strhlt	r3, [r4, #12]
 8007e2c:	bd10      	pop	{r4, pc}

08007e2e <__swrite>:
 8007e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e32:	461f      	mov	r7, r3
 8007e34:	898b      	ldrh	r3, [r1, #12]
 8007e36:	05db      	lsls	r3, r3, #23
 8007e38:	4605      	mov	r5, r0
 8007e3a:	460c      	mov	r4, r1
 8007e3c:	4616      	mov	r6, r2
 8007e3e:	d505      	bpl.n	8007e4c <__swrite+0x1e>
 8007e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e44:	2302      	movs	r3, #2
 8007e46:	2200      	movs	r2, #0
 8007e48:	f000 f840 	bl	8007ecc <_lseek_r>
 8007e4c:	89a3      	ldrh	r3, [r4, #12]
 8007e4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e56:	81a3      	strh	r3, [r4, #12]
 8007e58:	4632      	mov	r2, r6
 8007e5a:	463b      	mov	r3, r7
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e62:	f000 b857 	b.w	8007f14 <_write_r>

08007e66 <__sseek>:
 8007e66:	b510      	push	{r4, lr}
 8007e68:	460c      	mov	r4, r1
 8007e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e6e:	f000 f82d 	bl	8007ecc <_lseek_r>
 8007e72:	1c43      	adds	r3, r0, #1
 8007e74:	89a3      	ldrh	r3, [r4, #12]
 8007e76:	bf15      	itete	ne
 8007e78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e82:	81a3      	strheq	r3, [r4, #12]
 8007e84:	bf18      	it	ne
 8007e86:	81a3      	strhne	r3, [r4, #12]
 8007e88:	bd10      	pop	{r4, pc}

08007e8a <__sclose>:
 8007e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e8e:	f000 b80d 	b.w	8007eac <_close_r>

08007e92 <memset>:
 8007e92:	4402      	add	r2, r0
 8007e94:	4603      	mov	r3, r0
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d100      	bne.n	8007e9c <memset+0xa>
 8007e9a:	4770      	bx	lr
 8007e9c:	f803 1b01 	strb.w	r1, [r3], #1
 8007ea0:	e7f9      	b.n	8007e96 <memset+0x4>
	...

08007ea4 <_localeconv_r>:
 8007ea4:	4800      	ldr	r0, [pc, #0]	@ (8007ea8 <_localeconv_r+0x4>)
 8007ea6:	4770      	bx	lr
 8007ea8:	20000170 	.word	0x20000170

08007eac <_close_r>:
 8007eac:	b538      	push	{r3, r4, r5, lr}
 8007eae:	4d06      	ldr	r5, [pc, #24]	@ (8007ec8 <_close_r+0x1c>)
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	4608      	mov	r0, r1
 8007eb6:	602b      	str	r3, [r5, #0]
 8007eb8:	f7fa fe75 	bl	8002ba6 <_close>
 8007ebc:	1c43      	adds	r3, r0, #1
 8007ebe:	d102      	bne.n	8007ec6 <_close_r+0x1a>
 8007ec0:	682b      	ldr	r3, [r5, #0]
 8007ec2:	b103      	cbz	r3, 8007ec6 <_close_r+0x1a>
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	bd38      	pop	{r3, r4, r5, pc}
 8007ec8:	20000700 	.word	0x20000700

08007ecc <_lseek_r>:
 8007ecc:	b538      	push	{r3, r4, r5, lr}
 8007ece:	4d07      	ldr	r5, [pc, #28]	@ (8007eec <_lseek_r+0x20>)
 8007ed0:	4604      	mov	r4, r0
 8007ed2:	4608      	mov	r0, r1
 8007ed4:	4611      	mov	r1, r2
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	602a      	str	r2, [r5, #0]
 8007eda:	461a      	mov	r2, r3
 8007edc:	f7fa fe8a 	bl	8002bf4 <_lseek>
 8007ee0:	1c43      	adds	r3, r0, #1
 8007ee2:	d102      	bne.n	8007eea <_lseek_r+0x1e>
 8007ee4:	682b      	ldr	r3, [r5, #0]
 8007ee6:	b103      	cbz	r3, 8007eea <_lseek_r+0x1e>
 8007ee8:	6023      	str	r3, [r4, #0]
 8007eea:	bd38      	pop	{r3, r4, r5, pc}
 8007eec:	20000700 	.word	0x20000700

08007ef0 <_read_r>:
 8007ef0:	b538      	push	{r3, r4, r5, lr}
 8007ef2:	4d07      	ldr	r5, [pc, #28]	@ (8007f10 <_read_r+0x20>)
 8007ef4:	4604      	mov	r4, r0
 8007ef6:	4608      	mov	r0, r1
 8007ef8:	4611      	mov	r1, r2
 8007efa:	2200      	movs	r2, #0
 8007efc:	602a      	str	r2, [r5, #0]
 8007efe:	461a      	mov	r2, r3
 8007f00:	f7fa fe18 	bl	8002b34 <_read>
 8007f04:	1c43      	adds	r3, r0, #1
 8007f06:	d102      	bne.n	8007f0e <_read_r+0x1e>
 8007f08:	682b      	ldr	r3, [r5, #0]
 8007f0a:	b103      	cbz	r3, 8007f0e <_read_r+0x1e>
 8007f0c:	6023      	str	r3, [r4, #0]
 8007f0e:	bd38      	pop	{r3, r4, r5, pc}
 8007f10:	20000700 	.word	0x20000700

08007f14 <_write_r>:
 8007f14:	b538      	push	{r3, r4, r5, lr}
 8007f16:	4d07      	ldr	r5, [pc, #28]	@ (8007f34 <_write_r+0x20>)
 8007f18:	4604      	mov	r4, r0
 8007f1a:	4608      	mov	r0, r1
 8007f1c:	4611      	mov	r1, r2
 8007f1e:	2200      	movs	r2, #0
 8007f20:	602a      	str	r2, [r5, #0]
 8007f22:	461a      	mov	r2, r3
 8007f24:	f7fa fe23 	bl	8002b6e <_write>
 8007f28:	1c43      	adds	r3, r0, #1
 8007f2a:	d102      	bne.n	8007f32 <_write_r+0x1e>
 8007f2c:	682b      	ldr	r3, [r5, #0]
 8007f2e:	b103      	cbz	r3, 8007f32 <_write_r+0x1e>
 8007f30:	6023      	str	r3, [r4, #0]
 8007f32:	bd38      	pop	{r3, r4, r5, pc}
 8007f34:	20000700 	.word	0x20000700

08007f38 <__errno>:
 8007f38:	4b01      	ldr	r3, [pc, #4]	@ (8007f40 <__errno+0x8>)
 8007f3a:	6818      	ldr	r0, [r3, #0]
 8007f3c:	4770      	bx	lr
 8007f3e:	bf00      	nop
 8007f40:	20000030 	.word	0x20000030

08007f44 <__libc_init_array>:
 8007f44:	b570      	push	{r4, r5, r6, lr}
 8007f46:	4d0d      	ldr	r5, [pc, #52]	@ (8007f7c <__libc_init_array+0x38>)
 8007f48:	4c0d      	ldr	r4, [pc, #52]	@ (8007f80 <__libc_init_array+0x3c>)
 8007f4a:	1b64      	subs	r4, r4, r5
 8007f4c:	10a4      	asrs	r4, r4, #2
 8007f4e:	2600      	movs	r6, #0
 8007f50:	42a6      	cmp	r6, r4
 8007f52:	d109      	bne.n	8007f68 <__libc_init_array+0x24>
 8007f54:	4d0b      	ldr	r5, [pc, #44]	@ (8007f84 <__libc_init_array+0x40>)
 8007f56:	4c0c      	ldr	r4, [pc, #48]	@ (8007f88 <__libc_init_array+0x44>)
 8007f58:	f002 f8e4 	bl	800a124 <_init>
 8007f5c:	1b64      	subs	r4, r4, r5
 8007f5e:	10a4      	asrs	r4, r4, #2
 8007f60:	2600      	movs	r6, #0
 8007f62:	42a6      	cmp	r6, r4
 8007f64:	d105      	bne.n	8007f72 <__libc_init_array+0x2e>
 8007f66:	bd70      	pop	{r4, r5, r6, pc}
 8007f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f6c:	4798      	blx	r3
 8007f6e:	3601      	adds	r6, #1
 8007f70:	e7ee      	b.n	8007f50 <__libc_init_array+0xc>
 8007f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f76:	4798      	blx	r3
 8007f78:	3601      	adds	r6, #1
 8007f7a:	e7f2      	b.n	8007f62 <__libc_init_array+0x1e>
 8007f7c:	0800a520 	.word	0x0800a520
 8007f80:	0800a520 	.word	0x0800a520
 8007f84:	0800a520 	.word	0x0800a520
 8007f88:	0800a524 	.word	0x0800a524

08007f8c <__retarget_lock_init_recursive>:
 8007f8c:	4770      	bx	lr

08007f8e <__retarget_lock_acquire_recursive>:
 8007f8e:	4770      	bx	lr

08007f90 <__retarget_lock_release_recursive>:
 8007f90:	4770      	bx	lr

08007f92 <quorem>:
 8007f92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f96:	6903      	ldr	r3, [r0, #16]
 8007f98:	690c      	ldr	r4, [r1, #16]
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	4607      	mov	r7, r0
 8007f9e:	db7e      	blt.n	800809e <quorem+0x10c>
 8007fa0:	3c01      	subs	r4, #1
 8007fa2:	f101 0814 	add.w	r8, r1, #20
 8007fa6:	00a3      	lsls	r3, r4, #2
 8007fa8:	f100 0514 	add.w	r5, r0, #20
 8007fac:	9300      	str	r3, [sp, #0]
 8007fae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fb2:	9301      	str	r3, [sp, #4]
 8007fb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fc8:	d32e      	bcc.n	8008028 <quorem+0x96>
 8007fca:	f04f 0a00 	mov.w	sl, #0
 8007fce:	46c4      	mov	ip, r8
 8007fd0:	46ae      	mov	lr, r5
 8007fd2:	46d3      	mov	fp, sl
 8007fd4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007fd8:	b298      	uxth	r0, r3
 8007fda:	fb06 a000 	mla	r0, r6, r0, sl
 8007fde:	0c02      	lsrs	r2, r0, #16
 8007fe0:	0c1b      	lsrs	r3, r3, #16
 8007fe2:	fb06 2303 	mla	r3, r6, r3, r2
 8007fe6:	f8de 2000 	ldr.w	r2, [lr]
 8007fea:	b280      	uxth	r0, r0
 8007fec:	b292      	uxth	r2, r2
 8007fee:	1a12      	subs	r2, r2, r0
 8007ff0:	445a      	add	r2, fp
 8007ff2:	f8de 0000 	ldr.w	r0, [lr]
 8007ff6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008000:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008004:	b292      	uxth	r2, r2
 8008006:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800800a:	45e1      	cmp	r9, ip
 800800c:	f84e 2b04 	str.w	r2, [lr], #4
 8008010:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008014:	d2de      	bcs.n	8007fd4 <quorem+0x42>
 8008016:	9b00      	ldr	r3, [sp, #0]
 8008018:	58eb      	ldr	r3, [r5, r3]
 800801a:	b92b      	cbnz	r3, 8008028 <quorem+0x96>
 800801c:	9b01      	ldr	r3, [sp, #4]
 800801e:	3b04      	subs	r3, #4
 8008020:	429d      	cmp	r5, r3
 8008022:	461a      	mov	r2, r3
 8008024:	d32f      	bcc.n	8008086 <quorem+0xf4>
 8008026:	613c      	str	r4, [r7, #16]
 8008028:	4638      	mov	r0, r7
 800802a:	f001 f97b 	bl	8009324 <__mcmp>
 800802e:	2800      	cmp	r0, #0
 8008030:	db25      	blt.n	800807e <quorem+0xec>
 8008032:	4629      	mov	r1, r5
 8008034:	2000      	movs	r0, #0
 8008036:	f858 2b04 	ldr.w	r2, [r8], #4
 800803a:	f8d1 c000 	ldr.w	ip, [r1]
 800803e:	fa1f fe82 	uxth.w	lr, r2
 8008042:	fa1f f38c 	uxth.w	r3, ip
 8008046:	eba3 030e 	sub.w	r3, r3, lr
 800804a:	4403      	add	r3, r0
 800804c:	0c12      	lsrs	r2, r2, #16
 800804e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008052:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008056:	b29b      	uxth	r3, r3
 8008058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800805c:	45c1      	cmp	r9, r8
 800805e:	f841 3b04 	str.w	r3, [r1], #4
 8008062:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008066:	d2e6      	bcs.n	8008036 <quorem+0xa4>
 8008068:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800806c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008070:	b922      	cbnz	r2, 800807c <quorem+0xea>
 8008072:	3b04      	subs	r3, #4
 8008074:	429d      	cmp	r5, r3
 8008076:	461a      	mov	r2, r3
 8008078:	d30b      	bcc.n	8008092 <quorem+0x100>
 800807a:	613c      	str	r4, [r7, #16]
 800807c:	3601      	adds	r6, #1
 800807e:	4630      	mov	r0, r6
 8008080:	b003      	add	sp, #12
 8008082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008086:	6812      	ldr	r2, [r2, #0]
 8008088:	3b04      	subs	r3, #4
 800808a:	2a00      	cmp	r2, #0
 800808c:	d1cb      	bne.n	8008026 <quorem+0x94>
 800808e:	3c01      	subs	r4, #1
 8008090:	e7c6      	b.n	8008020 <quorem+0x8e>
 8008092:	6812      	ldr	r2, [r2, #0]
 8008094:	3b04      	subs	r3, #4
 8008096:	2a00      	cmp	r2, #0
 8008098:	d1ef      	bne.n	800807a <quorem+0xe8>
 800809a:	3c01      	subs	r4, #1
 800809c:	e7ea      	b.n	8008074 <quorem+0xe2>
 800809e:	2000      	movs	r0, #0
 80080a0:	e7ee      	b.n	8008080 <quorem+0xee>
 80080a2:	0000      	movs	r0, r0
 80080a4:	0000      	movs	r0, r0
	...

080080a8 <_dtoa_r>:
 80080a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ac:	69c7      	ldr	r7, [r0, #28]
 80080ae:	b099      	sub	sp, #100	@ 0x64
 80080b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80080b4:	ec55 4b10 	vmov	r4, r5, d0
 80080b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80080ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80080bc:	4683      	mov	fp, r0
 80080be:	920e      	str	r2, [sp, #56]	@ 0x38
 80080c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80080c2:	b97f      	cbnz	r7, 80080e4 <_dtoa_r+0x3c>
 80080c4:	2010      	movs	r0, #16
 80080c6:	f000 fdfd 	bl	8008cc4 <malloc>
 80080ca:	4602      	mov	r2, r0
 80080cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80080d0:	b920      	cbnz	r0, 80080dc <_dtoa_r+0x34>
 80080d2:	4ba7      	ldr	r3, [pc, #668]	@ (8008370 <_dtoa_r+0x2c8>)
 80080d4:	21ef      	movs	r1, #239	@ 0xef
 80080d6:	48a7      	ldr	r0, [pc, #668]	@ (8008374 <_dtoa_r+0x2cc>)
 80080d8:	f001 fc68 	bl	80099ac <__assert_func>
 80080dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80080e0:	6007      	str	r7, [r0, #0]
 80080e2:	60c7      	str	r7, [r0, #12]
 80080e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80080e8:	6819      	ldr	r1, [r3, #0]
 80080ea:	b159      	cbz	r1, 8008104 <_dtoa_r+0x5c>
 80080ec:	685a      	ldr	r2, [r3, #4]
 80080ee:	604a      	str	r2, [r1, #4]
 80080f0:	2301      	movs	r3, #1
 80080f2:	4093      	lsls	r3, r2
 80080f4:	608b      	str	r3, [r1, #8]
 80080f6:	4658      	mov	r0, fp
 80080f8:	f000 feda 	bl	8008eb0 <_Bfree>
 80080fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008100:	2200      	movs	r2, #0
 8008102:	601a      	str	r2, [r3, #0]
 8008104:	1e2b      	subs	r3, r5, #0
 8008106:	bfb9      	ittee	lt
 8008108:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800810c:	9303      	strlt	r3, [sp, #12]
 800810e:	2300      	movge	r3, #0
 8008110:	6033      	strge	r3, [r6, #0]
 8008112:	9f03      	ldr	r7, [sp, #12]
 8008114:	4b98      	ldr	r3, [pc, #608]	@ (8008378 <_dtoa_r+0x2d0>)
 8008116:	bfbc      	itt	lt
 8008118:	2201      	movlt	r2, #1
 800811a:	6032      	strlt	r2, [r6, #0]
 800811c:	43bb      	bics	r3, r7
 800811e:	d112      	bne.n	8008146 <_dtoa_r+0x9e>
 8008120:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008122:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800812c:	4323      	orrs	r3, r4
 800812e:	f000 854d 	beq.w	8008bcc <_dtoa_r+0xb24>
 8008132:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008134:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800838c <_dtoa_r+0x2e4>
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 854f 	beq.w	8008bdc <_dtoa_r+0xb34>
 800813e:	f10a 0303 	add.w	r3, sl, #3
 8008142:	f000 bd49 	b.w	8008bd8 <_dtoa_r+0xb30>
 8008146:	ed9d 7b02 	vldr	d7, [sp, #8]
 800814a:	2200      	movs	r2, #0
 800814c:	ec51 0b17 	vmov	r0, r1, d7
 8008150:	2300      	movs	r3, #0
 8008152:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008156:	f7f8 fcdf 	bl	8000b18 <__aeabi_dcmpeq>
 800815a:	4680      	mov	r8, r0
 800815c:	b158      	cbz	r0, 8008176 <_dtoa_r+0xce>
 800815e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008160:	2301      	movs	r3, #1
 8008162:	6013      	str	r3, [r2, #0]
 8008164:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008166:	b113      	cbz	r3, 800816e <_dtoa_r+0xc6>
 8008168:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800816a:	4b84      	ldr	r3, [pc, #528]	@ (800837c <_dtoa_r+0x2d4>)
 800816c:	6013      	str	r3, [r2, #0]
 800816e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008390 <_dtoa_r+0x2e8>
 8008172:	f000 bd33 	b.w	8008bdc <_dtoa_r+0xb34>
 8008176:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800817a:	aa16      	add	r2, sp, #88	@ 0x58
 800817c:	a917      	add	r1, sp, #92	@ 0x5c
 800817e:	4658      	mov	r0, fp
 8008180:	f001 f980 	bl	8009484 <__d2b>
 8008184:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008188:	4681      	mov	r9, r0
 800818a:	2e00      	cmp	r6, #0
 800818c:	d077      	beq.n	800827e <_dtoa_r+0x1d6>
 800818e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008190:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800819c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80081a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80081a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80081a8:	4619      	mov	r1, r3
 80081aa:	2200      	movs	r2, #0
 80081ac:	4b74      	ldr	r3, [pc, #464]	@ (8008380 <_dtoa_r+0x2d8>)
 80081ae:	f7f8 f893 	bl	80002d8 <__aeabi_dsub>
 80081b2:	a369      	add	r3, pc, #420	@ (adr r3, 8008358 <_dtoa_r+0x2b0>)
 80081b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b8:	f7f8 fa46 	bl	8000648 <__aeabi_dmul>
 80081bc:	a368      	add	r3, pc, #416	@ (adr r3, 8008360 <_dtoa_r+0x2b8>)
 80081be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c2:	f7f8 f88b 	bl	80002dc <__adddf3>
 80081c6:	4604      	mov	r4, r0
 80081c8:	4630      	mov	r0, r6
 80081ca:	460d      	mov	r5, r1
 80081cc:	f7f8 f9d2 	bl	8000574 <__aeabi_i2d>
 80081d0:	a365      	add	r3, pc, #404	@ (adr r3, 8008368 <_dtoa_r+0x2c0>)
 80081d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d6:	f7f8 fa37 	bl	8000648 <__aeabi_dmul>
 80081da:	4602      	mov	r2, r0
 80081dc:	460b      	mov	r3, r1
 80081de:	4620      	mov	r0, r4
 80081e0:	4629      	mov	r1, r5
 80081e2:	f7f8 f87b 	bl	80002dc <__adddf3>
 80081e6:	4604      	mov	r4, r0
 80081e8:	460d      	mov	r5, r1
 80081ea:	f7f8 fcdd 	bl	8000ba8 <__aeabi_d2iz>
 80081ee:	2200      	movs	r2, #0
 80081f0:	4607      	mov	r7, r0
 80081f2:	2300      	movs	r3, #0
 80081f4:	4620      	mov	r0, r4
 80081f6:	4629      	mov	r1, r5
 80081f8:	f7f8 fc98 	bl	8000b2c <__aeabi_dcmplt>
 80081fc:	b140      	cbz	r0, 8008210 <_dtoa_r+0x168>
 80081fe:	4638      	mov	r0, r7
 8008200:	f7f8 f9b8 	bl	8000574 <__aeabi_i2d>
 8008204:	4622      	mov	r2, r4
 8008206:	462b      	mov	r3, r5
 8008208:	f7f8 fc86 	bl	8000b18 <__aeabi_dcmpeq>
 800820c:	b900      	cbnz	r0, 8008210 <_dtoa_r+0x168>
 800820e:	3f01      	subs	r7, #1
 8008210:	2f16      	cmp	r7, #22
 8008212:	d851      	bhi.n	80082b8 <_dtoa_r+0x210>
 8008214:	4b5b      	ldr	r3, [pc, #364]	@ (8008384 <_dtoa_r+0x2dc>)
 8008216:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800821a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008222:	f7f8 fc83 	bl	8000b2c <__aeabi_dcmplt>
 8008226:	2800      	cmp	r0, #0
 8008228:	d048      	beq.n	80082bc <_dtoa_r+0x214>
 800822a:	3f01      	subs	r7, #1
 800822c:	2300      	movs	r3, #0
 800822e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008230:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008232:	1b9b      	subs	r3, r3, r6
 8008234:	1e5a      	subs	r2, r3, #1
 8008236:	bf44      	itt	mi
 8008238:	f1c3 0801 	rsbmi	r8, r3, #1
 800823c:	2300      	movmi	r3, #0
 800823e:	9208      	str	r2, [sp, #32]
 8008240:	bf54      	ite	pl
 8008242:	f04f 0800 	movpl.w	r8, #0
 8008246:	9308      	strmi	r3, [sp, #32]
 8008248:	2f00      	cmp	r7, #0
 800824a:	db39      	blt.n	80082c0 <_dtoa_r+0x218>
 800824c:	9b08      	ldr	r3, [sp, #32]
 800824e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008250:	443b      	add	r3, r7
 8008252:	9308      	str	r3, [sp, #32]
 8008254:	2300      	movs	r3, #0
 8008256:	930a      	str	r3, [sp, #40]	@ 0x28
 8008258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800825a:	2b09      	cmp	r3, #9
 800825c:	d864      	bhi.n	8008328 <_dtoa_r+0x280>
 800825e:	2b05      	cmp	r3, #5
 8008260:	bfc4      	itt	gt
 8008262:	3b04      	subgt	r3, #4
 8008264:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008268:	f1a3 0302 	sub.w	r3, r3, #2
 800826c:	bfcc      	ite	gt
 800826e:	2400      	movgt	r4, #0
 8008270:	2401      	movle	r4, #1
 8008272:	2b03      	cmp	r3, #3
 8008274:	d863      	bhi.n	800833e <_dtoa_r+0x296>
 8008276:	e8df f003 	tbb	[pc, r3]
 800827a:	372a      	.short	0x372a
 800827c:	5535      	.short	0x5535
 800827e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008282:	441e      	add	r6, r3
 8008284:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008288:	2b20      	cmp	r3, #32
 800828a:	bfc1      	itttt	gt
 800828c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008290:	409f      	lslgt	r7, r3
 8008292:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008296:	fa24 f303 	lsrgt.w	r3, r4, r3
 800829a:	bfd6      	itet	le
 800829c:	f1c3 0320 	rsble	r3, r3, #32
 80082a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80082a4:	fa04 f003 	lslle.w	r0, r4, r3
 80082a8:	f7f8 f954 	bl	8000554 <__aeabi_ui2d>
 80082ac:	2201      	movs	r2, #1
 80082ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80082b2:	3e01      	subs	r6, #1
 80082b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80082b6:	e777      	b.n	80081a8 <_dtoa_r+0x100>
 80082b8:	2301      	movs	r3, #1
 80082ba:	e7b8      	b.n	800822e <_dtoa_r+0x186>
 80082bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80082be:	e7b7      	b.n	8008230 <_dtoa_r+0x188>
 80082c0:	427b      	negs	r3, r7
 80082c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80082c4:	2300      	movs	r3, #0
 80082c6:	eba8 0807 	sub.w	r8, r8, r7
 80082ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80082cc:	e7c4      	b.n	8008258 <_dtoa_r+0x1b0>
 80082ce:	2300      	movs	r3, #0
 80082d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dc35      	bgt.n	8008344 <_dtoa_r+0x29c>
 80082d8:	2301      	movs	r3, #1
 80082da:	9300      	str	r3, [sp, #0]
 80082dc:	9307      	str	r3, [sp, #28]
 80082de:	461a      	mov	r2, r3
 80082e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80082e2:	e00b      	b.n	80082fc <_dtoa_r+0x254>
 80082e4:	2301      	movs	r3, #1
 80082e6:	e7f3      	b.n	80082d0 <_dtoa_r+0x228>
 80082e8:	2300      	movs	r3, #0
 80082ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082ee:	18fb      	adds	r3, r7, r3
 80082f0:	9300      	str	r3, [sp, #0]
 80082f2:	3301      	adds	r3, #1
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	9307      	str	r3, [sp, #28]
 80082f8:	bfb8      	it	lt
 80082fa:	2301      	movlt	r3, #1
 80082fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008300:	2100      	movs	r1, #0
 8008302:	2204      	movs	r2, #4
 8008304:	f102 0514 	add.w	r5, r2, #20
 8008308:	429d      	cmp	r5, r3
 800830a:	d91f      	bls.n	800834c <_dtoa_r+0x2a4>
 800830c:	6041      	str	r1, [r0, #4]
 800830e:	4658      	mov	r0, fp
 8008310:	f000 fd8e 	bl	8008e30 <_Balloc>
 8008314:	4682      	mov	sl, r0
 8008316:	2800      	cmp	r0, #0
 8008318:	d13c      	bne.n	8008394 <_dtoa_r+0x2ec>
 800831a:	4b1b      	ldr	r3, [pc, #108]	@ (8008388 <_dtoa_r+0x2e0>)
 800831c:	4602      	mov	r2, r0
 800831e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008322:	e6d8      	b.n	80080d6 <_dtoa_r+0x2e>
 8008324:	2301      	movs	r3, #1
 8008326:	e7e0      	b.n	80082ea <_dtoa_r+0x242>
 8008328:	2401      	movs	r4, #1
 800832a:	2300      	movs	r3, #0
 800832c:	9309      	str	r3, [sp, #36]	@ 0x24
 800832e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008330:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008334:	9300      	str	r3, [sp, #0]
 8008336:	9307      	str	r3, [sp, #28]
 8008338:	2200      	movs	r2, #0
 800833a:	2312      	movs	r3, #18
 800833c:	e7d0      	b.n	80082e0 <_dtoa_r+0x238>
 800833e:	2301      	movs	r3, #1
 8008340:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008342:	e7f5      	b.n	8008330 <_dtoa_r+0x288>
 8008344:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008346:	9300      	str	r3, [sp, #0]
 8008348:	9307      	str	r3, [sp, #28]
 800834a:	e7d7      	b.n	80082fc <_dtoa_r+0x254>
 800834c:	3101      	adds	r1, #1
 800834e:	0052      	lsls	r2, r2, #1
 8008350:	e7d8      	b.n	8008304 <_dtoa_r+0x25c>
 8008352:	bf00      	nop
 8008354:	f3af 8000 	nop.w
 8008358:	636f4361 	.word	0x636f4361
 800835c:	3fd287a7 	.word	0x3fd287a7
 8008360:	8b60c8b3 	.word	0x8b60c8b3
 8008364:	3fc68a28 	.word	0x3fc68a28
 8008368:	509f79fb 	.word	0x509f79fb
 800836c:	3fd34413 	.word	0x3fd34413
 8008370:	0800a1e9 	.word	0x0800a1e9
 8008374:	0800a200 	.word	0x0800a200
 8008378:	7ff00000 	.word	0x7ff00000
 800837c:	0800a1b9 	.word	0x0800a1b9
 8008380:	3ff80000 	.word	0x3ff80000
 8008384:	0800a2f8 	.word	0x0800a2f8
 8008388:	0800a258 	.word	0x0800a258
 800838c:	0800a1e5 	.word	0x0800a1e5
 8008390:	0800a1b8 	.word	0x0800a1b8
 8008394:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008398:	6018      	str	r0, [r3, #0]
 800839a:	9b07      	ldr	r3, [sp, #28]
 800839c:	2b0e      	cmp	r3, #14
 800839e:	f200 80a4 	bhi.w	80084ea <_dtoa_r+0x442>
 80083a2:	2c00      	cmp	r4, #0
 80083a4:	f000 80a1 	beq.w	80084ea <_dtoa_r+0x442>
 80083a8:	2f00      	cmp	r7, #0
 80083aa:	dd33      	ble.n	8008414 <_dtoa_r+0x36c>
 80083ac:	4bad      	ldr	r3, [pc, #692]	@ (8008664 <_dtoa_r+0x5bc>)
 80083ae:	f007 020f 	and.w	r2, r7, #15
 80083b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083b6:	ed93 7b00 	vldr	d7, [r3]
 80083ba:	05f8      	lsls	r0, r7, #23
 80083bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80083c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80083c4:	d516      	bpl.n	80083f4 <_dtoa_r+0x34c>
 80083c6:	4ba8      	ldr	r3, [pc, #672]	@ (8008668 <_dtoa_r+0x5c0>)
 80083c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083d0:	f7f8 fa64 	bl	800089c <__aeabi_ddiv>
 80083d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083d8:	f004 040f 	and.w	r4, r4, #15
 80083dc:	2603      	movs	r6, #3
 80083de:	4da2      	ldr	r5, [pc, #648]	@ (8008668 <_dtoa_r+0x5c0>)
 80083e0:	b954      	cbnz	r4, 80083f8 <_dtoa_r+0x350>
 80083e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083ea:	f7f8 fa57 	bl	800089c <__aeabi_ddiv>
 80083ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083f2:	e028      	b.n	8008446 <_dtoa_r+0x39e>
 80083f4:	2602      	movs	r6, #2
 80083f6:	e7f2      	b.n	80083de <_dtoa_r+0x336>
 80083f8:	07e1      	lsls	r1, r4, #31
 80083fa:	d508      	bpl.n	800840e <_dtoa_r+0x366>
 80083fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008400:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008404:	f7f8 f920 	bl	8000648 <__aeabi_dmul>
 8008408:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800840c:	3601      	adds	r6, #1
 800840e:	1064      	asrs	r4, r4, #1
 8008410:	3508      	adds	r5, #8
 8008412:	e7e5      	b.n	80083e0 <_dtoa_r+0x338>
 8008414:	f000 80d2 	beq.w	80085bc <_dtoa_r+0x514>
 8008418:	427c      	negs	r4, r7
 800841a:	4b92      	ldr	r3, [pc, #584]	@ (8008664 <_dtoa_r+0x5bc>)
 800841c:	4d92      	ldr	r5, [pc, #584]	@ (8008668 <_dtoa_r+0x5c0>)
 800841e:	f004 020f 	and.w	r2, r4, #15
 8008422:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800842a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800842e:	f7f8 f90b 	bl	8000648 <__aeabi_dmul>
 8008432:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008436:	1124      	asrs	r4, r4, #4
 8008438:	2300      	movs	r3, #0
 800843a:	2602      	movs	r6, #2
 800843c:	2c00      	cmp	r4, #0
 800843e:	f040 80b2 	bne.w	80085a6 <_dtoa_r+0x4fe>
 8008442:	2b00      	cmp	r3, #0
 8008444:	d1d3      	bne.n	80083ee <_dtoa_r+0x346>
 8008446:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008448:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800844c:	2b00      	cmp	r3, #0
 800844e:	f000 80b7 	beq.w	80085c0 <_dtoa_r+0x518>
 8008452:	4b86      	ldr	r3, [pc, #536]	@ (800866c <_dtoa_r+0x5c4>)
 8008454:	2200      	movs	r2, #0
 8008456:	4620      	mov	r0, r4
 8008458:	4629      	mov	r1, r5
 800845a:	f7f8 fb67 	bl	8000b2c <__aeabi_dcmplt>
 800845e:	2800      	cmp	r0, #0
 8008460:	f000 80ae 	beq.w	80085c0 <_dtoa_r+0x518>
 8008464:	9b07      	ldr	r3, [sp, #28]
 8008466:	2b00      	cmp	r3, #0
 8008468:	f000 80aa 	beq.w	80085c0 <_dtoa_r+0x518>
 800846c:	9b00      	ldr	r3, [sp, #0]
 800846e:	2b00      	cmp	r3, #0
 8008470:	dd37      	ble.n	80084e2 <_dtoa_r+0x43a>
 8008472:	1e7b      	subs	r3, r7, #1
 8008474:	9304      	str	r3, [sp, #16]
 8008476:	4620      	mov	r0, r4
 8008478:	4b7d      	ldr	r3, [pc, #500]	@ (8008670 <_dtoa_r+0x5c8>)
 800847a:	2200      	movs	r2, #0
 800847c:	4629      	mov	r1, r5
 800847e:	f7f8 f8e3 	bl	8000648 <__aeabi_dmul>
 8008482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008486:	9c00      	ldr	r4, [sp, #0]
 8008488:	3601      	adds	r6, #1
 800848a:	4630      	mov	r0, r6
 800848c:	f7f8 f872 	bl	8000574 <__aeabi_i2d>
 8008490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008494:	f7f8 f8d8 	bl	8000648 <__aeabi_dmul>
 8008498:	4b76      	ldr	r3, [pc, #472]	@ (8008674 <_dtoa_r+0x5cc>)
 800849a:	2200      	movs	r2, #0
 800849c:	f7f7 ff1e 	bl	80002dc <__adddf3>
 80084a0:	4605      	mov	r5, r0
 80084a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80084a6:	2c00      	cmp	r4, #0
 80084a8:	f040 808d 	bne.w	80085c6 <_dtoa_r+0x51e>
 80084ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084b0:	4b71      	ldr	r3, [pc, #452]	@ (8008678 <_dtoa_r+0x5d0>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	f7f7 ff10 	bl	80002d8 <__aeabi_dsub>
 80084b8:	4602      	mov	r2, r0
 80084ba:	460b      	mov	r3, r1
 80084bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80084c0:	462a      	mov	r2, r5
 80084c2:	4633      	mov	r3, r6
 80084c4:	f7f8 fb50 	bl	8000b68 <__aeabi_dcmpgt>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	f040 828b 	bne.w	80089e4 <_dtoa_r+0x93c>
 80084ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084d2:	462a      	mov	r2, r5
 80084d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80084d8:	f7f8 fb28 	bl	8000b2c <__aeabi_dcmplt>
 80084dc:	2800      	cmp	r0, #0
 80084de:	f040 8128 	bne.w	8008732 <_dtoa_r+0x68a>
 80084e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80084e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80084ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f2c0 815a 	blt.w	80087a6 <_dtoa_r+0x6fe>
 80084f2:	2f0e      	cmp	r7, #14
 80084f4:	f300 8157 	bgt.w	80087a6 <_dtoa_r+0x6fe>
 80084f8:	4b5a      	ldr	r3, [pc, #360]	@ (8008664 <_dtoa_r+0x5bc>)
 80084fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80084fe:	ed93 7b00 	vldr	d7, [r3]
 8008502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008504:	2b00      	cmp	r3, #0
 8008506:	ed8d 7b00 	vstr	d7, [sp]
 800850a:	da03      	bge.n	8008514 <_dtoa_r+0x46c>
 800850c:	9b07      	ldr	r3, [sp, #28]
 800850e:	2b00      	cmp	r3, #0
 8008510:	f340 8101 	ble.w	8008716 <_dtoa_r+0x66e>
 8008514:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008518:	4656      	mov	r6, sl
 800851a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800851e:	4620      	mov	r0, r4
 8008520:	4629      	mov	r1, r5
 8008522:	f7f8 f9bb 	bl	800089c <__aeabi_ddiv>
 8008526:	f7f8 fb3f 	bl	8000ba8 <__aeabi_d2iz>
 800852a:	4680      	mov	r8, r0
 800852c:	f7f8 f822 	bl	8000574 <__aeabi_i2d>
 8008530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008534:	f7f8 f888 	bl	8000648 <__aeabi_dmul>
 8008538:	4602      	mov	r2, r0
 800853a:	460b      	mov	r3, r1
 800853c:	4620      	mov	r0, r4
 800853e:	4629      	mov	r1, r5
 8008540:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008544:	f7f7 fec8 	bl	80002d8 <__aeabi_dsub>
 8008548:	f806 4b01 	strb.w	r4, [r6], #1
 800854c:	9d07      	ldr	r5, [sp, #28]
 800854e:	eba6 040a 	sub.w	r4, r6, sl
 8008552:	42a5      	cmp	r5, r4
 8008554:	4602      	mov	r2, r0
 8008556:	460b      	mov	r3, r1
 8008558:	f040 8117 	bne.w	800878a <_dtoa_r+0x6e2>
 800855c:	f7f7 febe 	bl	80002dc <__adddf3>
 8008560:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008564:	4604      	mov	r4, r0
 8008566:	460d      	mov	r5, r1
 8008568:	f7f8 fafe 	bl	8000b68 <__aeabi_dcmpgt>
 800856c:	2800      	cmp	r0, #0
 800856e:	f040 80f9 	bne.w	8008764 <_dtoa_r+0x6bc>
 8008572:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008576:	4620      	mov	r0, r4
 8008578:	4629      	mov	r1, r5
 800857a:	f7f8 facd 	bl	8000b18 <__aeabi_dcmpeq>
 800857e:	b118      	cbz	r0, 8008588 <_dtoa_r+0x4e0>
 8008580:	f018 0f01 	tst.w	r8, #1
 8008584:	f040 80ee 	bne.w	8008764 <_dtoa_r+0x6bc>
 8008588:	4649      	mov	r1, r9
 800858a:	4658      	mov	r0, fp
 800858c:	f000 fc90 	bl	8008eb0 <_Bfree>
 8008590:	2300      	movs	r3, #0
 8008592:	7033      	strb	r3, [r6, #0]
 8008594:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008596:	3701      	adds	r7, #1
 8008598:	601f      	str	r7, [r3, #0]
 800859a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800859c:	2b00      	cmp	r3, #0
 800859e:	f000 831d 	beq.w	8008bdc <_dtoa_r+0xb34>
 80085a2:	601e      	str	r6, [r3, #0]
 80085a4:	e31a      	b.n	8008bdc <_dtoa_r+0xb34>
 80085a6:	07e2      	lsls	r2, r4, #31
 80085a8:	d505      	bpl.n	80085b6 <_dtoa_r+0x50e>
 80085aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085ae:	f7f8 f84b 	bl	8000648 <__aeabi_dmul>
 80085b2:	3601      	adds	r6, #1
 80085b4:	2301      	movs	r3, #1
 80085b6:	1064      	asrs	r4, r4, #1
 80085b8:	3508      	adds	r5, #8
 80085ba:	e73f      	b.n	800843c <_dtoa_r+0x394>
 80085bc:	2602      	movs	r6, #2
 80085be:	e742      	b.n	8008446 <_dtoa_r+0x39e>
 80085c0:	9c07      	ldr	r4, [sp, #28]
 80085c2:	9704      	str	r7, [sp, #16]
 80085c4:	e761      	b.n	800848a <_dtoa_r+0x3e2>
 80085c6:	4b27      	ldr	r3, [pc, #156]	@ (8008664 <_dtoa_r+0x5bc>)
 80085c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085d2:	4454      	add	r4, sl
 80085d4:	2900      	cmp	r1, #0
 80085d6:	d053      	beq.n	8008680 <_dtoa_r+0x5d8>
 80085d8:	4928      	ldr	r1, [pc, #160]	@ (800867c <_dtoa_r+0x5d4>)
 80085da:	2000      	movs	r0, #0
 80085dc:	f7f8 f95e 	bl	800089c <__aeabi_ddiv>
 80085e0:	4633      	mov	r3, r6
 80085e2:	462a      	mov	r2, r5
 80085e4:	f7f7 fe78 	bl	80002d8 <__aeabi_dsub>
 80085e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80085ec:	4656      	mov	r6, sl
 80085ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085f2:	f7f8 fad9 	bl	8000ba8 <__aeabi_d2iz>
 80085f6:	4605      	mov	r5, r0
 80085f8:	f7f7 ffbc 	bl	8000574 <__aeabi_i2d>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008604:	f7f7 fe68 	bl	80002d8 <__aeabi_dsub>
 8008608:	3530      	adds	r5, #48	@ 0x30
 800860a:	4602      	mov	r2, r0
 800860c:	460b      	mov	r3, r1
 800860e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008612:	f806 5b01 	strb.w	r5, [r6], #1
 8008616:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800861a:	f7f8 fa87 	bl	8000b2c <__aeabi_dcmplt>
 800861e:	2800      	cmp	r0, #0
 8008620:	d171      	bne.n	8008706 <_dtoa_r+0x65e>
 8008622:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008626:	4911      	ldr	r1, [pc, #68]	@ (800866c <_dtoa_r+0x5c4>)
 8008628:	2000      	movs	r0, #0
 800862a:	f7f7 fe55 	bl	80002d8 <__aeabi_dsub>
 800862e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008632:	f7f8 fa7b 	bl	8000b2c <__aeabi_dcmplt>
 8008636:	2800      	cmp	r0, #0
 8008638:	f040 8095 	bne.w	8008766 <_dtoa_r+0x6be>
 800863c:	42a6      	cmp	r6, r4
 800863e:	f43f af50 	beq.w	80084e2 <_dtoa_r+0x43a>
 8008642:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008646:	4b0a      	ldr	r3, [pc, #40]	@ (8008670 <_dtoa_r+0x5c8>)
 8008648:	2200      	movs	r2, #0
 800864a:	f7f7 fffd 	bl	8000648 <__aeabi_dmul>
 800864e:	4b08      	ldr	r3, [pc, #32]	@ (8008670 <_dtoa_r+0x5c8>)
 8008650:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008654:	2200      	movs	r2, #0
 8008656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800865a:	f7f7 fff5 	bl	8000648 <__aeabi_dmul>
 800865e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008662:	e7c4      	b.n	80085ee <_dtoa_r+0x546>
 8008664:	0800a2f8 	.word	0x0800a2f8
 8008668:	0800a2d0 	.word	0x0800a2d0
 800866c:	3ff00000 	.word	0x3ff00000
 8008670:	40240000 	.word	0x40240000
 8008674:	401c0000 	.word	0x401c0000
 8008678:	40140000 	.word	0x40140000
 800867c:	3fe00000 	.word	0x3fe00000
 8008680:	4631      	mov	r1, r6
 8008682:	4628      	mov	r0, r5
 8008684:	f7f7 ffe0 	bl	8000648 <__aeabi_dmul>
 8008688:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800868c:	9415      	str	r4, [sp, #84]	@ 0x54
 800868e:	4656      	mov	r6, sl
 8008690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008694:	f7f8 fa88 	bl	8000ba8 <__aeabi_d2iz>
 8008698:	4605      	mov	r5, r0
 800869a:	f7f7 ff6b 	bl	8000574 <__aeabi_i2d>
 800869e:	4602      	mov	r2, r0
 80086a0:	460b      	mov	r3, r1
 80086a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086a6:	f7f7 fe17 	bl	80002d8 <__aeabi_dsub>
 80086aa:	3530      	adds	r5, #48	@ 0x30
 80086ac:	f806 5b01 	strb.w	r5, [r6], #1
 80086b0:	4602      	mov	r2, r0
 80086b2:	460b      	mov	r3, r1
 80086b4:	42a6      	cmp	r6, r4
 80086b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086ba:	f04f 0200 	mov.w	r2, #0
 80086be:	d124      	bne.n	800870a <_dtoa_r+0x662>
 80086c0:	4bac      	ldr	r3, [pc, #688]	@ (8008974 <_dtoa_r+0x8cc>)
 80086c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80086c6:	f7f7 fe09 	bl	80002dc <__adddf3>
 80086ca:	4602      	mov	r2, r0
 80086cc:	460b      	mov	r3, r1
 80086ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086d2:	f7f8 fa49 	bl	8000b68 <__aeabi_dcmpgt>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	d145      	bne.n	8008766 <_dtoa_r+0x6be>
 80086da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80086de:	49a5      	ldr	r1, [pc, #660]	@ (8008974 <_dtoa_r+0x8cc>)
 80086e0:	2000      	movs	r0, #0
 80086e2:	f7f7 fdf9 	bl	80002d8 <__aeabi_dsub>
 80086e6:	4602      	mov	r2, r0
 80086e8:	460b      	mov	r3, r1
 80086ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086ee:	f7f8 fa1d 	bl	8000b2c <__aeabi_dcmplt>
 80086f2:	2800      	cmp	r0, #0
 80086f4:	f43f aef5 	beq.w	80084e2 <_dtoa_r+0x43a>
 80086f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80086fa:	1e73      	subs	r3, r6, #1
 80086fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80086fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008702:	2b30      	cmp	r3, #48	@ 0x30
 8008704:	d0f8      	beq.n	80086f8 <_dtoa_r+0x650>
 8008706:	9f04      	ldr	r7, [sp, #16]
 8008708:	e73e      	b.n	8008588 <_dtoa_r+0x4e0>
 800870a:	4b9b      	ldr	r3, [pc, #620]	@ (8008978 <_dtoa_r+0x8d0>)
 800870c:	f7f7 ff9c 	bl	8000648 <__aeabi_dmul>
 8008710:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008714:	e7bc      	b.n	8008690 <_dtoa_r+0x5e8>
 8008716:	d10c      	bne.n	8008732 <_dtoa_r+0x68a>
 8008718:	4b98      	ldr	r3, [pc, #608]	@ (800897c <_dtoa_r+0x8d4>)
 800871a:	2200      	movs	r2, #0
 800871c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008720:	f7f7 ff92 	bl	8000648 <__aeabi_dmul>
 8008724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008728:	f7f8 fa14 	bl	8000b54 <__aeabi_dcmpge>
 800872c:	2800      	cmp	r0, #0
 800872e:	f000 8157 	beq.w	80089e0 <_dtoa_r+0x938>
 8008732:	2400      	movs	r4, #0
 8008734:	4625      	mov	r5, r4
 8008736:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008738:	43db      	mvns	r3, r3
 800873a:	9304      	str	r3, [sp, #16]
 800873c:	4656      	mov	r6, sl
 800873e:	2700      	movs	r7, #0
 8008740:	4621      	mov	r1, r4
 8008742:	4658      	mov	r0, fp
 8008744:	f000 fbb4 	bl	8008eb0 <_Bfree>
 8008748:	2d00      	cmp	r5, #0
 800874a:	d0dc      	beq.n	8008706 <_dtoa_r+0x65e>
 800874c:	b12f      	cbz	r7, 800875a <_dtoa_r+0x6b2>
 800874e:	42af      	cmp	r7, r5
 8008750:	d003      	beq.n	800875a <_dtoa_r+0x6b2>
 8008752:	4639      	mov	r1, r7
 8008754:	4658      	mov	r0, fp
 8008756:	f000 fbab 	bl	8008eb0 <_Bfree>
 800875a:	4629      	mov	r1, r5
 800875c:	4658      	mov	r0, fp
 800875e:	f000 fba7 	bl	8008eb0 <_Bfree>
 8008762:	e7d0      	b.n	8008706 <_dtoa_r+0x65e>
 8008764:	9704      	str	r7, [sp, #16]
 8008766:	4633      	mov	r3, r6
 8008768:	461e      	mov	r6, r3
 800876a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800876e:	2a39      	cmp	r2, #57	@ 0x39
 8008770:	d107      	bne.n	8008782 <_dtoa_r+0x6da>
 8008772:	459a      	cmp	sl, r3
 8008774:	d1f8      	bne.n	8008768 <_dtoa_r+0x6c0>
 8008776:	9a04      	ldr	r2, [sp, #16]
 8008778:	3201      	adds	r2, #1
 800877a:	9204      	str	r2, [sp, #16]
 800877c:	2230      	movs	r2, #48	@ 0x30
 800877e:	f88a 2000 	strb.w	r2, [sl]
 8008782:	781a      	ldrb	r2, [r3, #0]
 8008784:	3201      	adds	r2, #1
 8008786:	701a      	strb	r2, [r3, #0]
 8008788:	e7bd      	b.n	8008706 <_dtoa_r+0x65e>
 800878a:	4b7b      	ldr	r3, [pc, #492]	@ (8008978 <_dtoa_r+0x8d0>)
 800878c:	2200      	movs	r2, #0
 800878e:	f7f7 ff5b 	bl	8000648 <__aeabi_dmul>
 8008792:	2200      	movs	r2, #0
 8008794:	2300      	movs	r3, #0
 8008796:	4604      	mov	r4, r0
 8008798:	460d      	mov	r5, r1
 800879a:	f7f8 f9bd 	bl	8000b18 <__aeabi_dcmpeq>
 800879e:	2800      	cmp	r0, #0
 80087a0:	f43f aebb 	beq.w	800851a <_dtoa_r+0x472>
 80087a4:	e6f0      	b.n	8008588 <_dtoa_r+0x4e0>
 80087a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80087a8:	2a00      	cmp	r2, #0
 80087aa:	f000 80db 	beq.w	8008964 <_dtoa_r+0x8bc>
 80087ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087b0:	2a01      	cmp	r2, #1
 80087b2:	f300 80bf 	bgt.w	8008934 <_dtoa_r+0x88c>
 80087b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80087b8:	2a00      	cmp	r2, #0
 80087ba:	f000 80b7 	beq.w	800892c <_dtoa_r+0x884>
 80087be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80087c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80087c4:	4646      	mov	r6, r8
 80087c6:	9a08      	ldr	r2, [sp, #32]
 80087c8:	2101      	movs	r1, #1
 80087ca:	441a      	add	r2, r3
 80087cc:	4658      	mov	r0, fp
 80087ce:	4498      	add	r8, r3
 80087d0:	9208      	str	r2, [sp, #32]
 80087d2:	f000 fc21 	bl	8009018 <__i2b>
 80087d6:	4605      	mov	r5, r0
 80087d8:	b15e      	cbz	r6, 80087f2 <_dtoa_r+0x74a>
 80087da:	9b08      	ldr	r3, [sp, #32]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	dd08      	ble.n	80087f2 <_dtoa_r+0x74a>
 80087e0:	42b3      	cmp	r3, r6
 80087e2:	9a08      	ldr	r2, [sp, #32]
 80087e4:	bfa8      	it	ge
 80087e6:	4633      	movge	r3, r6
 80087e8:	eba8 0803 	sub.w	r8, r8, r3
 80087ec:	1af6      	subs	r6, r6, r3
 80087ee:	1ad3      	subs	r3, r2, r3
 80087f0:	9308      	str	r3, [sp, #32]
 80087f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087f4:	b1f3      	cbz	r3, 8008834 <_dtoa_r+0x78c>
 80087f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	f000 80b7 	beq.w	800896c <_dtoa_r+0x8c4>
 80087fe:	b18c      	cbz	r4, 8008824 <_dtoa_r+0x77c>
 8008800:	4629      	mov	r1, r5
 8008802:	4622      	mov	r2, r4
 8008804:	4658      	mov	r0, fp
 8008806:	f000 fcc7 	bl	8009198 <__pow5mult>
 800880a:	464a      	mov	r2, r9
 800880c:	4601      	mov	r1, r0
 800880e:	4605      	mov	r5, r0
 8008810:	4658      	mov	r0, fp
 8008812:	f000 fc17 	bl	8009044 <__multiply>
 8008816:	4649      	mov	r1, r9
 8008818:	9004      	str	r0, [sp, #16]
 800881a:	4658      	mov	r0, fp
 800881c:	f000 fb48 	bl	8008eb0 <_Bfree>
 8008820:	9b04      	ldr	r3, [sp, #16]
 8008822:	4699      	mov	r9, r3
 8008824:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008826:	1b1a      	subs	r2, r3, r4
 8008828:	d004      	beq.n	8008834 <_dtoa_r+0x78c>
 800882a:	4649      	mov	r1, r9
 800882c:	4658      	mov	r0, fp
 800882e:	f000 fcb3 	bl	8009198 <__pow5mult>
 8008832:	4681      	mov	r9, r0
 8008834:	2101      	movs	r1, #1
 8008836:	4658      	mov	r0, fp
 8008838:	f000 fbee 	bl	8009018 <__i2b>
 800883c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800883e:	4604      	mov	r4, r0
 8008840:	2b00      	cmp	r3, #0
 8008842:	f000 81cf 	beq.w	8008be4 <_dtoa_r+0xb3c>
 8008846:	461a      	mov	r2, r3
 8008848:	4601      	mov	r1, r0
 800884a:	4658      	mov	r0, fp
 800884c:	f000 fca4 	bl	8009198 <__pow5mult>
 8008850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008852:	2b01      	cmp	r3, #1
 8008854:	4604      	mov	r4, r0
 8008856:	f300 8095 	bgt.w	8008984 <_dtoa_r+0x8dc>
 800885a:	9b02      	ldr	r3, [sp, #8]
 800885c:	2b00      	cmp	r3, #0
 800885e:	f040 8087 	bne.w	8008970 <_dtoa_r+0x8c8>
 8008862:	9b03      	ldr	r3, [sp, #12]
 8008864:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008868:	2b00      	cmp	r3, #0
 800886a:	f040 8089 	bne.w	8008980 <_dtoa_r+0x8d8>
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008874:	0d1b      	lsrs	r3, r3, #20
 8008876:	051b      	lsls	r3, r3, #20
 8008878:	b12b      	cbz	r3, 8008886 <_dtoa_r+0x7de>
 800887a:	9b08      	ldr	r3, [sp, #32]
 800887c:	3301      	adds	r3, #1
 800887e:	9308      	str	r3, [sp, #32]
 8008880:	f108 0801 	add.w	r8, r8, #1
 8008884:	2301      	movs	r3, #1
 8008886:	930a      	str	r3, [sp, #40]	@ 0x28
 8008888:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800888a:	2b00      	cmp	r3, #0
 800888c:	f000 81b0 	beq.w	8008bf0 <_dtoa_r+0xb48>
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008896:	6918      	ldr	r0, [r3, #16]
 8008898:	f000 fb72 	bl	8008f80 <__hi0bits>
 800889c:	f1c0 0020 	rsb	r0, r0, #32
 80088a0:	9b08      	ldr	r3, [sp, #32]
 80088a2:	4418      	add	r0, r3
 80088a4:	f010 001f 	ands.w	r0, r0, #31
 80088a8:	d077      	beq.n	800899a <_dtoa_r+0x8f2>
 80088aa:	f1c0 0320 	rsb	r3, r0, #32
 80088ae:	2b04      	cmp	r3, #4
 80088b0:	dd6b      	ble.n	800898a <_dtoa_r+0x8e2>
 80088b2:	9b08      	ldr	r3, [sp, #32]
 80088b4:	f1c0 001c 	rsb	r0, r0, #28
 80088b8:	4403      	add	r3, r0
 80088ba:	4480      	add	r8, r0
 80088bc:	4406      	add	r6, r0
 80088be:	9308      	str	r3, [sp, #32]
 80088c0:	f1b8 0f00 	cmp.w	r8, #0
 80088c4:	dd05      	ble.n	80088d2 <_dtoa_r+0x82a>
 80088c6:	4649      	mov	r1, r9
 80088c8:	4642      	mov	r2, r8
 80088ca:	4658      	mov	r0, fp
 80088cc:	f000 fcbe 	bl	800924c <__lshift>
 80088d0:	4681      	mov	r9, r0
 80088d2:	9b08      	ldr	r3, [sp, #32]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	dd05      	ble.n	80088e4 <_dtoa_r+0x83c>
 80088d8:	4621      	mov	r1, r4
 80088da:	461a      	mov	r2, r3
 80088dc:	4658      	mov	r0, fp
 80088de:	f000 fcb5 	bl	800924c <__lshift>
 80088e2:	4604      	mov	r4, r0
 80088e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d059      	beq.n	800899e <_dtoa_r+0x8f6>
 80088ea:	4621      	mov	r1, r4
 80088ec:	4648      	mov	r0, r9
 80088ee:	f000 fd19 	bl	8009324 <__mcmp>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	da53      	bge.n	800899e <_dtoa_r+0x8f6>
 80088f6:	1e7b      	subs	r3, r7, #1
 80088f8:	9304      	str	r3, [sp, #16]
 80088fa:	4649      	mov	r1, r9
 80088fc:	2300      	movs	r3, #0
 80088fe:	220a      	movs	r2, #10
 8008900:	4658      	mov	r0, fp
 8008902:	f000 faf7 	bl	8008ef4 <__multadd>
 8008906:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008908:	4681      	mov	r9, r0
 800890a:	2b00      	cmp	r3, #0
 800890c:	f000 8172 	beq.w	8008bf4 <_dtoa_r+0xb4c>
 8008910:	2300      	movs	r3, #0
 8008912:	4629      	mov	r1, r5
 8008914:	220a      	movs	r2, #10
 8008916:	4658      	mov	r0, fp
 8008918:	f000 faec 	bl	8008ef4 <__multadd>
 800891c:	9b00      	ldr	r3, [sp, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	4605      	mov	r5, r0
 8008922:	dc67      	bgt.n	80089f4 <_dtoa_r+0x94c>
 8008924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008926:	2b02      	cmp	r3, #2
 8008928:	dc41      	bgt.n	80089ae <_dtoa_r+0x906>
 800892a:	e063      	b.n	80089f4 <_dtoa_r+0x94c>
 800892c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800892e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008932:	e746      	b.n	80087c2 <_dtoa_r+0x71a>
 8008934:	9b07      	ldr	r3, [sp, #28]
 8008936:	1e5c      	subs	r4, r3, #1
 8008938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800893a:	42a3      	cmp	r3, r4
 800893c:	bfbf      	itttt	lt
 800893e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008940:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008942:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008944:	1ae3      	sublt	r3, r4, r3
 8008946:	bfb4      	ite	lt
 8008948:	18d2      	addlt	r2, r2, r3
 800894a:	1b1c      	subge	r4, r3, r4
 800894c:	9b07      	ldr	r3, [sp, #28]
 800894e:	bfbc      	itt	lt
 8008950:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008952:	2400      	movlt	r4, #0
 8008954:	2b00      	cmp	r3, #0
 8008956:	bfb5      	itete	lt
 8008958:	eba8 0603 	sublt.w	r6, r8, r3
 800895c:	9b07      	ldrge	r3, [sp, #28]
 800895e:	2300      	movlt	r3, #0
 8008960:	4646      	movge	r6, r8
 8008962:	e730      	b.n	80087c6 <_dtoa_r+0x71e>
 8008964:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008966:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008968:	4646      	mov	r6, r8
 800896a:	e735      	b.n	80087d8 <_dtoa_r+0x730>
 800896c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800896e:	e75c      	b.n	800882a <_dtoa_r+0x782>
 8008970:	2300      	movs	r3, #0
 8008972:	e788      	b.n	8008886 <_dtoa_r+0x7de>
 8008974:	3fe00000 	.word	0x3fe00000
 8008978:	40240000 	.word	0x40240000
 800897c:	40140000 	.word	0x40140000
 8008980:	9b02      	ldr	r3, [sp, #8]
 8008982:	e780      	b.n	8008886 <_dtoa_r+0x7de>
 8008984:	2300      	movs	r3, #0
 8008986:	930a      	str	r3, [sp, #40]	@ 0x28
 8008988:	e782      	b.n	8008890 <_dtoa_r+0x7e8>
 800898a:	d099      	beq.n	80088c0 <_dtoa_r+0x818>
 800898c:	9a08      	ldr	r2, [sp, #32]
 800898e:	331c      	adds	r3, #28
 8008990:	441a      	add	r2, r3
 8008992:	4498      	add	r8, r3
 8008994:	441e      	add	r6, r3
 8008996:	9208      	str	r2, [sp, #32]
 8008998:	e792      	b.n	80088c0 <_dtoa_r+0x818>
 800899a:	4603      	mov	r3, r0
 800899c:	e7f6      	b.n	800898c <_dtoa_r+0x8e4>
 800899e:	9b07      	ldr	r3, [sp, #28]
 80089a0:	9704      	str	r7, [sp, #16]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	dc20      	bgt.n	80089e8 <_dtoa_r+0x940>
 80089a6:	9300      	str	r3, [sp, #0]
 80089a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	dd1e      	ble.n	80089ec <_dtoa_r+0x944>
 80089ae:	9b00      	ldr	r3, [sp, #0]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f47f aec0 	bne.w	8008736 <_dtoa_r+0x68e>
 80089b6:	4621      	mov	r1, r4
 80089b8:	2205      	movs	r2, #5
 80089ba:	4658      	mov	r0, fp
 80089bc:	f000 fa9a 	bl	8008ef4 <__multadd>
 80089c0:	4601      	mov	r1, r0
 80089c2:	4604      	mov	r4, r0
 80089c4:	4648      	mov	r0, r9
 80089c6:	f000 fcad 	bl	8009324 <__mcmp>
 80089ca:	2800      	cmp	r0, #0
 80089cc:	f77f aeb3 	ble.w	8008736 <_dtoa_r+0x68e>
 80089d0:	4656      	mov	r6, sl
 80089d2:	2331      	movs	r3, #49	@ 0x31
 80089d4:	f806 3b01 	strb.w	r3, [r6], #1
 80089d8:	9b04      	ldr	r3, [sp, #16]
 80089da:	3301      	adds	r3, #1
 80089dc:	9304      	str	r3, [sp, #16]
 80089de:	e6ae      	b.n	800873e <_dtoa_r+0x696>
 80089e0:	9c07      	ldr	r4, [sp, #28]
 80089e2:	9704      	str	r7, [sp, #16]
 80089e4:	4625      	mov	r5, r4
 80089e6:	e7f3      	b.n	80089d0 <_dtoa_r+0x928>
 80089e8:	9b07      	ldr	r3, [sp, #28]
 80089ea:	9300      	str	r3, [sp, #0]
 80089ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	f000 8104 	beq.w	8008bfc <_dtoa_r+0xb54>
 80089f4:	2e00      	cmp	r6, #0
 80089f6:	dd05      	ble.n	8008a04 <_dtoa_r+0x95c>
 80089f8:	4629      	mov	r1, r5
 80089fa:	4632      	mov	r2, r6
 80089fc:	4658      	mov	r0, fp
 80089fe:	f000 fc25 	bl	800924c <__lshift>
 8008a02:	4605      	mov	r5, r0
 8008a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d05a      	beq.n	8008ac0 <_dtoa_r+0xa18>
 8008a0a:	6869      	ldr	r1, [r5, #4]
 8008a0c:	4658      	mov	r0, fp
 8008a0e:	f000 fa0f 	bl	8008e30 <_Balloc>
 8008a12:	4606      	mov	r6, r0
 8008a14:	b928      	cbnz	r0, 8008a22 <_dtoa_r+0x97a>
 8008a16:	4b84      	ldr	r3, [pc, #528]	@ (8008c28 <_dtoa_r+0xb80>)
 8008a18:	4602      	mov	r2, r0
 8008a1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008a1e:	f7ff bb5a 	b.w	80080d6 <_dtoa_r+0x2e>
 8008a22:	692a      	ldr	r2, [r5, #16]
 8008a24:	3202      	adds	r2, #2
 8008a26:	0092      	lsls	r2, r2, #2
 8008a28:	f105 010c 	add.w	r1, r5, #12
 8008a2c:	300c      	adds	r0, #12
 8008a2e:	f000 ffaf 	bl	8009990 <memcpy>
 8008a32:	2201      	movs	r2, #1
 8008a34:	4631      	mov	r1, r6
 8008a36:	4658      	mov	r0, fp
 8008a38:	f000 fc08 	bl	800924c <__lshift>
 8008a3c:	f10a 0301 	add.w	r3, sl, #1
 8008a40:	9307      	str	r3, [sp, #28]
 8008a42:	9b00      	ldr	r3, [sp, #0]
 8008a44:	4453      	add	r3, sl
 8008a46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a48:	9b02      	ldr	r3, [sp, #8]
 8008a4a:	f003 0301 	and.w	r3, r3, #1
 8008a4e:	462f      	mov	r7, r5
 8008a50:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a52:	4605      	mov	r5, r0
 8008a54:	9b07      	ldr	r3, [sp, #28]
 8008a56:	4621      	mov	r1, r4
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	4648      	mov	r0, r9
 8008a5c:	9300      	str	r3, [sp, #0]
 8008a5e:	f7ff fa98 	bl	8007f92 <quorem>
 8008a62:	4639      	mov	r1, r7
 8008a64:	9002      	str	r0, [sp, #8]
 8008a66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008a6a:	4648      	mov	r0, r9
 8008a6c:	f000 fc5a 	bl	8009324 <__mcmp>
 8008a70:	462a      	mov	r2, r5
 8008a72:	9008      	str	r0, [sp, #32]
 8008a74:	4621      	mov	r1, r4
 8008a76:	4658      	mov	r0, fp
 8008a78:	f000 fc70 	bl	800935c <__mdiff>
 8008a7c:	68c2      	ldr	r2, [r0, #12]
 8008a7e:	4606      	mov	r6, r0
 8008a80:	bb02      	cbnz	r2, 8008ac4 <_dtoa_r+0xa1c>
 8008a82:	4601      	mov	r1, r0
 8008a84:	4648      	mov	r0, r9
 8008a86:	f000 fc4d 	bl	8009324 <__mcmp>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	4631      	mov	r1, r6
 8008a8e:	4658      	mov	r0, fp
 8008a90:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a92:	f000 fa0d 	bl	8008eb0 <_Bfree>
 8008a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a9a:	9e07      	ldr	r6, [sp, #28]
 8008a9c:	ea43 0102 	orr.w	r1, r3, r2
 8008aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aa2:	4319      	orrs	r1, r3
 8008aa4:	d110      	bne.n	8008ac8 <_dtoa_r+0xa20>
 8008aa6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008aaa:	d029      	beq.n	8008b00 <_dtoa_r+0xa58>
 8008aac:	9b08      	ldr	r3, [sp, #32]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	dd02      	ble.n	8008ab8 <_dtoa_r+0xa10>
 8008ab2:	9b02      	ldr	r3, [sp, #8]
 8008ab4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008ab8:	9b00      	ldr	r3, [sp, #0]
 8008aba:	f883 8000 	strb.w	r8, [r3]
 8008abe:	e63f      	b.n	8008740 <_dtoa_r+0x698>
 8008ac0:	4628      	mov	r0, r5
 8008ac2:	e7bb      	b.n	8008a3c <_dtoa_r+0x994>
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	e7e1      	b.n	8008a8c <_dtoa_r+0x9e4>
 8008ac8:	9b08      	ldr	r3, [sp, #32]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	db04      	blt.n	8008ad8 <_dtoa_r+0xa30>
 8008ace:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ad0:	430b      	orrs	r3, r1
 8008ad2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008ad4:	430b      	orrs	r3, r1
 8008ad6:	d120      	bne.n	8008b1a <_dtoa_r+0xa72>
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	dded      	ble.n	8008ab8 <_dtoa_r+0xa10>
 8008adc:	4649      	mov	r1, r9
 8008ade:	2201      	movs	r2, #1
 8008ae0:	4658      	mov	r0, fp
 8008ae2:	f000 fbb3 	bl	800924c <__lshift>
 8008ae6:	4621      	mov	r1, r4
 8008ae8:	4681      	mov	r9, r0
 8008aea:	f000 fc1b 	bl	8009324 <__mcmp>
 8008aee:	2800      	cmp	r0, #0
 8008af0:	dc03      	bgt.n	8008afa <_dtoa_r+0xa52>
 8008af2:	d1e1      	bne.n	8008ab8 <_dtoa_r+0xa10>
 8008af4:	f018 0f01 	tst.w	r8, #1
 8008af8:	d0de      	beq.n	8008ab8 <_dtoa_r+0xa10>
 8008afa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008afe:	d1d8      	bne.n	8008ab2 <_dtoa_r+0xa0a>
 8008b00:	9a00      	ldr	r2, [sp, #0]
 8008b02:	2339      	movs	r3, #57	@ 0x39
 8008b04:	7013      	strb	r3, [r2, #0]
 8008b06:	4633      	mov	r3, r6
 8008b08:	461e      	mov	r6, r3
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008b10:	2a39      	cmp	r2, #57	@ 0x39
 8008b12:	d052      	beq.n	8008bba <_dtoa_r+0xb12>
 8008b14:	3201      	adds	r2, #1
 8008b16:	701a      	strb	r2, [r3, #0]
 8008b18:	e612      	b.n	8008740 <_dtoa_r+0x698>
 8008b1a:	2a00      	cmp	r2, #0
 8008b1c:	dd07      	ble.n	8008b2e <_dtoa_r+0xa86>
 8008b1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008b22:	d0ed      	beq.n	8008b00 <_dtoa_r+0xa58>
 8008b24:	9a00      	ldr	r2, [sp, #0]
 8008b26:	f108 0301 	add.w	r3, r8, #1
 8008b2a:	7013      	strb	r3, [r2, #0]
 8008b2c:	e608      	b.n	8008740 <_dtoa_r+0x698>
 8008b2e:	9b07      	ldr	r3, [sp, #28]
 8008b30:	9a07      	ldr	r2, [sp, #28]
 8008b32:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d028      	beq.n	8008b8e <_dtoa_r+0xae6>
 8008b3c:	4649      	mov	r1, r9
 8008b3e:	2300      	movs	r3, #0
 8008b40:	220a      	movs	r2, #10
 8008b42:	4658      	mov	r0, fp
 8008b44:	f000 f9d6 	bl	8008ef4 <__multadd>
 8008b48:	42af      	cmp	r7, r5
 8008b4a:	4681      	mov	r9, r0
 8008b4c:	f04f 0300 	mov.w	r3, #0
 8008b50:	f04f 020a 	mov.w	r2, #10
 8008b54:	4639      	mov	r1, r7
 8008b56:	4658      	mov	r0, fp
 8008b58:	d107      	bne.n	8008b6a <_dtoa_r+0xac2>
 8008b5a:	f000 f9cb 	bl	8008ef4 <__multadd>
 8008b5e:	4607      	mov	r7, r0
 8008b60:	4605      	mov	r5, r0
 8008b62:	9b07      	ldr	r3, [sp, #28]
 8008b64:	3301      	adds	r3, #1
 8008b66:	9307      	str	r3, [sp, #28]
 8008b68:	e774      	b.n	8008a54 <_dtoa_r+0x9ac>
 8008b6a:	f000 f9c3 	bl	8008ef4 <__multadd>
 8008b6e:	4629      	mov	r1, r5
 8008b70:	4607      	mov	r7, r0
 8008b72:	2300      	movs	r3, #0
 8008b74:	220a      	movs	r2, #10
 8008b76:	4658      	mov	r0, fp
 8008b78:	f000 f9bc 	bl	8008ef4 <__multadd>
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	e7f0      	b.n	8008b62 <_dtoa_r+0xaba>
 8008b80:	9b00      	ldr	r3, [sp, #0]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	bfcc      	ite	gt
 8008b86:	461e      	movgt	r6, r3
 8008b88:	2601      	movle	r6, #1
 8008b8a:	4456      	add	r6, sl
 8008b8c:	2700      	movs	r7, #0
 8008b8e:	4649      	mov	r1, r9
 8008b90:	2201      	movs	r2, #1
 8008b92:	4658      	mov	r0, fp
 8008b94:	f000 fb5a 	bl	800924c <__lshift>
 8008b98:	4621      	mov	r1, r4
 8008b9a:	4681      	mov	r9, r0
 8008b9c:	f000 fbc2 	bl	8009324 <__mcmp>
 8008ba0:	2800      	cmp	r0, #0
 8008ba2:	dcb0      	bgt.n	8008b06 <_dtoa_r+0xa5e>
 8008ba4:	d102      	bne.n	8008bac <_dtoa_r+0xb04>
 8008ba6:	f018 0f01 	tst.w	r8, #1
 8008baa:	d1ac      	bne.n	8008b06 <_dtoa_r+0xa5e>
 8008bac:	4633      	mov	r3, r6
 8008bae:	461e      	mov	r6, r3
 8008bb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bb4:	2a30      	cmp	r2, #48	@ 0x30
 8008bb6:	d0fa      	beq.n	8008bae <_dtoa_r+0xb06>
 8008bb8:	e5c2      	b.n	8008740 <_dtoa_r+0x698>
 8008bba:	459a      	cmp	sl, r3
 8008bbc:	d1a4      	bne.n	8008b08 <_dtoa_r+0xa60>
 8008bbe:	9b04      	ldr	r3, [sp, #16]
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	9304      	str	r3, [sp, #16]
 8008bc4:	2331      	movs	r3, #49	@ 0x31
 8008bc6:	f88a 3000 	strb.w	r3, [sl]
 8008bca:	e5b9      	b.n	8008740 <_dtoa_r+0x698>
 8008bcc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008bce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008c2c <_dtoa_r+0xb84>
 8008bd2:	b11b      	cbz	r3, 8008bdc <_dtoa_r+0xb34>
 8008bd4:	f10a 0308 	add.w	r3, sl, #8
 8008bd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008bda:	6013      	str	r3, [r2, #0]
 8008bdc:	4650      	mov	r0, sl
 8008bde:	b019      	add	sp, #100	@ 0x64
 8008be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	f77f ae37 	ble.w	800885a <_dtoa_r+0x7b2>
 8008bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bee:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bf0:	2001      	movs	r0, #1
 8008bf2:	e655      	b.n	80088a0 <_dtoa_r+0x7f8>
 8008bf4:	9b00      	ldr	r3, [sp, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f77f aed6 	ble.w	80089a8 <_dtoa_r+0x900>
 8008bfc:	4656      	mov	r6, sl
 8008bfe:	4621      	mov	r1, r4
 8008c00:	4648      	mov	r0, r9
 8008c02:	f7ff f9c6 	bl	8007f92 <quorem>
 8008c06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008c0a:	f806 8b01 	strb.w	r8, [r6], #1
 8008c0e:	9b00      	ldr	r3, [sp, #0]
 8008c10:	eba6 020a 	sub.w	r2, r6, sl
 8008c14:	4293      	cmp	r3, r2
 8008c16:	ddb3      	ble.n	8008b80 <_dtoa_r+0xad8>
 8008c18:	4649      	mov	r1, r9
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	220a      	movs	r2, #10
 8008c1e:	4658      	mov	r0, fp
 8008c20:	f000 f968 	bl	8008ef4 <__multadd>
 8008c24:	4681      	mov	r9, r0
 8008c26:	e7ea      	b.n	8008bfe <_dtoa_r+0xb56>
 8008c28:	0800a258 	.word	0x0800a258
 8008c2c:	0800a1dc 	.word	0x0800a1dc

08008c30 <_free_r>:
 8008c30:	b538      	push	{r3, r4, r5, lr}
 8008c32:	4605      	mov	r5, r0
 8008c34:	2900      	cmp	r1, #0
 8008c36:	d041      	beq.n	8008cbc <_free_r+0x8c>
 8008c38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c3c:	1f0c      	subs	r4, r1, #4
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	bfb8      	it	lt
 8008c42:	18e4      	addlt	r4, r4, r3
 8008c44:	f000 f8e8 	bl	8008e18 <__malloc_lock>
 8008c48:	4a1d      	ldr	r2, [pc, #116]	@ (8008cc0 <_free_r+0x90>)
 8008c4a:	6813      	ldr	r3, [r2, #0]
 8008c4c:	b933      	cbnz	r3, 8008c5c <_free_r+0x2c>
 8008c4e:	6063      	str	r3, [r4, #4]
 8008c50:	6014      	str	r4, [r2, #0]
 8008c52:	4628      	mov	r0, r5
 8008c54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c58:	f000 b8e4 	b.w	8008e24 <__malloc_unlock>
 8008c5c:	42a3      	cmp	r3, r4
 8008c5e:	d908      	bls.n	8008c72 <_free_r+0x42>
 8008c60:	6820      	ldr	r0, [r4, #0]
 8008c62:	1821      	adds	r1, r4, r0
 8008c64:	428b      	cmp	r3, r1
 8008c66:	bf01      	itttt	eq
 8008c68:	6819      	ldreq	r1, [r3, #0]
 8008c6a:	685b      	ldreq	r3, [r3, #4]
 8008c6c:	1809      	addeq	r1, r1, r0
 8008c6e:	6021      	streq	r1, [r4, #0]
 8008c70:	e7ed      	b.n	8008c4e <_free_r+0x1e>
 8008c72:	461a      	mov	r2, r3
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	b10b      	cbz	r3, 8008c7c <_free_r+0x4c>
 8008c78:	42a3      	cmp	r3, r4
 8008c7a:	d9fa      	bls.n	8008c72 <_free_r+0x42>
 8008c7c:	6811      	ldr	r1, [r2, #0]
 8008c7e:	1850      	adds	r0, r2, r1
 8008c80:	42a0      	cmp	r0, r4
 8008c82:	d10b      	bne.n	8008c9c <_free_r+0x6c>
 8008c84:	6820      	ldr	r0, [r4, #0]
 8008c86:	4401      	add	r1, r0
 8008c88:	1850      	adds	r0, r2, r1
 8008c8a:	4283      	cmp	r3, r0
 8008c8c:	6011      	str	r1, [r2, #0]
 8008c8e:	d1e0      	bne.n	8008c52 <_free_r+0x22>
 8008c90:	6818      	ldr	r0, [r3, #0]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	6053      	str	r3, [r2, #4]
 8008c96:	4408      	add	r0, r1
 8008c98:	6010      	str	r0, [r2, #0]
 8008c9a:	e7da      	b.n	8008c52 <_free_r+0x22>
 8008c9c:	d902      	bls.n	8008ca4 <_free_r+0x74>
 8008c9e:	230c      	movs	r3, #12
 8008ca0:	602b      	str	r3, [r5, #0]
 8008ca2:	e7d6      	b.n	8008c52 <_free_r+0x22>
 8008ca4:	6820      	ldr	r0, [r4, #0]
 8008ca6:	1821      	adds	r1, r4, r0
 8008ca8:	428b      	cmp	r3, r1
 8008caa:	bf04      	itt	eq
 8008cac:	6819      	ldreq	r1, [r3, #0]
 8008cae:	685b      	ldreq	r3, [r3, #4]
 8008cb0:	6063      	str	r3, [r4, #4]
 8008cb2:	bf04      	itt	eq
 8008cb4:	1809      	addeq	r1, r1, r0
 8008cb6:	6021      	streq	r1, [r4, #0]
 8008cb8:	6054      	str	r4, [r2, #4]
 8008cba:	e7ca      	b.n	8008c52 <_free_r+0x22>
 8008cbc:	bd38      	pop	{r3, r4, r5, pc}
 8008cbe:	bf00      	nop
 8008cc0:	2000070c 	.word	0x2000070c

08008cc4 <malloc>:
 8008cc4:	4b02      	ldr	r3, [pc, #8]	@ (8008cd0 <malloc+0xc>)
 8008cc6:	4601      	mov	r1, r0
 8008cc8:	6818      	ldr	r0, [r3, #0]
 8008cca:	f000 b825 	b.w	8008d18 <_malloc_r>
 8008cce:	bf00      	nop
 8008cd0:	20000030 	.word	0x20000030

08008cd4 <sbrk_aligned>:
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	4e0f      	ldr	r6, [pc, #60]	@ (8008d14 <sbrk_aligned+0x40>)
 8008cd8:	460c      	mov	r4, r1
 8008cda:	6831      	ldr	r1, [r6, #0]
 8008cdc:	4605      	mov	r5, r0
 8008cde:	b911      	cbnz	r1, 8008ce6 <sbrk_aligned+0x12>
 8008ce0:	f000 fe46 	bl	8009970 <_sbrk_r>
 8008ce4:	6030      	str	r0, [r6, #0]
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	4628      	mov	r0, r5
 8008cea:	f000 fe41 	bl	8009970 <_sbrk_r>
 8008cee:	1c43      	adds	r3, r0, #1
 8008cf0:	d103      	bne.n	8008cfa <sbrk_aligned+0x26>
 8008cf2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	bd70      	pop	{r4, r5, r6, pc}
 8008cfa:	1cc4      	adds	r4, r0, #3
 8008cfc:	f024 0403 	bic.w	r4, r4, #3
 8008d00:	42a0      	cmp	r0, r4
 8008d02:	d0f8      	beq.n	8008cf6 <sbrk_aligned+0x22>
 8008d04:	1a21      	subs	r1, r4, r0
 8008d06:	4628      	mov	r0, r5
 8008d08:	f000 fe32 	bl	8009970 <_sbrk_r>
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	d1f2      	bne.n	8008cf6 <sbrk_aligned+0x22>
 8008d10:	e7ef      	b.n	8008cf2 <sbrk_aligned+0x1e>
 8008d12:	bf00      	nop
 8008d14:	20000708 	.word	0x20000708

08008d18 <_malloc_r>:
 8008d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d1c:	1ccd      	adds	r5, r1, #3
 8008d1e:	f025 0503 	bic.w	r5, r5, #3
 8008d22:	3508      	adds	r5, #8
 8008d24:	2d0c      	cmp	r5, #12
 8008d26:	bf38      	it	cc
 8008d28:	250c      	movcc	r5, #12
 8008d2a:	2d00      	cmp	r5, #0
 8008d2c:	4606      	mov	r6, r0
 8008d2e:	db01      	blt.n	8008d34 <_malloc_r+0x1c>
 8008d30:	42a9      	cmp	r1, r5
 8008d32:	d904      	bls.n	8008d3e <_malloc_r+0x26>
 8008d34:	230c      	movs	r3, #12
 8008d36:	6033      	str	r3, [r6, #0]
 8008d38:	2000      	movs	r0, #0
 8008d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e14 <_malloc_r+0xfc>
 8008d42:	f000 f869 	bl	8008e18 <__malloc_lock>
 8008d46:	f8d8 3000 	ldr.w	r3, [r8]
 8008d4a:	461c      	mov	r4, r3
 8008d4c:	bb44      	cbnz	r4, 8008da0 <_malloc_r+0x88>
 8008d4e:	4629      	mov	r1, r5
 8008d50:	4630      	mov	r0, r6
 8008d52:	f7ff ffbf 	bl	8008cd4 <sbrk_aligned>
 8008d56:	1c43      	adds	r3, r0, #1
 8008d58:	4604      	mov	r4, r0
 8008d5a:	d158      	bne.n	8008e0e <_malloc_r+0xf6>
 8008d5c:	f8d8 4000 	ldr.w	r4, [r8]
 8008d60:	4627      	mov	r7, r4
 8008d62:	2f00      	cmp	r7, #0
 8008d64:	d143      	bne.n	8008dee <_malloc_r+0xd6>
 8008d66:	2c00      	cmp	r4, #0
 8008d68:	d04b      	beq.n	8008e02 <_malloc_r+0xea>
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	4639      	mov	r1, r7
 8008d6e:	4630      	mov	r0, r6
 8008d70:	eb04 0903 	add.w	r9, r4, r3
 8008d74:	f000 fdfc 	bl	8009970 <_sbrk_r>
 8008d78:	4581      	cmp	r9, r0
 8008d7a:	d142      	bne.n	8008e02 <_malloc_r+0xea>
 8008d7c:	6821      	ldr	r1, [r4, #0]
 8008d7e:	1a6d      	subs	r5, r5, r1
 8008d80:	4629      	mov	r1, r5
 8008d82:	4630      	mov	r0, r6
 8008d84:	f7ff ffa6 	bl	8008cd4 <sbrk_aligned>
 8008d88:	3001      	adds	r0, #1
 8008d8a:	d03a      	beq.n	8008e02 <_malloc_r+0xea>
 8008d8c:	6823      	ldr	r3, [r4, #0]
 8008d8e:	442b      	add	r3, r5
 8008d90:	6023      	str	r3, [r4, #0]
 8008d92:	f8d8 3000 	ldr.w	r3, [r8]
 8008d96:	685a      	ldr	r2, [r3, #4]
 8008d98:	bb62      	cbnz	r2, 8008df4 <_malloc_r+0xdc>
 8008d9a:	f8c8 7000 	str.w	r7, [r8]
 8008d9e:	e00f      	b.n	8008dc0 <_malloc_r+0xa8>
 8008da0:	6822      	ldr	r2, [r4, #0]
 8008da2:	1b52      	subs	r2, r2, r5
 8008da4:	d420      	bmi.n	8008de8 <_malloc_r+0xd0>
 8008da6:	2a0b      	cmp	r2, #11
 8008da8:	d917      	bls.n	8008dda <_malloc_r+0xc2>
 8008daa:	1961      	adds	r1, r4, r5
 8008dac:	42a3      	cmp	r3, r4
 8008dae:	6025      	str	r5, [r4, #0]
 8008db0:	bf18      	it	ne
 8008db2:	6059      	strne	r1, [r3, #4]
 8008db4:	6863      	ldr	r3, [r4, #4]
 8008db6:	bf08      	it	eq
 8008db8:	f8c8 1000 	streq.w	r1, [r8]
 8008dbc:	5162      	str	r2, [r4, r5]
 8008dbe:	604b      	str	r3, [r1, #4]
 8008dc0:	4630      	mov	r0, r6
 8008dc2:	f000 f82f 	bl	8008e24 <__malloc_unlock>
 8008dc6:	f104 000b 	add.w	r0, r4, #11
 8008dca:	1d23      	adds	r3, r4, #4
 8008dcc:	f020 0007 	bic.w	r0, r0, #7
 8008dd0:	1ac2      	subs	r2, r0, r3
 8008dd2:	bf1c      	itt	ne
 8008dd4:	1a1b      	subne	r3, r3, r0
 8008dd6:	50a3      	strne	r3, [r4, r2]
 8008dd8:	e7af      	b.n	8008d3a <_malloc_r+0x22>
 8008dda:	6862      	ldr	r2, [r4, #4]
 8008ddc:	42a3      	cmp	r3, r4
 8008dde:	bf0c      	ite	eq
 8008de0:	f8c8 2000 	streq.w	r2, [r8]
 8008de4:	605a      	strne	r2, [r3, #4]
 8008de6:	e7eb      	b.n	8008dc0 <_malloc_r+0xa8>
 8008de8:	4623      	mov	r3, r4
 8008dea:	6864      	ldr	r4, [r4, #4]
 8008dec:	e7ae      	b.n	8008d4c <_malloc_r+0x34>
 8008dee:	463c      	mov	r4, r7
 8008df0:	687f      	ldr	r7, [r7, #4]
 8008df2:	e7b6      	b.n	8008d62 <_malloc_r+0x4a>
 8008df4:	461a      	mov	r2, r3
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	42a3      	cmp	r3, r4
 8008dfa:	d1fb      	bne.n	8008df4 <_malloc_r+0xdc>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	6053      	str	r3, [r2, #4]
 8008e00:	e7de      	b.n	8008dc0 <_malloc_r+0xa8>
 8008e02:	230c      	movs	r3, #12
 8008e04:	6033      	str	r3, [r6, #0]
 8008e06:	4630      	mov	r0, r6
 8008e08:	f000 f80c 	bl	8008e24 <__malloc_unlock>
 8008e0c:	e794      	b.n	8008d38 <_malloc_r+0x20>
 8008e0e:	6005      	str	r5, [r0, #0]
 8008e10:	e7d6      	b.n	8008dc0 <_malloc_r+0xa8>
 8008e12:	bf00      	nop
 8008e14:	2000070c 	.word	0x2000070c

08008e18 <__malloc_lock>:
 8008e18:	4801      	ldr	r0, [pc, #4]	@ (8008e20 <__malloc_lock+0x8>)
 8008e1a:	f7ff b8b8 	b.w	8007f8e <__retarget_lock_acquire_recursive>
 8008e1e:	bf00      	nop
 8008e20:	20000704 	.word	0x20000704

08008e24 <__malloc_unlock>:
 8008e24:	4801      	ldr	r0, [pc, #4]	@ (8008e2c <__malloc_unlock+0x8>)
 8008e26:	f7ff b8b3 	b.w	8007f90 <__retarget_lock_release_recursive>
 8008e2a:	bf00      	nop
 8008e2c:	20000704 	.word	0x20000704

08008e30 <_Balloc>:
 8008e30:	b570      	push	{r4, r5, r6, lr}
 8008e32:	69c6      	ldr	r6, [r0, #28]
 8008e34:	4604      	mov	r4, r0
 8008e36:	460d      	mov	r5, r1
 8008e38:	b976      	cbnz	r6, 8008e58 <_Balloc+0x28>
 8008e3a:	2010      	movs	r0, #16
 8008e3c:	f7ff ff42 	bl	8008cc4 <malloc>
 8008e40:	4602      	mov	r2, r0
 8008e42:	61e0      	str	r0, [r4, #28]
 8008e44:	b920      	cbnz	r0, 8008e50 <_Balloc+0x20>
 8008e46:	4b18      	ldr	r3, [pc, #96]	@ (8008ea8 <_Balloc+0x78>)
 8008e48:	4818      	ldr	r0, [pc, #96]	@ (8008eac <_Balloc+0x7c>)
 8008e4a:	216b      	movs	r1, #107	@ 0x6b
 8008e4c:	f000 fdae 	bl	80099ac <__assert_func>
 8008e50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e54:	6006      	str	r6, [r0, #0]
 8008e56:	60c6      	str	r6, [r0, #12]
 8008e58:	69e6      	ldr	r6, [r4, #28]
 8008e5a:	68f3      	ldr	r3, [r6, #12]
 8008e5c:	b183      	cbz	r3, 8008e80 <_Balloc+0x50>
 8008e5e:	69e3      	ldr	r3, [r4, #28]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e66:	b9b8      	cbnz	r0, 8008e98 <_Balloc+0x68>
 8008e68:	2101      	movs	r1, #1
 8008e6a:	fa01 f605 	lsl.w	r6, r1, r5
 8008e6e:	1d72      	adds	r2, r6, #5
 8008e70:	0092      	lsls	r2, r2, #2
 8008e72:	4620      	mov	r0, r4
 8008e74:	f000 fdb8 	bl	80099e8 <_calloc_r>
 8008e78:	b160      	cbz	r0, 8008e94 <_Balloc+0x64>
 8008e7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e7e:	e00e      	b.n	8008e9e <_Balloc+0x6e>
 8008e80:	2221      	movs	r2, #33	@ 0x21
 8008e82:	2104      	movs	r1, #4
 8008e84:	4620      	mov	r0, r4
 8008e86:	f000 fdaf 	bl	80099e8 <_calloc_r>
 8008e8a:	69e3      	ldr	r3, [r4, #28]
 8008e8c:	60f0      	str	r0, [r6, #12]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d1e4      	bne.n	8008e5e <_Balloc+0x2e>
 8008e94:	2000      	movs	r0, #0
 8008e96:	bd70      	pop	{r4, r5, r6, pc}
 8008e98:	6802      	ldr	r2, [r0, #0]
 8008e9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ea4:	e7f7      	b.n	8008e96 <_Balloc+0x66>
 8008ea6:	bf00      	nop
 8008ea8:	0800a1e9 	.word	0x0800a1e9
 8008eac:	0800a269 	.word	0x0800a269

08008eb0 <_Bfree>:
 8008eb0:	b570      	push	{r4, r5, r6, lr}
 8008eb2:	69c6      	ldr	r6, [r0, #28]
 8008eb4:	4605      	mov	r5, r0
 8008eb6:	460c      	mov	r4, r1
 8008eb8:	b976      	cbnz	r6, 8008ed8 <_Bfree+0x28>
 8008eba:	2010      	movs	r0, #16
 8008ebc:	f7ff ff02 	bl	8008cc4 <malloc>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	61e8      	str	r0, [r5, #28]
 8008ec4:	b920      	cbnz	r0, 8008ed0 <_Bfree+0x20>
 8008ec6:	4b09      	ldr	r3, [pc, #36]	@ (8008eec <_Bfree+0x3c>)
 8008ec8:	4809      	ldr	r0, [pc, #36]	@ (8008ef0 <_Bfree+0x40>)
 8008eca:	218f      	movs	r1, #143	@ 0x8f
 8008ecc:	f000 fd6e 	bl	80099ac <__assert_func>
 8008ed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ed4:	6006      	str	r6, [r0, #0]
 8008ed6:	60c6      	str	r6, [r0, #12]
 8008ed8:	b13c      	cbz	r4, 8008eea <_Bfree+0x3a>
 8008eda:	69eb      	ldr	r3, [r5, #28]
 8008edc:	6862      	ldr	r2, [r4, #4]
 8008ede:	68db      	ldr	r3, [r3, #12]
 8008ee0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ee4:	6021      	str	r1, [r4, #0]
 8008ee6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008eea:	bd70      	pop	{r4, r5, r6, pc}
 8008eec:	0800a1e9 	.word	0x0800a1e9
 8008ef0:	0800a269 	.word	0x0800a269

08008ef4 <__multadd>:
 8008ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef8:	690d      	ldr	r5, [r1, #16]
 8008efa:	4607      	mov	r7, r0
 8008efc:	460c      	mov	r4, r1
 8008efe:	461e      	mov	r6, r3
 8008f00:	f101 0c14 	add.w	ip, r1, #20
 8008f04:	2000      	movs	r0, #0
 8008f06:	f8dc 3000 	ldr.w	r3, [ip]
 8008f0a:	b299      	uxth	r1, r3
 8008f0c:	fb02 6101 	mla	r1, r2, r1, r6
 8008f10:	0c1e      	lsrs	r6, r3, #16
 8008f12:	0c0b      	lsrs	r3, r1, #16
 8008f14:	fb02 3306 	mla	r3, r2, r6, r3
 8008f18:	b289      	uxth	r1, r1
 8008f1a:	3001      	adds	r0, #1
 8008f1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f20:	4285      	cmp	r5, r0
 8008f22:	f84c 1b04 	str.w	r1, [ip], #4
 8008f26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f2a:	dcec      	bgt.n	8008f06 <__multadd+0x12>
 8008f2c:	b30e      	cbz	r6, 8008f72 <__multadd+0x7e>
 8008f2e:	68a3      	ldr	r3, [r4, #8]
 8008f30:	42ab      	cmp	r3, r5
 8008f32:	dc19      	bgt.n	8008f68 <__multadd+0x74>
 8008f34:	6861      	ldr	r1, [r4, #4]
 8008f36:	4638      	mov	r0, r7
 8008f38:	3101      	adds	r1, #1
 8008f3a:	f7ff ff79 	bl	8008e30 <_Balloc>
 8008f3e:	4680      	mov	r8, r0
 8008f40:	b928      	cbnz	r0, 8008f4e <__multadd+0x5a>
 8008f42:	4602      	mov	r2, r0
 8008f44:	4b0c      	ldr	r3, [pc, #48]	@ (8008f78 <__multadd+0x84>)
 8008f46:	480d      	ldr	r0, [pc, #52]	@ (8008f7c <__multadd+0x88>)
 8008f48:	21ba      	movs	r1, #186	@ 0xba
 8008f4a:	f000 fd2f 	bl	80099ac <__assert_func>
 8008f4e:	6922      	ldr	r2, [r4, #16]
 8008f50:	3202      	adds	r2, #2
 8008f52:	f104 010c 	add.w	r1, r4, #12
 8008f56:	0092      	lsls	r2, r2, #2
 8008f58:	300c      	adds	r0, #12
 8008f5a:	f000 fd19 	bl	8009990 <memcpy>
 8008f5e:	4621      	mov	r1, r4
 8008f60:	4638      	mov	r0, r7
 8008f62:	f7ff ffa5 	bl	8008eb0 <_Bfree>
 8008f66:	4644      	mov	r4, r8
 8008f68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f6c:	3501      	adds	r5, #1
 8008f6e:	615e      	str	r6, [r3, #20]
 8008f70:	6125      	str	r5, [r4, #16]
 8008f72:	4620      	mov	r0, r4
 8008f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f78:	0800a258 	.word	0x0800a258
 8008f7c:	0800a269 	.word	0x0800a269

08008f80 <__hi0bits>:
 8008f80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008f84:	4603      	mov	r3, r0
 8008f86:	bf36      	itet	cc
 8008f88:	0403      	lslcc	r3, r0, #16
 8008f8a:	2000      	movcs	r0, #0
 8008f8c:	2010      	movcc	r0, #16
 8008f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f92:	bf3c      	itt	cc
 8008f94:	021b      	lslcc	r3, r3, #8
 8008f96:	3008      	addcc	r0, #8
 8008f98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f9c:	bf3c      	itt	cc
 8008f9e:	011b      	lslcc	r3, r3, #4
 8008fa0:	3004      	addcc	r0, #4
 8008fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fa6:	bf3c      	itt	cc
 8008fa8:	009b      	lslcc	r3, r3, #2
 8008faa:	3002      	addcc	r0, #2
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	db05      	blt.n	8008fbc <__hi0bits+0x3c>
 8008fb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008fb4:	f100 0001 	add.w	r0, r0, #1
 8008fb8:	bf08      	it	eq
 8008fba:	2020      	moveq	r0, #32
 8008fbc:	4770      	bx	lr

08008fbe <__lo0bits>:
 8008fbe:	6803      	ldr	r3, [r0, #0]
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	f013 0007 	ands.w	r0, r3, #7
 8008fc6:	d00b      	beq.n	8008fe0 <__lo0bits+0x22>
 8008fc8:	07d9      	lsls	r1, r3, #31
 8008fca:	d421      	bmi.n	8009010 <__lo0bits+0x52>
 8008fcc:	0798      	lsls	r0, r3, #30
 8008fce:	bf49      	itett	mi
 8008fd0:	085b      	lsrmi	r3, r3, #1
 8008fd2:	089b      	lsrpl	r3, r3, #2
 8008fd4:	2001      	movmi	r0, #1
 8008fd6:	6013      	strmi	r3, [r2, #0]
 8008fd8:	bf5c      	itt	pl
 8008fda:	6013      	strpl	r3, [r2, #0]
 8008fdc:	2002      	movpl	r0, #2
 8008fde:	4770      	bx	lr
 8008fe0:	b299      	uxth	r1, r3
 8008fe2:	b909      	cbnz	r1, 8008fe8 <__lo0bits+0x2a>
 8008fe4:	0c1b      	lsrs	r3, r3, #16
 8008fe6:	2010      	movs	r0, #16
 8008fe8:	b2d9      	uxtb	r1, r3
 8008fea:	b909      	cbnz	r1, 8008ff0 <__lo0bits+0x32>
 8008fec:	3008      	adds	r0, #8
 8008fee:	0a1b      	lsrs	r3, r3, #8
 8008ff0:	0719      	lsls	r1, r3, #28
 8008ff2:	bf04      	itt	eq
 8008ff4:	091b      	lsreq	r3, r3, #4
 8008ff6:	3004      	addeq	r0, #4
 8008ff8:	0799      	lsls	r1, r3, #30
 8008ffa:	bf04      	itt	eq
 8008ffc:	089b      	lsreq	r3, r3, #2
 8008ffe:	3002      	addeq	r0, #2
 8009000:	07d9      	lsls	r1, r3, #31
 8009002:	d403      	bmi.n	800900c <__lo0bits+0x4e>
 8009004:	085b      	lsrs	r3, r3, #1
 8009006:	f100 0001 	add.w	r0, r0, #1
 800900a:	d003      	beq.n	8009014 <__lo0bits+0x56>
 800900c:	6013      	str	r3, [r2, #0]
 800900e:	4770      	bx	lr
 8009010:	2000      	movs	r0, #0
 8009012:	4770      	bx	lr
 8009014:	2020      	movs	r0, #32
 8009016:	4770      	bx	lr

08009018 <__i2b>:
 8009018:	b510      	push	{r4, lr}
 800901a:	460c      	mov	r4, r1
 800901c:	2101      	movs	r1, #1
 800901e:	f7ff ff07 	bl	8008e30 <_Balloc>
 8009022:	4602      	mov	r2, r0
 8009024:	b928      	cbnz	r0, 8009032 <__i2b+0x1a>
 8009026:	4b05      	ldr	r3, [pc, #20]	@ (800903c <__i2b+0x24>)
 8009028:	4805      	ldr	r0, [pc, #20]	@ (8009040 <__i2b+0x28>)
 800902a:	f240 1145 	movw	r1, #325	@ 0x145
 800902e:	f000 fcbd 	bl	80099ac <__assert_func>
 8009032:	2301      	movs	r3, #1
 8009034:	6144      	str	r4, [r0, #20]
 8009036:	6103      	str	r3, [r0, #16]
 8009038:	bd10      	pop	{r4, pc}
 800903a:	bf00      	nop
 800903c:	0800a258 	.word	0x0800a258
 8009040:	0800a269 	.word	0x0800a269

08009044 <__multiply>:
 8009044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009048:	4614      	mov	r4, r2
 800904a:	690a      	ldr	r2, [r1, #16]
 800904c:	6923      	ldr	r3, [r4, #16]
 800904e:	429a      	cmp	r2, r3
 8009050:	bfa8      	it	ge
 8009052:	4623      	movge	r3, r4
 8009054:	460f      	mov	r7, r1
 8009056:	bfa4      	itt	ge
 8009058:	460c      	movge	r4, r1
 800905a:	461f      	movge	r7, r3
 800905c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009060:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009064:	68a3      	ldr	r3, [r4, #8]
 8009066:	6861      	ldr	r1, [r4, #4]
 8009068:	eb0a 0609 	add.w	r6, sl, r9
 800906c:	42b3      	cmp	r3, r6
 800906e:	b085      	sub	sp, #20
 8009070:	bfb8      	it	lt
 8009072:	3101      	addlt	r1, #1
 8009074:	f7ff fedc 	bl	8008e30 <_Balloc>
 8009078:	b930      	cbnz	r0, 8009088 <__multiply+0x44>
 800907a:	4602      	mov	r2, r0
 800907c:	4b44      	ldr	r3, [pc, #272]	@ (8009190 <__multiply+0x14c>)
 800907e:	4845      	ldr	r0, [pc, #276]	@ (8009194 <__multiply+0x150>)
 8009080:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009084:	f000 fc92 	bl	80099ac <__assert_func>
 8009088:	f100 0514 	add.w	r5, r0, #20
 800908c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009090:	462b      	mov	r3, r5
 8009092:	2200      	movs	r2, #0
 8009094:	4543      	cmp	r3, r8
 8009096:	d321      	bcc.n	80090dc <__multiply+0x98>
 8009098:	f107 0114 	add.w	r1, r7, #20
 800909c:	f104 0214 	add.w	r2, r4, #20
 80090a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80090a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80090a8:	9302      	str	r3, [sp, #8]
 80090aa:	1b13      	subs	r3, r2, r4
 80090ac:	3b15      	subs	r3, #21
 80090ae:	f023 0303 	bic.w	r3, r3, #3
 80090b2:	3304      	adds	r3, #4
 80090b4:	f104 0715 	add.w	r7, r4, #21
 80090b8:	42ba      	cmp	r2, r7
 80090ba:	bf38      	it	cc
 80090bc:	2304      	movcc	r3, #4
 80090be:	9301      	str	r3, [sp, #4]
 80090c0:	9b02      	ldr	r3, [sp, #8]
 80090c2:	9103      	str	r1, [sp, #12]
 80090c4:	428b      	cmp	r3, r1
 80090c6:	d80c      	bhi.n	80090e2 <__multiply+0x9e>
 80090c8:	2e00      	cmp	r6, #0
 80090ca:	dd03      	ble.n	80090d4 <__multiply+0x90>
 80090cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d05b      	beq.n	800918c <__multiply+0x148>
 80090d4:	6106      	str	r6, [r0, #16]
 80090d6:	b005      	add	sp, #20
 80090d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090dc:	f843 2b04 	str.w	r2, [r3], #4
 80090e0:	e7d8      	b.n	8009094 <__multiply+0x50>
 80090e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80090e6:	f1ba 0f00 	cmp.w	sl, #0
 80090ea:	d024      	beq.n	8009136 <__multiply+0xf2>
 80090ec:	f104 0e14 	add.w	lr, r4, #20
 80090f0:	46a9      	mov	r9, r5
 80090f2:	f04f 0c00 	mov.w	ip, #0
 80090f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80090fa:	f8d9 3000 	ldr.w	r3, [r9]
 80090fe:	fa1f fb87 	uxth.w	fp, r7
 8009102:	b29b      	uxth	r3, r3
 8009104:	fb0a 330b 	mla	r3, sl, fp, r3
 8009108:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800910c:	f8d9 7000 	ldr.w	r7, [r9]
 8009110:	4463      	add	r3, ip
 8009112:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009116:	fb0a c70b 	mla	r7, sl, fp, ip
 800911a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800911e:	b29b      	uxth	r3, r3
 8009120:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009124:	4572      	cmp	r2, lr
 8009126:	f849 3b04 	str.w	r3, [r9], #4
 800912a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800912e:	d8e2      	bhi.n	80090f6 <__multiply+0xb2>
 8009130:	9b01      	ldr	r3, [sp, #4]
 8009132:	f845 c003 	str.w	ip, [r5, r3]
 8009136:	9b03      	ldr	r3, [sp, #12]
 8009138:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800913c:	3104      	adds	r1, #4
 800913e:	f1b9 0f00 	cmp.w	r9, #0
 8009142:	d021      	beq.n	8009188 <__multiply+0x144>
 8009144:	682b      	ldr	r3, [r5, #0]
 8009146:	f104 0c14 	add.w	ip, r4, #20
 800914a:	46ae      	mov	lr, r5
 800914c:	f04f 0a00 	mov.w	sl, #0
 8009150:	f8bc b000 	ldrh.w	fp, [ip]
 8009154:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009158:	fb09 770b 	mla	r7, r9, fp, r7
 800915c:	4457      	add	r7, sl
 800915e:	b29b      	uxth	r3, r3
 8009160:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009164:	f84e 3b04 	str.w	r3, [lr], #4
 8009168:	f85c 3b04 	ldr.w	r3, [ip], #4
 800916c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009170:	f8be 3000 	ldrh.w	r3, [lr]
 8009174:	fb09 330a 	mla	r3, r9, sl, r3
 8009178:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800917c:	4562      	cmp	r2, ip
 800917e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009182:	d8e5      	bhi.n	8009150 <__multiply+0x10c>
 8009184:	9f01      	ldr	r7, [sp, #4]
 8009186:	51eb      	str	r3, [r5, r7]
 8009188:	3504      	adds	r5, #4
 800918a:	e799      	b.n	80090c0 <__multiply+0x7c>
 800918c:	3e01      	subs	r6, #1
 800918e:	e79b      	b.n	80090c8 <__multiply+0x84>
 8009190:	0800a258 	.word	0x0800a258
 8009194:	0800a269 	.word	0x0800a269

08009198 <__pow5mult>:
 8009198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800919c:	4615      	mov	r5, r2
 800919e:	f012 0203 	ands.w	r2, r2, #3
 80091a2:	4607      	mov	r7, r0
 80091a4:	460e      	mov	r6, r1
 80091a6:	d007      	beq.n	80091b8 <__pow5mult+0x20>
 80091a8:	4c25      	ldr	r4, [pc, #148]	@ (8009240 <__pow5mult+0xa8>)
 80091aa:	3a01      	subs	r2, #1
 80091ac:	2300      	movs	r3, #0
 80091ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091b2:	f7ff fe9f 	bl	8008ef4 <__multadd>
 80091b6:	4606      	mov	r6, r0
 80091b8:	10ad      	asrs	r5, r5, #2
 80091ba:	d03d      	beq.n	8009238 <__pow5mult+0xa0>
 80091bc:	69fc      	ldr	r4, [r7, #28]
 80091be:	b97c      	cbnz	r4, 80091e0 <__pow5mult+0x48>
 80091c0:	2010      	movs	r0, #16
 80091c2:	f7ff fd7f 	bl	8008cc4 <malloc>
 80091c6:	4602      	mov	r2, r0
 80091c8:	61f8      	str	r0, [r7, #28]
 80091ca:	b928      	cbnz	r0, 80091d8 <__pow5mult+0x40>
 80091cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009244 <__pow5mult+0xac>)
 80091ce:	481e      	ldr	r0, [pc, #120]	@ (8009248 <__pow5mult+0xb0>)
 80091d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80091d4:	f000 fbea 	bl	80099ac <__assert_func>
 80091d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091dc:	6004      	str	r4, [r0, #0]
 80091de:	60c4      	str	r4, [r0, #12]
 80091e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80091e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091e8:	b94c      	cbnz	r4, 80091fe <__pow5mult+0x66>
 80091ea:	f240 2171 	movw	r1, #625	@ 0x271
 80091ee:	4638      	mov	r0, r7
 80091f0:	f7ff ff12 	bl	8009018 <__i2b>
 80091f4:	2300      	movs	r3, #0
 80091f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80091fa:	4604      	mov	r4, r0
 80091fc:	6003      	str	r3, [r0, #0]
 80091fe:	f04f 0900 	mov.w	r9, #0
 8009202:	07eb      	lsls	r3, r5, #31
 8009204:	d50a      	bpl.n	800921c <__pow5mult+0x84>
 8009206:	4631      	mov	r1, r6
 8009208:	4622      	mov	r2, r4
 800920a:	4638      	mov	r0, r7
 800920c:	f7ff ff1a 	bl	8009044 <__multiply>
 8009210:	4631      	mov	r1, r6
 8009212:	4680      	mov	r8, r0
 8009214:	4638      	mov	r0, r7
 8009216:	f7ff fe4b 	bl	8008eb0 <_Bfree>
 800921a:	4646      	mov	r6, r8
 800921c:	106d      	asrs	r5, r5, #1
 800921e:	d00b      	beq.n	8009238 <__pow5mult+0xa0>
 8009220:	6820      	ldr	r0, [r4, #0]
 8009222:	b938      	cbnz	r0, 8009234 <__pow5mult+0x9c>
 8009224:	4622      	mov	r2, r4
 8009226:	4621      	mov	r1, r4
 8009228:	4638      	mov	r0, r7
 800922a:	f7ff ff0b 	bl	8009044 <__multiply>
 800922e:	6020      	str	r0, [r4, #0]
 8009230:	f8c0 9000 	str.w	r9, [r0]
 8009234:	4604      	mov	r4, r0
 8009236:	e7e4      	b.n	8009202 <__pow5mult+0x6a>
 8009238:	4630      	mov	r0, r6
 800923a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800923e:	bf00      	nop
 8009240:	0800a2c4 	.word	0x0800a2c4
 8009244:	0800a1e9 	.word	0x0800a1e9
 8009248:	0800a269 	.word	0x0800a269

0800924c <__lshift>:
 800924c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009250:	460c      	mov	r4, r1
 8009252:	6849      	ldr	r1, [r1, #4]
 8009254:	6923      	ldr	r3, [r4, #16]
 8009256:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800925a:	68a3      	ldr	r3, [r4, #8]
 800925c:	4607      	mov	r7, r0
 800925e:	4691      	mov	r9, r2
 8009260:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009264:	f108 0601 	add.w	r6, r8, #1
 8009268:	42b3      	cmp	r3, r6
 800926a:	db0b      	blt.n	8009284 <__lshift+0x38>
 800926c:	4638      	mov	r0, r7
 800926e:	f7ff fddf 	bl	8008e30 <_Balloc>
 8009272:	4605      	mov	r5, r0
 8009274:	b948      	cbnz	r0, 800928a <__lshift+0x3e>
 8009276:	4602      	mov	r2, r0
 8009278:	4b28      	ldr	r3, [pc, #160]	@ (800931c <__lshift+0xd0>)
 800927a:	4829      	ldr	r0, [pc, #164]	@ (8009320 <__lshift+0xd4>)
 800927c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009280:	f000 fb94 	bl	80099ac <__assert_func>
 8009284:	3101      	adds	r1, #1
 8009286:	005b      	lsls	r3, r3, #1
 8009288:	e7ee      	b.n	8009268 <__lshift+0x1c>
 800928a:	2300      	movs	r3, #0
 800928c:	f100 0114 	add.w	r1, r0, #20
 8009290:	f100 0210 	add.w	r2, r0, #16
 8009294:	4618      	mov	r0, r3
 8009296:	4553      	cmp	r3, sl
 8009298:	db33      	blt.n	8009302 <__lshift+0xb6>
 800929a:	6920      	ldr	r0, [r4, #16]
 800929c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80092a0:	f104 0314 	add.w	r3, r4, #20
 80092a4:	f019 091f 	ands.w	r9, r9, #31
 80092a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80092b0:	d02b      	beq.n	800930a <__lshift+0xbe>
 80092b2:	f1c9 0e20 	rsb	lr, r9, #32
 80092b6:	468a      	mov	sl, r1
 80092b8:	2200      	movs	r2, #0
 80092ba:	6818      	ldr	r0, [r3, #0]
 80092bc:	fa00 f009 	lsl.w	r0, r0, r9
 80092c0:	4310      	orrs	r0, r2
 80092c2:	f84a 0b04 	str.w	r0, [sl], #4
 80092c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ca:	459c      	cmp	ip, r3
 80092cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80092d0:	d8f3      	bhi.n	80092ba <__lshift+0x6e>
 80092d2:	ebac 0304 	sub.w	r3, ip, r4
 80092d6:	3b15      	subs	r3, #21
 80092d8:	f023 0303 	bic.w	r3, r3, #3
 80092dc:	3304      	adds	r3, #4
 80092de:	f104 0015 	add.w	r0, r4, #21
 80092e2:	4584      	cmp	ip, r0
 80092e4:	bf38      	it	cc
 80092e6:	2304      	movcc	r3, #4
 80092e8:	50ca      	str	r2, [r1, r3]
 80092ea:	b10a      	cbz	r2, 80092f0 <__lshift+0xa4>
 80092ec:	f108 0602 	add.w	r6, r8, #2
 80092f0:	3e01      	subs	r6, #1
 80092f2:	4638      	mov	r0, r7
 80092f4:	612e      	str	r6, [r5, #16]
 80092f6:	4621      	mov	r1, r4
 80092f8:	f7ff fdda 	bl	8008eb0 <_Bfree>
 80092fc:	4628      	mov	r0, r5
 80092fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009302:	f842 0f04 	str.w	r0, [r2, #4]!
 8009306:	3301      	adds	r3, #1
 8009308:	e7c5      	b.n	8009296 <__lshift+0x4a>
 800930a:	3904      	subs	r1, #4
 800930c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009310:	f841 2f04 	str.w	r2, [r1, #4]!
 8009314:	459c      	cmp	ip, r3
 8009316:	d8f9      	bhi.n	800930c <__lshift+0xc0>
 8009318:	e7ea      	b.n	80092f0 <__lshift+0xa4>
 800931a:	bf00      	nop
 800931c:	0800a258 	.word	0x0800a258
 8009320:	0800a269 	.word	0x0800a269

08009324 <__mcmp>:
 8009324:	690a      	ldr	r2, [r1, #16]
 8009326:	4603      	mov	r3, r0
 8009328:	6900      	ldr	r0, [r0, #16]
 800932a:	1a80      	subs	r0, r0, r2
 800932c:	b530      	push	{r4, r5, lr}
 800932e:	d10e      	bne.n	800934e <__mcmp+0x2a>
 8009330:	3314      	adds	r3, #20
 8009332:	3114      	adds	r1, #20
 8009334:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009338:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800933c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009340:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009344:	4295      	cmp	r5, r2
 8009346:	d003      	beq.n	8009350 <__mcmp+0x2c>
 8009348:	d205      	bcs.n	8009356 <__mcmp+0x32>
 800934a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800934e:	bd30      	pop	{r4, r5, pc}
 8009350:	42a3      	cmp	r3, r4
 8009352:	d3f3      	bcc.n	800933c <__mcmp+0x18>
 8009354:	e7fb      	b.n	800934e <__mcmp+0x2a>
 8009356:	2001      	movs	r0, #1
 8009358:	e7f9      	b.n	800934e <__mcmp+0x2a>
	...

0800935c <__mdiff>:
 800935c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009360:	4689      	mov	r9, r1
 8009362:	4606      	mov	r6, r0
 8009364:	4611      	mov	r1, r2
 8009366:	4648      	mov	r0, r9
 8009368:	4614      	mov	r4, r2
 800936a:	f7ff ffdb 	bl	8009324 <__mcmp>
 800936e:	1e05      	subs	r5, r0, #0
 8009370:	d112      	bne.n	8009398 <__mdiff+0x3c>
 8009372:	4629      	mov	r1, r5
 8009374:	4630      	mov	r0, r6
 8009376:	f7ff fd5b 	bl	8008e30 <_Balloc>
 800937a:	4602      	mov	r2, r0
 800937c:	b928      	cbnz	r0, 800938a <__mdiff+0x2e>
 800937e:	4b3f      	ldr	r3, [pc, #252]	@ (800947c <__mdiff+0x120>)
 8009380:	f240 2137 	movw	r1, #567	@ 0x237
 8009384:	483e      	ldr	r0, [pc, #248]	@ (8009480 <__mdiff+0x124>)
 8009386:	f000 fb11 	bl	80099ac <__assert_func>
 800938a:	2301      	movs	r3, #1
 800938c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009390:	4610      	mov	r0, r2
 8009392:	b003      	add	sp, #12
 8009394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009398:	bfbc      	itt	lt
 800939a:	464b      	movlt	r3, r9
 800939c:	46a1      	movlt	r9, r4
 800939e:	4630      	mov	r0, r6
 80093a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80093a4:	bfba      	itte	lt
 80093a6:	461c      	movlt	r4, r3
 80093a8:	2501      	movlt	r5, #1
 80093aa:	2500      	movge	r5, #0
 80093ac:	f7ff fd40 	bl	8008e30 <_Balloc>
 80093b0:	4602      	mov	r2, r0
 80093b2:	b918      	cbnz	r0, 80093bc <__mdiff+0x60>
 80093b4:	4b31      	ldr	r3, [pc, #196]	@ (800947c <__mdiff+0x120>)
 80093b6:	f240 2145 	movw	r1, #581	@ 0x245
 80093ba:	e7e3      	b.n	8009384 <__mdiff+0x28>
 80093bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80093c0:	6926      	ldr	r6, [r4, #16]
 80093c2:	60c5      	str	r5, [r0, #12]
 80093c4:	f109 0310 	add.w	r3, r9, #16
 80093c8:	f109 0514 	add.w	r5, r9, #20
 80093cc:	f104 0e14 	add.w	lr, r4, #20
 80093d0:	f100 0b14 	add.w	fp, r0, #20
 80093d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80093d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80093dc:	9301      	str	r3, [sp, #4]
 80093de:	46d9      	mov	r9, fp
 80093e0:	f04f 0c00 	mov.w	ip, #0
 80093e4:	9b01      	ldr	r3, [sp, #4]
 80093e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80093ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80093ee:	9301      	str	r3, [sp, #4]
 80093f0:	fa1f f38a 	uxth.w	r3, sl
 80093f4:	4619      	mov	r1, r3
 80093f6:	b283      	uxth	r3, r0
 80093f8:	1acb      	subs	r3, r1, r3
 80093fa:	0c00      	lsrs	r0, r0, #16
 80093fc:	4463      	add	r3, ip
 80093fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009402:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009406:	b29b      	uxth	r3, r3
 8009408:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800940c:	4576      	cmp	r6, lr
 800940e:	f849 3b04 	str.w	r3, [r9], #4
 8009412:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009416:	d8e5      	bhi.n	80093e4 <__mdiff+0x88>
 8009418:	1b33      	subs	r3, r6, r4
 800941a:	3b15      	subs	r3, #21
 800941c:	f023 0303 	bic.w	r3, r3, #3
 8009420:	3415      	adds	r4, #21
 8009422:	3304      	adds	r3, #4
 8009424:	42a6      	cmp	r6, r4
 8009426:	bf38      	it	cc
 8009428:	2304      	movcc	r3, #4
 800942a:	441d      	add	r5, r3
 800942c:	445b      	add	r3, fp
 800942e:	461e      	mov	r6, r3
 8009430:	462c      	mov	r4, r5
 8009432:	4544      	cmp	r4, r8
 8009434:	d30e      	bcc.n	8009454 <__mdiff+0xf8>
 8009436:	f108 0103 	add.w	r1, r8, #3
 800943a:	1b49      	subs	r1, r1, r5
 800943c:	f021 0103 	bic.w	r1, r1, #3
 8009440:	3d03      	subs	r5, #3
 8009442:	45a8      	cmp	r8, r5
 8009444:	bf38      	it	cc
 8009446:	2100      	movcc	r1, #0
 8009448:	440b      	add	r3, r1
 800944a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800944e:	b191      	cbz	r1, 8009476 <__mdiff+0x11a>
 8009450:	6117      	str	r7, [r2, #16]
 8009452:	e79d      	b.n	8009390 <__mdiff+0x34>
 8009454:	f854 1b04 	ldr.w	r1, [r4], #4
 8009458:	46e6      	mov	lr, ip
 800945a:	0c08      	lsrs	r0, r1, #16
 800945c:	fa1c fc81 	uxtah	ip, ip, r1
 8009460:	4471      	add	r1, lr
 8009462:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009466:	b289      	uxth	r1, r1
 8009468:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800946c:	f846 1b04 	str.w	r1, [r6], #4
 8009470:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009474:	e7dd      	b.n	8009432 <__mdiff+0xd6>
 8009476:	3f01      	subs	r7, #1
 8009478:	e7e7      	b.n	800944a <__mdiff+0xee>
 800947a:	bf00      	nop
 800947c:	0800a258 	.word	0x0800a258
 8009480:	0800a269 	.word	0x0800a269

08009484 <__d2b>:
 8009484:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009488:	460f      	mov	r7, r1
 800948a:	2101      	movs	r1, #1
 800948c:	ec59 8b10 	vmov	r8, r9, d0
 8009490:	4616      	mov	r6, r2
 8009492:	f7ff fccd 	bl	8008e30 <_Balloc>
 8009496:	4604      	mov	r4, r0
 8009498:	b930      	cbnz	r0, 80094a8 <__d2b+0x24>
 800949a:	4602      	mov	r2, r0
 800949c:	4b23      	ldr	r3, [pc, #140]	@ (800952c <__d2b+0xa8>)
 800949e:	4824      	ldr	r0, [pc, #144]	@ (8009530 <__d2b+0xac>)
 80094a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80094a4:	f000 fa82 	bl	80099ac <__assert_func>
 80094a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80094ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094b0:	b10d      	cbz	r5, 80094b6 <__d2b+0x32>
 80094b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094b6:	9301      	str	r3, [sp, #4]
 80094b8:	f1b8 0300 	subs.w	r3, r8, #0
 80094bc:	d023      	beq.n	8009506 <__d2b+0x82>
 80094be:	4668      	mov	r0, sp
 80094c0:	9300      	str	r3, [sp, #0]
 80094c2:	f7ff fd7c 	bl	8008fbe <__lo0bits>
 80094c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80094ca:	b1d0      	cbz	r0, 8009502 <__d2b+0x7e>
 80094cc:	f1c0 0320 	rsb	r3, r0, #32
 80094d0:	fa02 f303 	lsl.w	r3, r2, r3
 80094d4:	430b      	orrs	r3, r1
 80094d6:	40c2      	lsrs	r2, r0
 80094d8:	6163      	str	r3, [r4, #20]
 80094da:	9201      	str	r2, [sp, #4]
 80094dc:	9b01      	ldr	r3, [sp, #4]
 80094de:	61a3      	str	r3, [r4, #24]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	bf0c      	ite	eq
 80094e4:	2201      	moveq	r2, #1
 80094e6:	2202      	movne	r2, #2
 80094e8:	6122      	str	r2, [r4, #16]
 80094ea:	b1a5      	cbz	r5, 8009516 <__d2b+0x92>
 80094ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80094f0:	4405      	add	r5, r0
 80094f2:	603d      	str	r5, [r7, #0]
 80094f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80094f8:	6030      	str	r0, [r6, #0]
 80094fa:	4620      	mov	r0, r4
 80094fc:	b003      	add	sp, #12
 80094fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009502:	6161      	str	r1, [r4, #20]
 8009504:	e7ea      	b.n	80094dc <__d2b+0x58>
 8009506:	a801      	add	r0, sp, #4
 8009508:	f7ff fd59 	bl	8008fbe <__lo0bits>
 800950c:	9b01      	ldr	r3, [sp, #4]
 800950e:	6163      	str	r3, [r4, #20]
 8009510:	3020      	adds	r0, #32
 8009512:	2201      	movs	r2, #1
 8009514:	e7e8      	b.n	80094e8 <__d2b+0x64>
 8009516:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800951a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800951e:	6038      	str	r0, [r7, #0]
 8009520:	6918      	ldr	r0, [r3, #16]
 8009522:	f7ff fd2d 	bl	8008f80 <__hi0bits>
 8009526:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800952a:	e7e5      	b.n	80094f8 <__d2b+0x74>
 800952c:	0800a258 	.word	0x0800a258
 8009530:	0800a269 	.word	0x0800a269

08009534 <__ssputs_r>:
 8009534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009538:	688e      	ldr	r6, [r1, #8]
 800953a:	461f      	mov	r7, r3
 800953c:	42be      	cmp	r6, r7
 800953e:	680b      	ldr	r3, [r1, #0]
 8009540:	4682      	mov	sl, r0
 8009542:	460c      	mov	r4, r1
 8009544:	4690      	mov	r8, r2
 8009546:	d82d      	bhi.n	80095a4 <__ssputs_r+0x70>
 8009548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800954c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009550:	d026      	beq.n	80095a0 <__ssputs_r+0x6c>
 8009552:	6965      	ldr	r5, [r4, #20]
 8009554:	6909      	ldr	r1, [r1, #16]
 8009556:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800955a:	eba3 0901 	sub.w	r9, r3, r1
 800955e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009562:	1c7b      	adds	r3, r7, #1
 8009564:	444b      	add	r3, r9
 8009566:	106d      	asrs	r5, r5, #1
 8009568:	429d      	cmp	r5, r3
 800956a:	bf38      	it	cc
 800956c:	461d      	movcc	r5, r3
 800956e:	0553      	lsls	r3, r2, #21
 8009570:	d527      	bpl.n	80095c2 <__ssputs_r+0x8e>
 8009572:	4629      	mov	r1, r5
 8009574:	f7ff fbd0 	bl	8008d18 <_malloc_r>
 8009578:	4606      	mov	r6, r0
 800957a:	b360      	cbz	r0, 80095d6 <__ssputs_r+0xa2>
 800957c:	6921      	ldr	r1, [r4, #16]
 800957e:	464a      	mov	r2, r9
 8009580:	f000 fa06 	bl	8009990 <memcpy>
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800958a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800958e:	81a3      	strh	r3, [r4, #12]
 8009590:	6126      	str	r6, [r4, #16]
 8009592:	6165      	str	r5, [r4, #20]
 8009594:	444e      	add	r6, r9
 8009596:	eba5 0509 	sub.w	r5, r5, r9
 800959a:	6026      	str	r6, [r4, #0]
 800959c:	60a5      	str	r5, [r4, #8]
 800959e:	463e      	mov	r6, r7
 80095a0:	42be      	cmp	r6, r7
 80095a2:	d900      	bls.n	80095a6 <__ssputs_r+0x72>
 80095a4:	463e      	mov	r6, r7
 80095a6:	6820      	ldr	r0, [r4, #0]
 80095a8:	4632      	mov	r2, r6
 80095aa:	4641      	mov	r1, r8
 80095ac:	f000 f9c6 	bl	800993c <memmove>
 80095b0:	68a3      	ldr	r3, [r4, #8]
 80095b2:	1b9b      	subs	r3, r3, r6
 80095b4:	60a3      	str	r3, [r4, #8]
 80095b6:	6823      	ldr	r3, [r4, #0]
 80095b8:	4433      	add	r3, r6
 80095ba:	6023      	str	r3, [r4, #0]
 80095bc:	2000      	movs	r0, #0
 80095be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c2:	462a      	mov	r2, r5
 80095c4:	f000 fa36 	bl	8009a34 <_realloc_r>
 80095c8:	4606      	mov	r6, r0
 80095ca:	2800      	cmp	r0, #0
 80095cc:	d1e0      	bne.n	8009590 <__ssputs_r+0x5c>
 80095ce:	6921      	ldr	r1, [r4, #16]
 80095d0:	4650      	mov	r0, sl
 80095d2:	f7ff fb2d 	bl	8008c30 <_free_r>
 80095d6:	230c      	movs	r3, #12
 80095d8:	f8ca 3000 	str.w	r3, [sl]
 80095dc:	89a3      	ldrh	r3, [r4, #12]
 80095de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095e2:	81a3      	strh	r3, [r4, #12]
 80095e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095e8:	e7e9      	b.n	80095be <__ssputs_r+0x8a>
	...

080095ec <_svfiprintf_r>:
 80095ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f0:	4698      	mov	r8, r3
 80095f2:	898b      	ldrh	r3, [r1, #12]
 80095f4:	061b      	lsls	r3, r3, #24
 80095f6:	b09d      	sub	sp, #116	@ 0x74
 80095f8:	4607      	mov	r7, r0
 80095fa:	460d      	mov	r5, r1
 80095fc:	4614      	mov	r4, r2
 80095fe:	d510      	bpl.n	8009622 <_svfiprintf_r+0x36>
 8009600:	690b      	ldr	r3, [r1, #16]
 8009602:	b973      	cbnz	r3, 8009622 <_svfiprintf_r+0x36>
 8009604:	2140      	movs	r1, #64	@ 0x40
 8009606:	f7ff fb87 	bl	8008d18 <_malloc_r>
 800960a:	6028      	str	r0, [r5, #0]
 800960c:	6128      	str	r0, [r5, #16]
 800960e:	b930      	cbnz	r0, 800961e <_svfiprintf_r+0x32>
 8009610:	230c      	movs	r3, #12
 8009612:	603b      	str	r3, [r7, #0]
 8009614:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009618:	b01d      	add	sp, #116	@ 0x74
 800961a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800961e:	2340      	movs	r3, #64	@ 0x40
 8009620:	616b      	str	r3, [r5, #20]
 8009622:	2300      	movs	r3, #0
 8009624:	9309      	str	r3, [sp, #36]	@ 0x24
 8009626:	2320      	movs	r3, #32
 8009628:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800962c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009630:	2330      	movs	r3, #48	@ 0x30
 8009632:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80097d0 <_svfiprintf_r+0x1e4>
 8009636:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800963a:	f04f 0901 	mov.w	r9, #1
 800963e:	4623      	mov	r3, r4
 8009640:	469a      	mov	sl, r3
 8009642:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009646:	b10a      	cbz	r2, 800964c <_svfiprintf_r+0x60>
 8009648:	2a25      	cmp	r2, #37	@ 0x25
 800964a:	d1f9      	bne.n	8009640 <_svfiprintf_r+0x54>
 800964c:	ebba 0b04 	subs.w	fp, sl, r4
 8009650:	d00b      	beq.n	800966a <_svfiprintf_r+0x7e>
 8009652:	465b      	mov	r3, fp
 8009654:	4622      	mov	r2, r4
 8009656:	4629      	mov	r1, r5
 8009658:	4638      	mov	r0, r7
 800965a:	f7ff ff6b 	bl	8009534 <__ssputs_r>
 800965e:	3001      	adds	r0, #1
 8009660:	f000 80a7 	beq.w	80097b2 <_svfiprintf_r+0x1c6>
 8009664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009666:	445a      	add	r2, fp
 8009668:	9209      	str	r2, [sp, #36]	@ 0x24
 800966a:	f89a 3000 	ldrb.w	r3, [sl]
 800966e:	2b00      	cmp	r3, #0
 8009670:	f000 809f 	beq.w	80097b2 <_svfiprintf_r+0x1c6>
 8009674:	2300      	movs	r3, #0
 8009676:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800967a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800967e:	f10a 0a01 	add.w	sl, sl, #1
 8009682:	9304      	str	r3, [sp, #16]
 8009684:	9307      	str	r3, [sp, #28]
 8009686:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800968a:	931a      	str	r3, [sp, #104]	@ 0x68
 800968c:	4654      	mov	r4, sl
 800968e:	2205      	movs	r2, #5
 8009690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009694:	484e      	ldr	r0, [pc, #312]	@ (80097d0 <_svfiprintf_r+0x1e4>)
 8009696:	f7f6 fdc3 	bl	8000220 <memchr>
 800969a:	9a04      	ldr	r2, [sp, #16]
 800969c:	b9d8      	cbnz	r0, 80096d6 <_svfiprintf_r+0xea>
 800969e:	06d0      	lsls	r0, r2, #27
 80096a0:	bf44      	itt	mi
 80096a2:	2320      	movmi	r3, #32
 80096a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096a8:	0711      	lsls	r1, r2, #28
 80096aa:	bf44      	itt	mi
 80096ac:	232b      	movmi	r3, #43	@ 0x2b
 80096ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096b2:	f89a 3000 	ldrb.w	r3, [sl]
 80096b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80096b8:	d015      	beq.n	80096e6 <_svfiprintf_r+0xfa>
 80096ba:	9a07      	ldr	r2, [sp, #28]
 80096bc:	4654      	mov	r4, sl
 80096be:	2000      	movs	r0, #0
 80096c0:	f04f 0c0a 	mov.w	ip, #10
 80096c4:	4621      	mov	r1, r4
 80096c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096ca:	3b30      	subs	r3, #48	@ 0x30
 80096cc:	2b09      	cmp	r3, #9
 80096ce:	d94b      	bls.n	8009768 <_svfiprintf_r+0x17c>
 80096d0:	b1b0      	cbz	r0, 8009700 <_svfiprintf_r+0x114>
 80096d2:	9207      	str	r2, [sp, #28]
 80096d4:	e014      	b.n	8009700 <_svfiprintf_r+0x114>
 80096d6:	eba0 0308 	sub.w	r3, r0, r8
 80096da:	fa09 f303 	lsl.w	r3, r9, r3
 80096de:	4313      	orrs	r3, r2
 80096e0:	9304      	str	r3, [sp, #16]
 80096e2:	46a2      	mov	sl, r4
 80096e4:	e7d2      	b.n	800968c <_svfiprintf_r+0xa0>
 80096e6:	9b03      	ldr	r3, [sp, #12]
 80096e8:	1d19      	adds	r1, r3, #4
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	9103      	str	r1, [sp, #12]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	bfbb      	ittet	lt
 80096f2:	425b      	neglt	r3, r3
 80096f4:	f042 0202 	orrlt.w	r2, r2, #2
 80096f8:	9307      	strge	r3, [sp, #28]
 80096fa:	9307      	strlt	r3, [sp, #28]
 80096fc:	bfb8      	it	lt
 80096fe:	9204      	strlt	r2, [sp, #16]
 8009700:	7823      	ldrb	r3, [r4, #0]
 8009702:	2b2e      	cmp	r3, #46	@ 0x2e
 8009704:	d10a      	bne.n	800971c <_svfiprintf_r+0x130>
 8009706:	7863      	ldrb	r3, [r4, #1]
 8009708:	2b2a      	cmp	r3, #42	@ 0x2a
 800970a:	d132      	bne.n	8009772 <_svfiprintf_r+0x186>
 800970c:	9b03      	ldr	r3, [sp, #12]
 800970e:	1d1a      	adds	r2, r3, #4
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	9203      	str	r2, [sp, #12]
 8009714:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009718:	3402      	adds	r4, #2
 800971a:	9305      	str	r3, [sp, #20]
 800971c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80097e0 <_svfiprintf_r+0x1f4>
 8009720:	7821      	ldrb	r1, [r4, #0]
 8009722:	2203      	movs	r2, #3
 8009724:	4650      	mov	r0, sl
 8009726:	f7f6 fd7b 	bl	8000220 <memchr>
 800972a:	b138      	cbz	r0, 800973c <_svfiprintf_r+0x150>
 800972c:	9b04      	ldr	r3, [sp, #16]
 800972e:	eba0 000a 	sub.w	r0, r0, sl
 8009732:	2240      	movs	r2, #64	@ 0x40
 8009734:	4082      	lsls	r2, r0
 8009736:	4313      	orrs	r3, r2
 8009738:	3401      	adds	r4, #1
 800973a:	9304      	str	r3, [sp, #16]
 800973c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009740:	4824      	ldr	r0, [pc, #144]	@ (80097d4 <_svfiprintf_r+0x1e8>)
 8009742:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009746:	2206      	movs	r2, #6
 8009748:	f7f6 fd6a 	bl	8000220 <memchr>
 800974c:	2800      	cmp	r0, #0
 800974e:	d036      	beq.n	80097be <_svfiprintf_r+0x1d2>
 8009750:	4b21      	ldr	r3, [pc, #132]	@ (80097d8 <_svfiprintf_r+0x1ec>)
 8009752:	bb1b      	cbnz	r3, 800979c <_svfiprintf_r+0x1b0>
 8009754:	9b03      	ldr	r3, [sp, #12]
 8009756:	3307      	adds	r3, #7
 8009758:	f023 0307 	bic.w	r3, r3, #7
 800975c:	3308      	adds	r3, #8
 800975e:	9303      	str	r3, [sp, #12]
 8009760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009762:	4433      	add	r3, r6
 8009764:	9309      	str	r3, [sp, #36]	@ 0x24
 8009766:	e76a      	b.n	800963e <_svfiprintf_r+0x52>
 8009768:	fb0c 3202 	mla	r2, ip, r2, r3
 800976c:	460c      	mov	r4, r1
 800976e:	2001      	movs	r0, #1
 8009770:	e7a8      	b.n	80096c4 <_svfiprintf_r+0xd8>
 8009772:	2300      	movs	r3, #0
 8009774:	3401      	adds	r4, #1
 8009776:	9305      	str	r3, [sp, #20]
 8009778:	4619      	mov	r1, r3
 800977a:	f04f 0c0a 	mov.w	ip, #10
 800977e:	4620      	mov	r0, r4
 8009780:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009784:	3a30      	subs	r2, #48	@ 0x30
 8009786:	2a09      	cmp	r2, #9
 8009788:	d903      	bls.n	8009792 <_svfiprintf_r+0x1a6>
 800978a:	2b00      	cmp	r3, #0
 800978c:	d0c6      	beq.n	800971c <_svfiprintf_r+0x130>
 800978e:	9105      	str	r1, [sp, #20]
 8009790:	e7c4      	b.n	800971c <_svfiprintf_r+0x130>
 8009792:	fb0c 2101 	mla	r1, ip, r1, r2
 8009796:	4604      	mov	r4, r0
 8009798:	2301      	movs	r3, #1
 800979a:	e7f0      	b.n	800977e <_svfiprintf_r+0x192>
 800979c:	ab03      	add	r3, sp, #12
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	462a      	mov	r2, r5
 80097a2:	4b0e      	ldr	r3, [pc, #56]	@ (80097dc <_svfiprintf_r+0x1f0>)
 80097a4:	a904      	add	r1, sp, #16
 80097a6:	4638      	mov	r0, r7
 80097a8:	f7fd fe82 	bl	80074b0 <_printf_float>
 80097ac:	1c42      	adds	r2, r0, #1
 80097ae:	4606      	mov	r6, r0
 80097b0:	d1d6      	bne.n	8009760 <_svfiprintf_r+0x174>
 80097b2:	89ab      	ldrh	r3, [r5, #12]
 80097b4:	065b      	lsls	r3, r3, #25
 80097b6:	f53f af2d 	bmi.w	8009614 <_svfiprintf_r+0x28>
 80097ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097bc:	e72c      	b.n	8009618 <_svfiprintf_r+0x2c>
 80097be:	ab03      	add	r3, sp, #12
 80097c0:	9300      	str	r3, [sp, #0]
 80097c2:	462a      	mov	r2, r5
 80097c4:	4b05      	ldr	r3, [pc, #20]	@ (80097dc <_svfiprintf_r+0x1f0>)
 80097c6:	a904      	add	r1, sp, #16
 80097c8:	4638      	mov	r0, r7
 80097ca:	f7fe f909 	bl	80079e0 <_printf_i>
 80097ce:	e7ed      	b.n	80097ac <_svfiprintf_r+0x1c0>
 80097d0:	0800a3c0 	.word	0x0800a3c0
 80097d4:	0800a3ca 	.word	0x0800a3ca
 80097d8:	080074b1 	.word	0x080074b1
 80097dc:	08009535 	.word	0x08009535
 80097e0:	0800a3c6 	.word	0x0800a3c6

080097e4 <__sflush_r>:
 80097e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80097e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ec:	0716      	lsls	r6, r2, #28
 80097ee:	4605      	mov	r5, r0
 80097f0:	460c      	mov	r4, r1
 80097f2:	d454      	bmi.n	800989e <__sflush_r+0xba>
 80097f4:	684b      	ldr	r3, [r1, #4]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	dc02      	bgt.n	8009800 <__sflush_r+0x1c>
 80097fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	dd48      	ble.n	8009892 <__sflush_r+0xae>
 8009800:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009802:	2e00      	cmp	r6, #0
 8009804:	d045      	beq.n	8009892 <__sflush_r+0xae>
 8009806:	2300      	movs	r3, #0
 8009808:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800980c:	682f      	ldr	r7, [r5, #0]
 800980e:	6a21      	ldr	r1, [r4, #32]
 8009810:	602b      	str	r3, [r5, #0]
 8009812:	d030      	beq.n	8009876 <__sflush_r+0x92>
 8009814:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009816:	89a3      	ldrh	r3, [r4, #12]
 8009818:	0759      	lsls	r1, r3, #29
 800981a:	d505      	bpl.n	8009828 <__sflush_r+0x44>
 800981c:	6863      	ldr	r3, [r4, #4]
 800981e:	1ad2      	subs	r2, r2, r3
 8009820:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009822:	b10b      	cbz	r3, 8009828 <__sflush_r+0x44>
 8009824:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009826:	1ad2      	subs	r2, r2, r3
 8009828:	2300      	movs	r3, #0
 800982a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800982c:	6a21      	ldr	r1, [r4, #32]
 800982e:	4628      	mov	r0, r5
 8009830:	47b0      	blx	r6
 8009832:	1c43      	adds	r3, r0, #1
 8009834:	89a3      	ldrh	r3, [r4, #12]
 8009836:	d106      	bne.n	8009846 <__sflush_r+0x62>
 8009838:	6829      	ldr	r1, [r5, #0]
 800983a:	291d      	cmp	r1, #29
 800983c:	d82b      	bhi.n	8009896 <__sflush_r+0xb2>
 800983e:	4a2a      	ldr	r2, [pc, #168]	@ (80098e8 <__sflush_r+0x104>)
 8009840:	410a      	asrs	r2, r1
 8009842:	07d6      	lsls	r6, r2, #31
 8009844:	d427      	bmi.n	8009896 <__sflush_r+0xb2>
 8009846:	2200      	movs	r2, #0
 8009848:	6062      	str	r2, [r4, #4]
 800984a:	04d9      	lsls	r1, r3, #19
 800984c:	6922      	ldr	r2, [r4, #16]
 800984e:	6022      	str	r2, [r4, #0]
 8009850:	d504      	bpl.n	800985c <__sflush_r+0x78>
 8009852:	1c42      	adds	r2, r0, #1
 8009854:	d101      	bne.n	800985a <__sflush_r+0x76>
 8009856:	682b      	ldr	r3, [r5, #0]
 8009858:	b903      	cbnz	r3, 800985c <__sflush_r+0x78>
 800985a:	6560      	str	r0, [r4, #84]	@ 0x54
 800985c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800985e:	602f      	str	r7, [r5, #0]
 8009860:	b1b9      	cbz	r1, 8009892 <__sflush_r+0xae>
 8009862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009866:	4299      	cmp	r1, r3
 8009868:	d002      	beq.n	8009870 <__sflush_r+0x8c>
 800986a:	4628      	mov	r0, r5
 800986c:	f7ff f9e0 	bl	8008c30 <_free_r>
 8009870:	2300      	movs	r3, #0
 8009872:	6363      	str	r3, [r4, #52]	@ 0x34
 8009874:	e00d      	b.n	8009892 <__sflush_r+0xae>
 8009876:	2301      	movs	r3, #1
 8009878:	4628      	mov	r0, r5
 800987a:	47b0      	blx	r6
 800987c:	4602      	mov	r2, r0
 800987e:	1c50      	adds	r0, r2, #1
 8009880:	d1c9      	bne.n	8009816 <__sflush_r+0x32>
 8009882:	682b      	ldr	r3, [r5, #0]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d0c6      	beq.n	8009816 <__sflush_r+0x32>
 8009888:	2b1d      	cmp	r3, #29
 800988a:	d001      	beq.n	8009890 <__sflush_r+0xac>
 800988c:	2b16      	cmp	r3, #22
 800988e:	d11e      	bne.n	80098ce <__sflush_r+0xea>
 8009890:	602f      	str	r7, [r5, #0]
 8009892:	2000      	movs	r0, #0
 8009894:	e022      	b.n	80098dc <__sflush_r+0xf8>
 8009896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800989a:	b21b      	sxth	r3, r3
 800989c:	e01b      	b.n	80098d6 <__sflush_r+0xf2>
 800989e:	690f      	ldr	r7, [r1, #16]
 80098a0:	2f00      	cmp	r7, #0
 80098a2:	d0f6      	beq.n	8009892 <__sflush_r+0xae>
 80098a4:	0793      	lsls	r3, r2, #30
 80098a6:	680e      	ldr	r6, [r1, #0]
 80098a8:	bf08      	it	eq
 80098aa:	694b      	ldreq	r3, [r1, #20]
 80098ac:	600f      	str	r7, [r1, #0]
 80098ae:	bf18      	it	ne
 80098b0:	2300      	movne	r3, #0
 80098b2:	eba6 0807 	sub.w	r8, r6, r7
 80098b6:	608b      	str	r3, [r1, #8]
 80098b8:	f1b8 0f00 	cmp.w	r8, #0
 80098bc:	dde9      	ble.n	8009892 <__sflush_r+0xae>
 80098be:	6a21      	ldr	r1, [r4, #32]
 80098c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80098c2:	4643      	mov	r3, r8
 80098c4:	463a      	mov	r2, r7
 80098c6:	4628      	mov	r0, r5
 80098c8:	47b0      	blx	r6
 80098ca:	2800      	cmp	r0, #0
 80098cc:	dc08      	bgt.n	80098e0 <__sflush_r+0xfc>
 80098ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098d6:	81a3      	strh	r3, [r4, #12]
 80098d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80098dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098e0:	4407      	add	r7, r0
 80098e2:	eba8 0800 	sub.w	r8, r8, r0
 80098e6:	e7e7      	b.n	80098b8 <__sflush_r+0xd4>
 80098e8:	dfbffffe 	.word	0xdfbffffe

080098ec <_fflush_r>:
 80098ec:	b538      	push	{r3, r4, r5, lr}
 80098ee:	690b      	ldr	r3, [r1, #16]
 80098f0:	4605      	mov	r5, r0
 80098f2:	460c      	mov	r4, r1
 80098f4:	b913      	cbnz	r3, 80098fc <_fflush_r+0x10>
 80098f6:	2500      	movs	r5, #0
 80098f8:	4628      	mov	r0, r5
 80098fa:	bd38      	pop	{r3, r4, r5, pc}
 80098fc:	b118      	cbz	r0, 8009906 <_fflush_r+0x1a>
 80098fe:	6a03      	ldr	r3, [r0, #32]
 8009900:	b90b      	cbnz	r3, 8009906 <_fflush_r+0x1a>
 8009902:	f7fe fa19 	bl	8007d38 <__sinit>
 8009906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0f3      	beq.n	80098f6 <_fflush_r+0xa>
 800990e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009910:	07d0      	lsls	r0, r2, #31
 8009912:	d404      	bmi.n	800991e <_fflush_r+0x32>
 8009914:	0599      	lsls	r1, r3, #22
 8009916:	d402      	bmi.n	800991e <_fflush_r+0x32>
 8009918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800991a:	f7fe fb38 	bl	8007f8e <__retarget_lock_acquire_recursive>
 800991e:	4628      	mov	r0, r5
 8009920:	4621      	mov	r1, r4
 8009922:	f7ff ff5f 	bl	80097e4 <__sflush_r>
 8009926:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009928:	07da      	lsls	r2, r3, #31
 800992a:	4605      	mov	r5, r0
 800992c:	d4e4      	bmi.n	80098f8 <_fflush_r+0xc>
 800992e:	89a3      	ldrh	r3, [r4, #12]
 8009930:	059b      	lsls	r3, r3, #22
 8009932:	d4e1      	bmi.n	80098f8 <_fflush_r+0xc>
 8009934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009936:	f7fe fb2b 	bl	8007f90 <__retarget_lock_release_recursive>
 800993a:	e7dd      	b.n	80098f8 <_fflush_r+0xc>

0800993c <memmove>:
 800993c:	4288      	cmp	r0, r1
 800993e:	b510      	push	{r4, lr}
 8009940:	eb01 0402 	add.w	r4, r1, r2
 8009944:	d902      	bls.n	800994c <memmove+0x10>
 8009946:	4284      	cmp	r4, r0
 8009948:	4623      	mov	r3, r4
 800994a:	d807      	bhi.n	800995c <memmove+0x20>
 800994c:	1e43      	subs	r3, r0, #1
 800994e:	42a1      	cmp	r1, r4
 8009950:	d008      	beq.n	8009964 <memmove+0x28>
 8009952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800995a:	e7f8      	b.n	800994e <memmove+0x12>
 800995c:	4402      	add	r2, r0
 800995e:	4601      	mov	r1, r0
 8009960:	428a      	cmp	r2, r1
 8009962:	d100      	bne.n	8009966 <memmove+0x2a>
 8009964:	bd10      	pop	{r4, pc}
 8009966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800996a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800996e:	e7f7      	b.n	8009960 <memmove+0x24>

08009970 <_sbrk_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	4d06      	ldr	r5, [pc, #24]	@ (800998c <_sbrk_r+0x1c>)
 8009974:	2300      	movs	r3, #0
 8009976:	4604      	mov	r4, r0
 8009978:	4608      	mov	r0, r1
 800997a:	602b      	str	r3, [r5, #0]
 800997c:	f7f9 f948 	bl	8002c10 <_sbrk>
 8009980:	1c43      	adds	r3, r0, #1
 8009982:	d102      	bne.n	800998a <_sbrk_r+0x1a>
 8009984:	682b      	ldr	r3, [r5, #0]
 8009986:	b103      	cbz	r3, 800998a <_sbrk_r+0x1a>
 8009988:	6023      	str	r3, [r4, #0]
 800998a:	bd38      	pop	{r3, r4, r5, pc}
 800998c:	20000700 	.word	0x20000700

08009990 <memcpy>:
 8009990:	440a      	add	r2, r1
 8009992:	4291      	cmp	r1, r2
 8009994:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009998:	d100      	bne.n	800999c <memcpy+0xc>
 800999a:	4770      	bx	lr
 800999c:	b510      	push	{r4, lr}
 800999e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099a6:	4291      	cmp	r1, r2
 80099a8:	d1f9      	bne.n	800999e <memcpy+0xe>
 80099aa:	bd10      	pop	{r4, pc}

080099ac <__assert_func>:
 80099ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80099ae:	4614      	mov	r4, r2
 80099b0:	461a      	mov	r2, r3
 80099b2:	4b09      	ldr	r3, [pc, #36]	@ (80099d8 <__assert_func+0x2c>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4605      	mov	r5, r0
 80099b8:	68d8      	ldr	r0, [r3, #12]
 80099ba:	b954      	cbnz	r4, 80099d2 <__assert_func+0x26>
 80099bc:	4b07      	ldr	r3, [pc, #28]	@ (80099dc <__assert_func+0x30>)
 80099be:	461c      	mov	r4, r3
 80099c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099c4:	9100      	str	r1, [sp, #0]
 80099c6:	462b      	mov	r3, r5
 80099c8:	4905      	ldr	r1, [pc, #20]	@ (80099e0 <__assert_func+0x34>)
 80099ca:	f000 f86f 	bl	8009aac <fiprintf>
 80099ce:	f000 f87f 	bl	8009ad0 <abort>
 80099d2:	4b04      	ldr	r3, [pc, #16]	@ (80099e4 <__assert_func+0x38>)
 80099d4:	e7f4      	b.n	80099c0 <__assert_func+0x14>
 80099d6:	bf00      	nop
 80099d8:	20000030 	.word	0x20000030
 80099dc:	0800a416 	.word	0x0800a416
 80099e0:	0800a3e8 	.word	0x0800a3e8
 80099e4:	0800a3db 	.word	0x0800a3db

080099e8 <_calloc_r>:
 80099e8:	b570      	push	{r4, r5, r6, lr}
 80099ea:	fba1 5402 	umull	r5, r4, r1, r2
 80099ee:	b93c      	cbnz	r4, 8009a00 <_calloc_r+0x18>
 80099f0:	4629      	mov	r1, r5
 80099f2:	f7ff f991 	bl	8008d18 <_malloc_r>
 80099f6:	4606      	mov	r6, r0
 80099f8:	b928      	cbnz	r0, 8009a06 <_calloc_r+0x1e>
 80099fa:	2600      	movs	r6, #0
 80099fc:	4630      	mov	r0, r6
 80099fe:	bd70      	pop	{r4, r5, r6, pc}
 8009a00:	220c      	movs	r2, #12
 8009a02:	6002      	str	r2, [r0, #0]
 8009a04:	e7f9      	b.n	80099fa <_calloc_r+0x12>
 8009a06:	462a      	mov	r2, r5
 8009a08:	4621      	mov	r1, r4
 8009a0a:	f7fe fa42 	bl	8007e92 <memset>
 8009a0e:	e7f5      	b.n	80099fc <_calloc_r+0x14>

08009a10 <__ascii_mbtowc>:
 8009a10:	b082      	sub	sp, #8
 8009a12:	b901      	cbnz	r1, 8009a16 <__ascii_mbtowc+0x6>
 8009a14:	a901      	add	r1, sp, #4
 8009a16:	b142      	cbz	r2, 8009a2a <__ascii_mbtowc+0x1a>
 8009a18:	b14b      	cbz	r3, 8009a2e <__ascii_mbtowc+0x1e>
 8009a1a:	7813      	ldrb	r3, [r2, #0]
 8009a1c:	600b      	str	r3, [r1, #0]
 8009a1e:	7812      	ldrb	r2, [r2, #0]
 8009a20:	1e10      	subs	r0, r2, #0
 8009a22:	bf18      	it	ne
 8009a24:	2001      	movne	r0, #1
 8009a26:	b002      	add	sp, #8
 8009a28:	4770      	bx	lr
 8009a2a:	4610      	mov	r0, r2
 8009a2c:	e7fb      	b.n	8009a26 <__ascii_mbtowc+0x16>
 8009a2e:	f06f 0001 	mvn.w	r0, #1
 8009a32:	e7f8      	b.n	8009a26 <__ascii_mbtowc+0x16>

08009a34 <_realloc_r>:
 8009a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a38:	4680      	mov	r8, r0
 8009a3a:	4615      	mov	r5, r2
 8009a3c:	460c      	mov	r4, r1
 8009a3e:	b921      	cbnz	r1, 8009a4a <_realloc_r+0x16>
 8009a40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a44:	4611      	mov	r1, r2
 8009a46:	f7ff b967 	b.w	8008d18 <_malloc_r>
 8009a4a:	b92a      	cbnz	r2, 8009a58 <_realloc_r+0x24>
 8009a4c:	f7ff f8f0 	bl	8008c30 <_free_r>
 8009a50:	2400      	movs	r4, #0
 8009a52:	4620      	mov	r0, r4
 8009a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a58:	f000 f841 	bl	8009ade <_malloc_usable_size_r>
 8009a5c:	4285      	cmp	r5, r0
 8009a5e:	4606      	mov	r6, r0
 8009a60:	d802      	bhi.n	8009a68 <_realloc_r+0x34>
 8009a62:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a66:	d8f4      	bhi.n	8009a52 <_realloc_r+0x1e>
 8009a68:	4629      	mov	r1, r5
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	f7ff f954 	bl	8008d18 <_malloc_r>
 8009a70:	4607      	mov	r7, r0
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d0ec      	beq.n	8009a50 <_realloc_r+0x1c>
 8009a76:	42b5      	cmp	r5, r6
 8009a78:	462a      	mov	r2, r5
 8009a7a:	4621      	mov	r1, r4
 8009a7c:	bf28      	it	cs
 8009a7e:	4632      	movcs	r2, r6
 8009a80:	f7ff ff86 	bl	8009990 <memcpy>
 8009a84:	4621      	mov	r1, r4
 8009a86:	4640      	mov	r0, r8
 8009a88:	f7ff f8d2 	bl	8008c30 <_free_r>
 8009a8c:	463c      	mov	r4, r7
 8009a8e:	e7e0      	b.n	8009a52 <_realloc_r+0x1e>

08009a90 <__ascii_wctomb>:
 8009a90:	4603      	mov	r3, r0
 8009a92:	4608      	mov	r0, r1
 8009a94:	b141      	cbz	r1, 8009aa8 <__ascii_wctomb+0x18>
 8009a96:	2aff      	cmp	r2, #255	@ 0xff
 8009a98:	d904      	bls.n	8009aa4 <__ascii_wctomb+0x14>
 8009a9a:	228a      	movs	r2, #138	@ 0x8a
 8009a9c:	601a      	str	r2, [r3, #0]
 8009a9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009aa2:	4770      	bx	lr
 8009aa4:	700a      	strb	r2, [r1, #0]
 8009aa6:	2001      	movs	r0, #1
 8009aa8:	4770      	bx	lr
	...

08009aac <fiprintf>:
 8009aac:	b40e      	push	{r1, r2, r3}
 8009aae:	b503      	push	{r0, r1, lr}
 8009ab0:	4601      	mov	r1, r0
 8009ab2:	ab03      	add	r3, sp, #12
 8009ab4:	4805      	ldr	r0, [pc, #20]	@ (8009acc <fiprintf+0x20>)
 8009ab6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009aba:	6800      	ldr	r0, [r0, #0]
 8009abc:	9301      	str	r3, [sp, #4]
 8009abe:	f000 f83f 	bl	8009b40 <_vfiprintf_r>
 8009ac2:	b002      	add	sp, #8
 8009ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ac8:	b003      	add	sp, #12
 8009aca:	4770      	bx	lr
 8009acc:	20000030 	.word	0x20000030

08009ad0 <abort>:
 8009ad0:	b508      	push	{r3, lr}
 8009ad2:	2006      	movs	r0, #6
 8009ad4:	f000 fa08 	bl	8009ee8 <raise>
 8009ad8:	2001      	movs	r0, #1
 8009ada:	f7f9 f820 	bl	8002b1e <_exit>

08009ade <_malloc_usable_size_r>:
 8009ade:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ae2:	1f18      	subs	r0, r3, #4
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	bfbc      	itt	lt
 8009ae8:	580b      	ldrlt	r3, [r1, r0]
 8009aea:	18c0      	addlt	r0, r0, r3
 8009aec:	4770      	bx	lr

08009aee <__sfputc_r>:
 8009aee:	6893      	ldr	r3, [r2, #8]
 8009af0:	3b01      	subs	r3, #1
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	b410      	push	{r4}
 8009af6:	6093      	str	r3, [r2, #8]
 8009af8:	da08      	bge.n	8009b0c <__sfputc_r+0x1e>
 8009afa:	6994      	ldr	r4, [r2, #24]
 8009afc:	42a3      	cmp	r3, r4
 8009afe:	db01      	blt.n	8009b04 <__sfputc_r+0x16>
 8009b00:	290a      	cmp	r1, #10
 8009b02:	d103      	bne.n	8009b0c <__sfputc_r+0x1e>
 8009b04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b08:	f000 b932 	b.w	8009d70 <__swbuf_r>
 8009b0c:	6813      	ldr	r3, [r2, #0]
 8009b0e:	1c58      	adds	r0, r3, #1
 8009b10:	6010      	str	r0, [r2, #0]
 8009b12:	7019      	strb	r1, [r3, #0]
 8009b14:	4608      	mov	r0, r1
 8009b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <__sfputs_r>:
 8009b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b1e:	4606      	mov	r6, r0
 8009b20:	460f      	mov	r7, r1
 8009b22:	4614      	mov	r4, r2
 8009b24:	18d5      	adds	r5, r2, r3
 8009b26:	42ac      	cmp	r4, r5
 8009b28:	d101      	bne.n	8009b2e <__sfputs_r+0x12>
 8009b2a:	2000      	movs	r0, #0
 8009b2c:	e007      	b.n	8009b3e <__sfputs_r+0x22>
 8009b2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b32:	463a      	mov	r2, r7
 8009b34:	4630      	mov	r0, r6
 8009b36:	f7ff ffda 	bl	8009aee <__sfputc_r>
 8009b3a:	1c43      	adds	r3, r0, #1
 8009b3c:	d1f3      	bne.n	8009b26 <__sfputs_r+0xa>
 8009b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b40 <_vfiprintf_r>:
 8009b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b44:	460d      	mov	r5, r1
 8009b46:	b09d      	sub	sp, #116	@ 0x74
 8009b48:	4614      	mov	r4, r2
 8009b4a:	4698      	mov	r8, r3
 8009b4c:	4606      	mov	r6, r0
 8009b4e:	b118      	cbz	r0, 8009b58 <_vfiprintf_r+0x18>
 8009b50:	6a03      	ldr	r3, [r0, #32]
 8009b52:	b90b      	cbnz	r3, 8009b58 <_vfiprintf_r+0x18>
 8009b54:	f7fe f8f0 	bl	8007d38 <__sinit>
 8009b58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b5a:	07d9      	lsls	r1, r3, #31
 8009b5c:	d405      	bmi.n	8009b6a <_vfiprintf_r+0x2a>
 8009b5e:	89ab      	ldrh	r3, [r5, #12]
 8009b60:	059a      	lsls	r2, r3, #22
 8009b62:	d402      	bmi.n	8009b6a <_vfiprintf_r+0x2a>
 8009b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b66:	f7fe fa12 	bl	8007f8e <__retarget_lock_acquire_recursive>
 8009b6a:	89ab      	ldrh	r3, [r5, #12]
 8009b6c:	071b      	lsls	r3, r3, #28
 8009b6e:	d501      	bpl.n	8009b74 <_vfiprintf_r+0x34>
 8009b70:	692b      	ldr	r3, [r5, #16]
 8009b72:	b99b      	cbnz	r3, 8009b9c <_vfiprintf_r+0x5c>
 8009b74:	4629      	mov	r1, r5
 8009b76:	4630      	mov	r0, r6
 8009b78:	f000 f938 	bl	8009dec <__swsetup_r>
 8009b7c:	b170      	cbz	r0, 8009b9c <_vfiprintf_r+0x5c>
 8009b7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b80:	07dc      	lsls	r4, r3, #31
 8009b82:	d504      	bpl.n	8009b8e <_vfiprintf_r+0x4e>
 8009b84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b88:	b01d      	add	sp, #116	@ 0x74
 8009b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b8e:	89ab      	ldrh	r3, [r5, #12]
 8009b90:	0598      	lsls	r0, r3, #22
 8009b92:	d4f7      	bmi.n	8009b84 <_vfiprintf_r+0x44>
 8009b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b96:	f7fe f9fb 	bl	8007f90 <__retarget_lock_release_recursive>
 8009b9a:	e7f3      	b.n	8009b84 <_vfiprintf_r+0x44>
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ba0:	2320      	movs	r3, #32
 8009ba2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009baa:	2330      	movs	r3, #48	@ 0x30
 8009bac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d5c <_vfiprintf_r+0x21c>
 8009bb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009bb4:	f04f 0901 	mov.w	r9, #1
 8009bb8:	4623      	mov	r3, r4
 8009bba:	469a      	mov	sl, r3
 8009bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bc0:	b10a      	cbz	r2, 8009bc6 <_vfiprintf_r+0x86>
 8009bc2:	2a25      	cmp	r2, #37	@ 0x25
 8009bc4:	d1f9      	bne.n	8009bba <_vfiprintf_r+0x7a>
 8009bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8009bca:	d00b      	beq.n	8009be4 <_vfiprintf_r+0xa4>
 8009bcc:	465b      	mov	r3, fp
 8009bce:	4622      	mov	r2, r4
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	f7ff ffa2 	bl	8009b1c <__sfputs_r>
 8009bd8:	3001      	adds	r0, #1
 8009bda:	f000 80a7 	beq.w	8009d2c <_vfiprintf_r+0x1ec>
 8009bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009be0:	445a      	add	r2, fp
 8009be2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009be4:	f89a 3000 	ldrb.w	r3, [sl]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	f000 809f 	beq.w	8009d2c <_vfiprintf_r+0x1ec>
 8009bee:	2300      	movs	r3, #0
 8009bf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bf8:	f10a 0a01 	add.w	sl, sl, #1
 8009bfc:	9304      	str	r3, [sp, #16]
 8009bfe:	9307      	str	r3, [sp, #28]
 8009c00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c04:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c06:	4654      	mov	r4, sl
 8009c08:	2205      	movs	r2, #5
 8009c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c0e:	4853      	ldr	r0, [pc, #332]	@ (8009d5c <_vfiprintf_r+0x21c>)
 8009c10:	f7f6 fb06 	bl	8000220 <memchr>
 8009c14:	9a04      	ldr	r2, [sp, #16]
 8009c16:	b9d8      	cbnz	r0, 8009c50 <_vfiprintf_r+0x110>
 8009c18:	06d1      	lsls	r1, r2, #27
 8009c1a:	bf44      	itt	mi
 8009c1c:	2320      	movmi	r3, #32
 8009c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c22:	0713      	lsls	r3, r2, #28
 8009c24:	bf44      	itt	mi
 8009c26:	232b      	movmi	r3, #43	@ 0x2b
 8009c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8009c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c32:	d015      	beq.n	8009c60 <_vfiprintf_r+0x120>
 8009c34:	9a07      	ldr	r2, [sp, #28]
 8009c36:	4654      	mov	r4, sl
 8009c38:	2000      	movs	r0, #0
 8009c3a:	f04f 0c0a 	mov.w	ip, #10
 8009c3e:	4621      	mov	r1, r4
 8009c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c44:	3b30      	subs	r3, #48	@ 0x30
 8009c46:	2b09      	cmp	r3, #9
 8009c48:	d94b      	bls.n	8009ce2 <_vfiprintf_r+0x1a2>
 8009c4a:	b1b0      	cbz	r0, 8009c7a <_vfiprintf_r+0x13a>
 8009c4c:	9207      	str	r2, [sp, #28]
 8009c4e:	e014      	b.n	8009c7a <_vfiprintf_r+0x13a>
 8009c50:	eba0 0308 	sub.w	r3, r0, r8
 8009c54:	fa09 f303 	lsl.w	r3, r9, r3
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	9304      	str	r3, [sp, #16]
 8009c5c:	46a2      	mov	sl, r4
 8009c5e:	e7d2      	b.n	8009c06 <_vfiprintf_r+0xc6>
 8009c60:	9b03      	ldr	r3, [sp, #12]
 8009c62:	1d19      	adds	r1, r3, #4
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	9103      	str	r1, [sp, #12]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	bfbb      	ittet	lt
 8009c6c:	425b      	neglt	r3, r3
 8009c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8009c72:	9307      	strge	r3, [sp, #28]
 8009c74:	9307      	strlt	r3, [sp, #28]
 8009c76:	bfb8      	it	lt
 8009c78:	9204      	strlt	r2, [sp, #16]
 8009c7a:	7823      	ldrb	r3, [r4, #0]
 8009c7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c7e:	d10a      	bne.n	8009c96 <_vfiprintf_r+0x156>
 8009c80:	7863      	ldrb	r3, [r4, #1]
 8009c82:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c84:	d132      	bne.n	8009cec <_vfiprintf_r+0x1ac>
 8009c86:	9b03      	ldr	r3, [sp, #12]
 8009c88:	1d1a      	adds	r2, r3, #4
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	9203      	str	r2, [sp, #12]
 8009c8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c92:	3402      	adds	r4, #2
 8009c94:	9305      	str	r3, [sp, #20]
 8009c96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009d6c <_vfiprintf_r+0x22c>
 8009c9a:	7821      	ldrb	r1, [r4, #0]
 8009c9c:	2203      	movs	r2, #3
 8009c9e:	4650      	mov	r0, sl
 8009ca0:	f7f6 fabe 	bl	8000220 <memchr>
 8009ca4:	b138      	cbz	r0, 8009cb6 <_vfiprintf_r+0x176>
 8009ca6:	9b04      	ldr	r3, [sp, #16]
 8009ca8:	eba0 000a 	sub.w	r0, r0, sl
 8009cac:	2240      	movs	r2, #64	@ 0x40
 8009cae:	4082      	lsls	r2, r0
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	3401      	adds	r4, #1
 8009cb4:	9304      	str	r3, [sp, #16]
 8009cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cba:	4829      	ldr	r0, [pc, #164]	@ (8009d60 <_vfiprintf_r+0x220>)
 8009cbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cc0:	2206      	movs	r2, #6
 8009cc2:	f7f6 faad 	bl	8000220 <memchr>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	d03f      	beq.n	8009d4a <_vfiprintf_r+0x20a>
 8009cca:	4b26      	ldr	r3, [pc, #152]	@ (8009d64 <_vfiprintf_r+0x224>)
 8009ccc:	bb1b      	cbnz	r3, 8009d16 <_vfiprintf_r+0x1d6>
 8009cce:	9b03      	ldr	r3, [sp, #12]
 8009cd0:	3307      	adds	r3, #7
 8009cd2:	f023 0307 	bic.w	r3, r3, #7
 8009cd6:	3308      	adds	r3, #8
 8009cd8:	9303      	str	r3, [sp, #12]
 8009cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cdc:	443b      	add	r3, r7
 8009cde:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ce0:	e76a      	b.n	8009bb8 <_vfiprintf_r+0x78>
 8009ce2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ce6:	460c      	mov	r4, r1
 8009ce8:	2001      	movs	r0, #1
 8009cea:	e7a8      	b.n	8009c3e <_vfiprintf_r+0xfe>
 8009cec:	2300      	movs	r3, #0
 8009cee:	3401      	adds	r4, #1
 8009cf0:	9305      	str	r3, [sp, #20]
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	f04f 0c0a 	mov.w	ip, #10
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cfe:	3a30      	subs	r2, #48	@ 0x30
 8009d00:	2a09      	cmp	r2, #9
 8009d02:	d903      	bls.n	8009d0c <_vfiprintf_r+0x1cc>
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d0c6      	beq.n	8009c96 <_vfiprintf_r+0x156>
 8009d08:	9105      	str	r1, [sp, #20]
 8009d0a:	e7c4      	b.n	8009c96 <_vfiprintf_r+0x156>
 8009d0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d10:	4604      	mov	r4, r0
 8009d12:	2301      	movs	r3, #1
 8009d14:	e7f0      	b.n	8009cf8 <_vfiprintf_r+0x1b8>
 8009d16:	ab03      	add	r3, sp, #12
 8009d18:	9300      	str	r3, [sp, #0]
 8009d1a:	462a      	mov	r2, r5
 8009d1c:	4b12      	ldr	r3, [pc, #72]	@ (8009d68 <_vfiprintf_r+0x228>)
 8009d1e:	a904      	add	r1, sp, #16
 8009d20:	4630      	mov	r0, r6
 8009d22:	f7fd fbc5 	bl	80074b0 <_printf_float>
 8009d26:	4607      	mov	r7, r0
 8009d28:	1c78      	adds	r0, r7, #1
 8009d2a:	d1d6      	bne.n	8009cda <_vfiprintf_r+0x19a>
 8009d2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d2e:	07d9      	lsls	r1, r3, #31
 8009d30:	d405      	bmi.n	8009d3e <_vfiprintf_r+0x1fe>
 8009d32:	89ab      	ldrh	r3, [r5, #12]
 8009d34:	059a      	lsls	r2, r3, #22
 8009d36:	d402      	bmi.n	8009d3e <_vfiprintf_r+0x1fe>
 8009d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d3a:	f7fe f929 	bl	8007f90 <__retarget_lock_release_recursive>
 8009d3e:	89ab      	ldrh	r3, [r5, #12]
 8009d40:	065b      	lsls	r3, r3, #25
 8009d42:	f53f af1f 	bmi.w	8009b84 <_vfiprintf_r+0x44>
 8009d46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d48:	e71e      	b.n	8009b88 <_vfiprintf_r+0x48>
 8009d4a:	ab03      	add	r3, sp, #12
 8009d4c:	9300      	str	r3, [sp, #0]
 8009d4e:	462a      	mov	r2, r5
 8009d50:	4b05      	ldr	r3, [pc, #20]	@ (8009d68 <_vfiprintf_r+0x228>)
 8009d52:	a904      	add	r1, sp, #16
 8009d54:	4630      	mov	r0, r6
 8009d56:	f7fd fe43 	bl	80079e0 <_printf_i>
 8009d5a:	e7e4      	b.n	8009d26 <_vfiprintf_r+0x1e6>
 8009d5c:	0800a3c0 	.word	0x0800a3c0
 8009d60:	0800a3ca 	.word	0x0800a3ca
 8009d64:	080074b1 	.word	0x080074b1
 8009d68:	08009b1d 	.word	0x08009b1d
 8009d6c:	0800a3c6 	.word	0x0800a3c6

08009d70 <__swbuf_r>:
 8009d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d72:	460e      	mov	r6, r1
 8009d74:	4614      	mov	r4, r2
 8009d76:	4605      	mov	r5, r0
 8009d78:	b118      	cbz	r0, 8009d82 <__swbuf_r+0x12>
 8009d7a:	6a03      	ldr	r3, [r0, #32]
 8009d7c:	b90b      	cbnz	r3, 8009d82 <__swbuf_r+0x12>
 8009d7e:	f7fd ffdb 	bl	8007d38 <__sinit>
 8009d82:	69a3      	ldr	r3, [r4, #24]
 8009d84:	60a3      	str	r3, [r4, #8]
 8009d86:	89a3      	ldrh	r3, [r4, #12]
 8009d88:	071a      	lsls	r2, r3, #28
 8009d8a:	d501      	bpl.n	8009d90 <__swbuf_r+0x20>
 8009d8c:	6923      	ldr	r3, [r4, #16]
 8009d8e:	b943      	cbnz	r3, 8009da2 <__swbuf_r+0x32>
 8009d90:	4621      	mov	r1, r4
 8009d92:	4628      	mov	r0, r5
 8009d94:	f000 f82a 	bl	8009dec <__swsetup_r>
 8009d98:	b118      	cbz	r0, 8009da2 <__swbuf_r+0x32>
 8009d9a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009d9e:	4638      	mov	r0, r7
 8009da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009da2:	6823      	ldr	r3, [r4, #0]
 8009da4:	6922      	ldr	r2, [r4, #16]
 8009da6:	1a98      	subs	r0, r3, r2
 8009da8:	6963      	ldr	r3, [r4, #20]
 8009daa:	b2f6      	uxtb	r6, r6
 8009dac:	4283      	cmp	r3, r0
 8009dae:	4637      	mov	r7, r6
 8009db0:	dc05      	bgt.n	8009dbe <__swbuf_r+0x4e>
 8009db2:	4621      	mov	r1, r4
 8009db4:	4628      	mov	r0, r5
 8009db6:	f7ff fd99 	bl	80098ec <_fflush_r>
 8009dba:	2800      	cmp	r0, #0
 8009dbc:	d1ed      	bne.n	8009d9a <__swbuf_r+0x2a>
 8009dbe:	68a3      	ldr	r3, [r4, #8]
 8009dc0:	3b01      	subs	r3, #1
 8009dc2:	60a3      	str	r3, [r4, #8]
 8009dc4:	6823      	ldr	r3, [r4, #0]
 8009dc6:	1c5a      	adds	r2, r3, #1
 8009dc8:	6022      	str	r2, [r4, #0]
 8009dca:	701e      	strb	r6, [r3, #0]
 8009dcc:	6962      	ldr	r2, [r4, #20]
 8009dce:	1c43      	adds	r3, r0, #1
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	d004      	beq.n	8009dde <__swbuf_r+0x6e>
 8009dd4:	89a3      	ldrh	r3, [r4, #12]
 8009dd6:	07db      	lsls	r3, r3, #31
 8009dd8:	d5e1      	bpl.n	8009d9e <__swbuf_r+0x2e>
 8009dda:	2e0a      	cmp	r6, #10
 8009ddc:	d1df      	bne.n	8009d9e <__swbuf_r+0x2e>
 8009dde:	4621      	mov	r1, r4
 8009de0:	4628      	mov	r0, r5
 8009de2:	f7ff fd83 	bl	80098ec <_fflush_r>
 8009de6:	2800      	cmp	r0, #0
 8009de8:	d0d9      	beq.n	8009d9e <__swbuf_r+0x2e>
 8009dea:	e7d6      	b.n	8009d9a <__swbuf_r+0x2a>

08009dec <__swsetup_r>:
 8009dec:	b538      	push	{r3, r4, r5, lr}
 8009dee:	4b29      	ldr	r3, [pc, #164]	@ (8009e94 <__swsetup_r+0xa8>)
 8009df0:	4605      	mov	r5, r0
 8009df2:	6818      	ldr	r0, [r3, #0]
 8009df4:	460c      	mov	r4, r1
 8009df6:	b118      	cbz	r0, 8009e00 <__swsetup_r+0x14>
 8009df8:	6a03      	ldr	r3, [r0, #32]
 8009dfa:	b90b      	cbnz	r3, 8009e00 <__swsetup_r+0x14>
 8009dfc:	f7fd ff9c 	bl	8007d38 <__sinit>
 8009e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e04:	0719      	lsls	r1, r3, #28
 8009e06:	d422      	bmi.n	8009e4e <__swsetup_r+0x62>
 8009e08:	06da      	lsls	r2, r3, #27
 8009e0a:	d407      	bmi.n	8009e1c <__swsetup_r+0x30>
 8009e0c:	2209      	movs	r2, #9
 8009e0e:	602a      	str	r2, [r5, #0]
 8009e10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e14:	81a3      	strh	r3, [r4, #12]
 8009e16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e1a:	e033      	b.n	8009e84 <__swsetup_r+0x98>
 8009e1c:	0758      	lsls	r0, r3, #29
 8009e1e:	d512      	bpl.n	8009e46 <__swsetup_r+0x5a>
 8009e20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e22:	b141      	cbz	r1, 8009e36 <__swsetup_r+0x4a>
 8009e24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e28:	4299      	cmp	r1, r3
 8009e2a:	d002      	beq.n	8009e32 <__swsetup_r+0x46>
 8009e2c:	4628      	mov	r0, r5
 8009e2e:	f7fe feff 	bl	8008c30 <_free_r>
 8009e32:	2300      	movs	r3, #0
 8009e34:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e36:	89a3      	ldrh	r3, [r4, #12]
 8009e38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e3c:	81a3      	strh	r3, [r4, #12]
 8009e3e:	2300      	movs	r3, #0
 8009e40:	6063      	str	r3, [r4, #4]
 8009e42:	6923      	ldr	r3, [r4, #16]
 8009e44:	6023      	str	r3, [r4, #0]
 8009e46:	89a3      	ldrh	r3, [r4, #12]
 8009e48:	f043 0308 	orr.w	r3, r3, #8
 8009e4c:	81a3      	strh	r3, [r4, #12]
 8009e4e:	6923      	ldr	r3, [r4, #16]
 8009e50:	b94b      	cbnz	r3, 8009e66 <__swsetup_r+0x7a>
 8009e52:	89a3      	ldrh	r3, [r4, #12]
 8009e54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e5c:	d003      	beq.n	8009e66 <__swsetup_r+0x7a>
 8009e5e:	4621      	mov	r1, r4
 8009e60:	4628      	mov	r0, r5
 8009e62:	f000 f883 	bl	8009f6c <__smakebuf_r>
 8009e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e6a:	f013 0201 	ands.w	r2, r3, #1
 8009e6e:	d00a      	beq.n	8009e86 <__swsetup_r+0x9a>
 8009e70:	2200      	movs	r2, #0
 8009e72:	60a2      	str	r2, [r4, #8]
 8009e74:	6962      	ldr	r2, [r4, #20]
 8009e76:	4252      	negs	r2, r2
 8009e78:	61a2      	str	r2, [r4, #24]
 8009e7a:	6922      	ldr	r2, [r4, #16]
 8009e7c:	b942      	cbnz	r2, 8009e90 <__swsetup_r+0xa4>
 8009e7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009e82:	d1c5      	bne.n	8009e10 <__swsetup_r+0x24>
 8009e84:	bd38      	pop	{r3, r4, r5, pc}
 8009e86:	0799      	lsls	r1, r3, #30
 8009e88:	bf58      	it	pl
 8009e8a:	6962      	ldrpl	r2, [r4, #20]
 8009e8c:	60a2      	str	r2, [r4, #8]
 8009e8e:	e7f4      	b.n	8009e7a <__swsetup_r+0x8e>
 8009e90:	2000      	movs	r0, #0
 8009e92:	e7f7      	b.n	8009e84 <__swsetup_r+0x98>
 8009e94:	20000030 	.word	0x20000030

08009e98 <_raise_r>:
 8009e98:	291f      	cmp	r1, #31
 8009e9a:	b538      	push	{r3, r4, r5, lr}
 8009e9c:	4605      	mov	r5, r0
 8009e9e:	460c      	mov	r4, r1
 8009ea0:	d904      	bls.n	8009eac <_raise_r+0x14>
 8009ea2:	2316      	movs	r3, #22
 8009ea4:	6003      	str	r3, [r0, #0]
 8009ea6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009eaa:	bd38      	pop	{r3, r4, r5, pc}
 8009eac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009eae:	b112      	cbz	r2, 8009eb6 <_raise_r+0x1e>
 8009eb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009eb4:	b94b      	cbnz	r3, 8009eca <_raise_r+0x32>
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	f000 f830 	bl	8009f1c <_getpid_r>
 8009ebc:	4622      	mov	r2, r4
 8009ebe:	4601      	mov	r1, r0
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ec6:	f000 b817 	b.w	8009ef8 <_kill_r>
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d00a      	beq.n	8009ee4 <_raise_r+0x4c>
 8009ece:	1c59      	adds	r1, r3, #1
 8009ed0:	d103      	bne.n	8009eda <_raise_r+0x42>
 8009ed2:	2316      	movs	r3, #22
 8009ed4:	6003      	str	r3, [r0, #0]
 8009ed6:	2001      	movs	r0, #1
 8009ed8:	e7e7      	b.n	8009eaa <_raise_r+0x12>
 8009eda:	2100      	movs	r1, #0
 8009edc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009ee0:	4620      	mov	r0, r4
 8009ee2:	4798      	blx	r3
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	e7e0      	b.n	8009eaa <_raise_r+0x12>

08009ee8 <raise>:
 8009ee8:	4b02      	ldr	r3, [pc, #8]	@ (8009ef4 <raise+0xc>)
 8009eea:	4601      	mov	r1, r0
 8009eec:	6818      	ldr	r0, [r3, #0]
 8009eee:	f7ff bfd3 	b.w	8009e98 <_raise_r>
 8009ef2:	bf00      	nop
 8009ef4:	20000030 	.word	0x20000030

08009ef8 <_kill_r>:
 8009ef8:	b538      	push	{r3, r4, r5, lr}
 8009efa:	4d07      	ldr	r5, [pc, #28]	@ (8009f18 <_kill_r+0x20>)
 8009efc:	2300      	movs	r3, #0
 8009efe:	4604      	mov	r4, r0
 8009f00:	4608      	mov	r0, r1
 8009f02:	4611      	mov	r1, r2
 8009f04:	602b      	str	r3, [r5, #0]
 8009f06:	f7f8 fdfa 	bl	8002afe <_kill>
 8009f0a:	1c43      	adds	r3, r0, #1
 8009f0c:	d102      	bne.n	8009f14 <_kill_r+0x1c>
 8009f0e:	682b      	ldr	r3, [r5, #0]
 8009f10:	b103      	cbz	r3, 8009f14 <_kill_r+0x1c>
 8009f12:	6023      	str	r3, [r4, #0]
 8009f14:	bd38      	pop	{r3, r4, r5, pc}
 8009f16:	bf00      	nop
 8009f18:	20000700 	.word	0x20000700

08009f1c <_getpid_r>:
 8009f1c:	f7f8 bde7 	b.w	8002aee <_getpid>

08009f20 <__swhatbuf_r>:
 8009f20:	b570      	push	{r4, r5, r6, lr}
 8009f22:	460c      	mov	r4, r1
 8009f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f28:	2900      	cmp	r1, #0
 8009f2a:	b096      	sub	sp, #88	@ 0x58
 8009f2c:	4615      	mov	r5, r2
 8009f2e:	461e      	mov	r6, r3
 8009f30:	da0d      	bge.n	8009f4e <__swhatbuf_r+0x2e>
 8009f32:	89a3      	ldrh	r3, [r4, #12]
 8009f34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f38:	f04f 0100 	mov.w	r1, #0
 8009f3c:	bf14      	ite	ne
 8009f3e:	2340      	movne	r3, #64	@ 0x40
 8009f40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f44:	2000      	movs	r0, #0
 8009f46:	6031      	str	r1, [r6, #0]
 8009f48:	602b      	str	r3, [r5, #0]
 8009f4a:	b016      	add	sp, #88	@ 0x58
 8009f4c:	bd70      	pop	{r4, r5, r6, pc}
 8009f4e:	466a      	mov	r2, sp
 8009f50:	f000 f848 	bl	8009fe4 <_fstat_r>
 8009f54:	2800      	cmp	r0, #0
 8009f56:	dbec      	blt.n	8009f32 <__swhatbuf_r+0x12>
 8009f58:	9901      	ldr	r1, [sp, #4]
 8009f5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f62:	4259      	negs	r1, r3
 8009f64:	4159      	adcs	r1, r3
 8009f66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f6a:	e7eb      	b.n	8009f44 <__swhatbuf_r+0x24>

08009f6c <__smakebuf_r>:
 8009f6c:	898b      	ldrh	r3, [r1, #12]
 8009f6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f70:	079d      	lsls	r5, r3, #30
 8009f72:	4606      	mov	r6, r0
 8009f74:	460c      	mov	r4, r1
 8009f76:	d507      	bpl.n	8009f88 <__smakebuf_r+0x1c>
 8009f78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f7c:	6023      	str	r3, [r4, #0]
 8009f7e:	6123      	str	r3, [r4, #16]
 8009f80:	2301      	movs	r3, #1
 8009f82:	6163      	str	r3, [r4, #20]
 8009f84:	b003      	add	sp, #12
 8009f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f88:	ab01      	add	r3, sp, #4
 8009f8a:	466a      	mov	r2, sp
 8009f8c:	f7ff ffc8 	bl	8009f20 <__swhatbuf_r>
 8009f90:	9f00      	ldr	r7, [sp, #0]
 8009f92:	4605      	mov	r5, r0
 8009f94:	4639      	mov	r1, r7
 8009f96:	4630      	mov	r0, r6
 8009f98:	f7fe febe 	bl	8008d18 <_malloc_r>
 8009f9c:	b948      	cbnz	r0, 8009fb2 <__smakebuf_r+0x46>
 8009f9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fa2:	059a      	lsls	r2, r3, #22
 8009fa4:	d4ee      	bmi.n	8009f84 <__smakebuf_r+0x18>
 8009fa6:	f023 0303 	bic.w	r3, r3, #3
 8009faa:	f043 0302 	orr.w	r3, r3, #2
 8009fae:	81a3      	strh	r3, [r4, #12]
 8009fb0:	e7e2      	b.n	8009f78 <__smakebuf_r+0xc>
 8009fb2:	89a3      	ldrh	r3, [r4, #12]
 8009fb4:	6020      	str	r0, [r4, #0]
 8009fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fba:	81a3      	strh	r3, [r4, #12]
 8009fbc:	9b01      	ldr	r3, [sp, #4]
 8009fbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009fc2:	b15b      	cbz	r3, 8009fdc <__smakebuf_r+0x70>
 8009fc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f000 f81d 	bl	800a008 <_isatty_r>
 8009fce:	b128      	cbz	r0, 8009fdc <__smakebuf_r+0x70>
 8009fd0:	89a3      	ldrh	r3, [r4, #12]
 8009fd2:	f023 0303 	bic.w	r3, r3, #3
 8009fd6:	f043 0301 	orr.w	r3, r3, #1
 8009fda:	81a3      	strh	r3, [r4, #12]
 8009fdc:	89a3      	ldrh	r3, [r4, #12]
 8009fde:	431d      	orrs	r5, r3
 8009fe0:	81a5      	strh	r5, [r4, #12]
 8009fe2:	e7cf      	b.n	8009f84 <__smakebuf_r+0x18>

08009fe4 <_fstat_r>:
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	4d07      	ldr	r5, [pc, #28]	@ (800a004 <_fstat_r+0x20>)
 8009fe8:	2300      	movs	r3, #0
 8009fea:	4604      	mov	r4, r0
 8009fec:	4608      	mov	r0, r1
 8009fee:	4611      	mov	r1, r2
 8009ff0:	602b      	str	r3, [r5, #0]
 8009ff2:	f7f8 fde4 	bl	8002bbe <_fstat>
 8009ff6:	1c43      	adds	r3, r0, #1
 8009ff8:	d102      	bne.n	800a000 <_fstat_r+0x1c>
 8009ffa:	682b      	ldr	r3, [r5, #0]
 8009ffc:	b103      	cbz	r3, 800a000 <_fstat_r+0x1c>
 8009ffe:	6023      	str	r3, [r4, #0]
 800a000:	bd38      	pop	{r3, r4, r5, pc}
 800a002:	bf00      	nop
 800a004:	20000700 	.word	0x20000700

0800a008 <_isatty_r>:
 800a008:	b538      	push	{r3, r4, r5, lr}
 800a00a:	4d06      	ldr	r5, [pc, #24]	@ (800a024 <_isatty_r+0x1c>)
 800a00c:	2300      	movs	r3, #0
 800a00e:	4604      	mov	r4, r0
 800a010:	4608      	mov	r0, r1
 800a012:	602b      	str	r3, [r5, #0]
 800a014:	f7f8 fde3 	bl	8002bde <_isatty>
 800a018:	1c43      	adds	r3, r0, #1
 800a01a:	d102      	bne.n	800a022 <_isatty_r+0x1a>
 800a01c:	682b      	ldr	r3, [r5, #0]
 800a01e:	b103      	cbz	r3, 800a022 <_isatty_r+0x1a>
 800a020:	6023      	str	r3, [r4, #0]
 800a022:	bd38      	pop	{r3, r4, r5, pc}
 800a024:	20000700 	.word	0x20000700

0800a028 <fmax>:
 800a028:	b508      	push	{r3, lr}
 800a02a:	ed2d 8b04 	vpush	{d8-d9}
 800a02e:	eeb0 8a40 	vmov.f32	s16, s0
 800a032:	eef0 8a60 	vmov.f32	s17, s1
 800a036:	eeb0 9a41 	vmov.f32	s18, s2
 800a03a:	eef0 9a61 	vmov.f32	s19, s3
 800a03e:	f000 f847 	bl	800a0d0 <__fpclassifyd>
 800a042:	b950      	cbnz	r0, 800a05a <fmax+0x32>
 800a044:	eeb0 8a49 	vmov.f32	s16, s18
 800a048:	eef0 8a69 	vmov.f32	s17, s19
 800a04c:	eeb0 0a48 	vmov.f32	s0, s16
 800a050:	eef0 0a68 	vmov.f32	s1, s17
 800a054:	ecbd 8b04 	vpop	{d8-d9}
 800a058:	bd08      	pop	{r3, pc}
 800a05a:	eeb0 0a49 	vmov.f32	s0, s18
 800a05e:	eef0 0a69 	vmov.f32	s1, s19
 800a062:	f000 f835 	bl	800a0d0 <__fpclassifyd>
 800a066:	2800      	cmp	r0, #0
 800a068:	d0f0      	beq.n	800a04c <fmax+0x24>
 800a06a:	ec53 2b19 	vmov	r2, r3, d9
 800a06e:	ec51 0b18 	vmov	r0, r1, d8
 800a072:	f7f6 fd79 	bl	8000b68 <__aeabi_dcmpgt>
 800a076:	2800      	cmp	r0, #0
 800a078:	d0e4      	beq.n	800a044 <fmax+0x1c>
 800a07a:	e7e7      	b.n	800a04c <fmax+0x24>

0800a07c <fmin>:
 800a07c:	b508      	push	{r3, lr}
 800a07e:	ed2d 8b04 	vpush	{d8-d9}
 800a082:	eeb0 8a40 	vmov.f32	s16, s0
 800a086:	eef0 8a60 	vmov.f32	s17, s1
 800a08a:	eeb0 9a41 	vmov.f32	s18, s2
 800a08e:	eef0 9a61 	vmov.f32	s19, s3
 800a092:	f000 f81d 	bl	800a0d0 <__fpclassifyd>
 800a096:	b950      	cbnz	r0, 800a0ae <fmin+0x32>
 800a098:	eeb0 8a49 	vmov.f32	s16, s18
 800a09c:	eef0 8a69 	vmov.f32	s17, s19
 800a0a0:	eeb0 0a48 	vmov.f32	s0, s16
 800a0a4:	eef0 0a68 	vmov.f32	s1, s17
 800a0a8:	ecbd 8b04 	vpop	{d8-d9}
 800a0ac:	bd08      	pop	{r3, pc}
 800a0ae:	eeb0 0a49 	vmov.f32	s0, s18
 800a0b2:	eef0 0a69 	vmov.f32	s1, s19
 800a0b6:	f000 f80b 	bl	800a0d0 <__fpclassifyd>
 800a0ba:	2800      	cmp	r0, #0
 800a0bc:	d0f0      	beq.n	800a0a0 <fmin+0x24>
 800a0be:	ec53 2b19 	vmov	r2, r3, d9
 800a0c2:	ec51 0b18 	vmov	r0, r1, d8
 800a0c6:	f7f6 fd31 	bl	8000b2c <__aeabi_dcmplt>
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	d0e4      	beq.n	800a098 <fmin+0x1c>
 800a0ce:	e7e7      	b.n	800a0a0 <fmin+0x24>

0800a0d0 <__fpclassifyd>:
 800a0d0:	ec51 0b10 	vmov	r0, r1, d0
 800a0d4:	b510      	push	{r4, lr}
 800a0d6:	f031 4400 	bics.w	r4, r1, #2147483648	@ 0x80000000
 800a0da:	460b      	mov	r3, r1
 800a0dc:	d019      	beq.n	800a112 <__fpclassifyd+0x42>
 800a0de:	f5a1 1280 	sub.w	r2, r1, #1048576	@ 0x100000
 800a0e2:	490e      	ldr	r1, [pc, #56]	@ (800a11c <__fpclassifyd+0x4c>)
 800a0e4:	428a      	cmp	r2, r1
 800a0e6:	d90e      	bls.n	800a106 <__fpclassifyd+0x36>
 800a0e8:	f103 42ff 	add.w	r2, r3, #2139095040	@ 0x7f800000
 800a0ec:	f502 02e0 	add.w	r2, r2, #7340032	@ 0x700000
 800a0f0:	428a      	cmp	r2, r1
 800a0f2:	d908      	bls.n	800a106 <__fpclassifyd+0x36>
 800a0f4:	4a0a      	ldr	r2, [pc, #40]	@ (800a120 <__fpclassifyd+0x50>)
 800a0f6:	4213      	tst	r3, r2
 800a0f8:	d007      	beq.n	800a10a <__fpclassifyd+0x3a>
 800a0fa:	4294      	cmp	r4, r2
 800a0fc:	d107      	bne.n	800a10e <__fpclassifyd+0x3e>
 800a0fe:	fab0 f080 	clz	r0, r0
 800a102:	0940      	lsrs	r0, r0, #5
 800a104:	bd10      	pop	{r4, pc}
 800a106:	2004      	movs	r0, #4
 800a108:	e7fc      	b.n	800a104 <__fpclassifyd+0x34>
 800a10a:	2003      	movs	r0, #3
 800a10c:	e7fa      	b.n	800a104 <__fpclassifyd+0x34>
 800a10e:	2000      	movs	r0, #0
 800a110:	e7f8      	b.n	800a104 <__fpclassifyd+0x34>
 800a112:	2800      	cmp	r0, #0
 800a114:	d1ee      	bne.n	800a0f4 <__fpclassifyd+0x24>
 800a116:	2002      	movs	r0, #2
 800a118:	e7f4      	b.n	800a104 <__fpclassifyd+0x34>
 800a11a:	bf00      	nop
 800a11c:	7fdfffff 	.word	0x7fdfffff
 800a120:	7ff00000 	.word	0x7ff00000

0800a124 <_init>:
 800a124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a126:	bf00      	nop
 800a128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a12a:	bc08      	pop	{r3}
 800a12c:	469e      	mov	lr, r3
 800a12e:	4770      	bx	lr

0800a130 <_fini>:
 800a130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a132:	bf00      	nop
 800a134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a136:	bc08      	pop	{r3}
 800a138:	469e      	mov	lr, r3
 800a13a:	4770      	bx	lr
