/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  reg [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [23:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z[1] & celloutsig_1_2z);
  assign celloutsig_1_17z = ~(celloutsig_1_9z[4] | celloutsig_1_9z[7]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_8z | celloutsig_1_0z);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_4z[4]) & celloutsig_0_3z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[53]) & celloutsig_0_0z);
  assign celloutsig_0_8z = in_data[20] | celloutsig_0_0z;
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[175:173] };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_1z } / { 1'h1, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_0z = in_data[72:70] === in_data[34:32];
  assign celloutsig_1_4z = { in_data[148:145], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } === in_data[106:100];
  assign celloutsig_1_0z = in_data[126:124] && in_data[145:143];
  assign celloutsig_1_1z = { in_data[117:102], celloutsig_1_0z, celloutsig_1_0z } && in_data[141:124];
  assign celloutsig_0_15z = { celloutsig_0_2z[5:0], celloutsig_0_14z } || { celloutsig_0_11z[3:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[73:68], celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[5:1], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_5z[2:0], celloutsig_0_0z } % { 1'h1, celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_2z[4:3], celloutsig_0_1z, celloutsig_0_9z } % { 1'h1, celloutsig_0_8z, celloutsig_0_10z, in_data[0] };
  assign celloutsig_1_8z = | { celloutsig_1_5z[2:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_4z } << { celloutsig_1_5z[3:1], celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_7z = celloutsig_0_4z[2:0] - celloutsig_0_2z[4:2];
  assign celloutsig_1_16z = celloutsig_1_14z[4:0] ^ celloutsig_1_9z[9:5];
  assign celloutsig_1_18z = { in_data[157:141], celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_5z } ^ { celloutsig_1_16z[4:1], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_5z = { celloutsig_0_4z[4:1], celloutsig_0_1z } ^ { celloutsig_0_4z[2:0], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_9z = { in_data[179:172], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z } ^ in_data[161:148];
  assign celloutsig_1_19z = ~((celloutsig_1_2z & celloutsig_1_18z[18]) | celloutsig_1_13z[1]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z & in_data[11]) | celloutsig_0_0z);
  assign celloutsig_1_6z = ~((in_data[134] & celloutsig_1_5z[2]) | celloutsig_1_5z[1]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[90:84], celloutsig_0_1z };
  assign { out_data[151:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
