.include "macros.inc"

.section .text, "ax"  # 0x800065A0 - 0x80063CE0 ; 0x0005D740

.fn __close_console, global
/* 80062210 0005E190  38 60 00 00 */	li r3, 0x0
/* 80062214 0005E194  4E 80 00 20 */	blr
.endfn __close_console

.fn __write_console, global
/* 80062218 0005E198  7C 08 02 A6 */	mflr r0
/* 8006221C 0005E19C  38 60 00 00 */	li r3, 0x0
/* 80062220 0005E1A0  90 01 00 04 */	stw r0, 0x4(r1)
/* 80062224 0005E1A4  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 80062228 0005E1A8  93 E1 00 24 */	stw r31, 0x24(r1)
/* 8006222C 0005E1AC  3B E5 00 00 */	addi r31, r5, 0x0
/* 80062230 0005E1B0  93 C1 00 20 */	stw r30, 0x20(r1)
/* 80062234 0005E1B4  3B C4 00 00 */	addi r30, r4, 0x0
/* 80062238 0005E1B8  80 0D 88 D8 */	lwz r0, "initialized$16"@sda21(r13)
/* 8006223C 0005E1BC  2C 00 00 00 */	cmpwi r0, 0x0
/* 80062240 0005E1C0  40 82 00 20 */	bne .L_80062260
/* 80062244 0005E1C4  3C 60 00 01 */	lis r3, 0x1
/* 80062248 0005E1C8  38 63 E1 00 */	addi r3, r3, -0x1f00
/* 8006224C 0005E1CC  4B FC D3 55 */	bl InitializeUART
/* 80062250 0005E1D0  2C 03 00 00 */	cmpwi r3, 0x0
/* 80062254 0005E1D4  40 82 00 0C */	bne .L_80062260
/* 80062258 0005E1D8  38 00 00 01 */	li r0, 0x1
/* 8006225C 0005E1DC  90 0D 88 D8 */	stw r0, "initialized$16"@sda21(r13)
.L_80062260:
/* 80062260 0005E1E0  2C 03 00 00 */	cmpwi r3, 0x0
/* 80062264 0005E1E4  41 82 00 0C */	beq .L_80062270
/* 80062268 0005E1E8  38 60 00 01 */	li r3, 0x1
/* 8006226C 0005E1EC  48 00 00 2C */	b .L_80062298
.L_80062270:
/* 80062270 0005E1F0  7F C3 F3 78 */	mr r3, r30
/* 80062274 0005E1F4  80 9F 00 00 */	lwz r4, 0x0(r31)
/* 80062278 0005E1F8  4B FC D3 79 */	bl WriteUARTN
/* 8006227C 0005E1FC  2C 03 00 00 */	cmpwi r3, 0x0
/* 80062280 0005E200  41 82 00 14 */	beq .L_80062294
/* 80062284 0005E204  38 00 00 00 */	li r0, 0x0
/* 80062288 0005E208  90 1F 00 00 */	stw r0, 0x0(r31)
/* 8006228C 0005E20C  38 60 00 01 */	li r3, 0x1
/* 80062290 0005E210  48 00 00 08 */	b .L_80062298
.L_80062294:
/* 80062294 0005E214  38 60 00 00 */	li r3, 0x0
.L_80062298:
/* 80062298 0005E218  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 8006229C 0005E21C  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 800622A0 0005E220  83 C1 00 20 */	lwz r30, 0x20(r1)
/* 800622A4 0005E224  7C 08 03 A6 */	mtlr r0
/* 800622A8 0005E228  38 21 00 28 */	addi r1, r1, 0x28
/* 800622AC 0005E22C  4E 80 00 20 */	blr
.endfn __write_console

.fn __read_console, global
/* 800622B0 0005E230  7C 08 02 A6 */	mflr r0
/* 800622B4 0005E234  38 60 00 00 */	li r3, 0x0
/* 800622B8 0005E238  90 01 00 04 */	stw r0, 0x4(r1)
/* 800622BC 0005E23C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800622C0 0005E240  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 800622C4 0005E244  93 C1 00 28 */	stw r30, 0x28(r1)
/* 800622C8 0005E248  3B C5 00 00 */	addi r30, r5, 0x0
/* 800622CC 0005E24C  93 A1 00 24 */	stw r29, 0x24(r1)
/* 800622D0 0005E250  3B A4 00 00 */	addi r29, r4, 0x0
/* 800622D4 0005E254  80 0D 88 D8 */	lwz r0, "initialized$16"@sda21(r13)
/* 800622D8 0005E258  2C 00 00 00 */	cmpwi r0, 0x0
/* 800622DC 0005E25C  40 82 00 20 */	bne .L_800622FC
/* 800622E0 0005E260  3C 60 00 01 */	lis r3, 0x1
/* 800622E4 0005E264  38 63 E1 00 */	addi r3, r3, -0x1f00
/* 800622E8 0005E268  4B FC D2 B9 */	bl InitializeUART
/* 800622EC 0005E26C  2C 03 00 00 */	cmpwi r3, 0x0
/* 800622F0 0005E270  40 82 00 0C */	bne .L_800622FC
/* 800622F4 0005E274  38 00 00 01 */	li r0, 0x1
/* 800622F8 0005E278  90 0D 88 D8 */	stw r0, "initialized$16"@sda21(r13)
.L_800622FC:
/* 800622FC 0005E27C  2C 03 00 00 */	cmpwi r3, 0x0
/* 80062300 0005E280  41 82 00 0C */	beq .L_8006230C
/* 80062304 0005E284  38 60 00 01 */	li r3, 0x1
/* 80062308 0005E288  48 00 00 6C */	b .L_80062374
.L_8006230C:
/* 8006230C 0005E28C  83 FE 00 00 */	lwz r31, 0x0(r30)
/* 80062310 0005E290  38 00 00 00 */	li r0, 0x0
/* 80062314 0005E294  38 60 00 00 */	li r3, 0x0
/* 80062318 0005E298  90 1E 00 00 */	stw r0, 0x0(r30)
/* 8006231C 0005E29C  48 00 00 2C */	b .L_80062348
.L_80062320:
/* 80062320 0005E2A0  38 7D 00 00 */	addi r3, r29, 0x0
/* 80062324 0005E2A4  38 80 00 01 */	li r4, 0x1
/* 80062328 0005E2A8  4B FC D2 C1 */	bl ReadUARTN
/* 8006232C 0005E2AC  80 9E 00 00 */	lwz r4, 0x0(r30)
/* 80062330 0005E2B0  38 04 00 01 */	addi r0, r4, 0x1
/* 80062334 0005E2B4  90 1E 00 00 */	stw r0, 0x0(r30)
/* 80062338 0005E2B8  88 1D 00 00 */	lbz r0, 0x0(r29)
/* 8006233C 0005E2BC  28 00 00 0D */	cmplwi r0, 0xd
/* 80062340 0005E2C0  41 82 00 1C */	beq .L_8006235C
/* 80062344 0005E2C4  3B BD 00 01 */	addi r29, r29, 0x1
.L_80062348:
/* 80062348 0005E2C8  80 1E 00 00 */	lwz r0, 0x0(r30)
/* 8006234C 0005E2CC  7C 00 F8 40 */	cmplw r0, r31
/* 80062350 0005E2D0  41 81 00 0C */	bgt .L_8006235C
/* 80062354 0005E2D4  2C 03 00 00 */	cmpwi r3, 0x0
/* 80062358 0005E2D8  41 82 FF C8 */	beq .L_80062320
.L_8006235C:
/* 8006235C 0005E2DC  2C 03 00 00 */	cmpwi r3, 0x0
/* 80062360 0005E2E0  40 82 00 0C */	bne .L_8006236C
/* 80062364 0005E2E4  38 00 00 00 */	li r0, 0x0
/* 80062368 0005E2E8  48 00 00 08 */	b .L_80062370
.L_8006236C:
/* 8006236C 0005E2EC  38 00 00 01 */	li r0, 0x1
.L_80062370:
/* 80062370 0005E2F0  54 03 06 3E */	clrlwi r3, r0, 24
.L_80062374:
/* 80062374 0005E2F4  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80062378 0005E2F8  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 8006237C 0005E2FC  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 80062380 0005E300  7C 08 03 A6 */	mtlr r0
/* 80062384 0005E304  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 80062388 0005E308  38 21 00 30 */	addi r1, r1, 0x30
/* 8006238C 0005E30C  4E 80 00 20 */	blr
.endfn __read_console

.section .sbss, "", @nobits  # 0x800A8DC0 - 0x800A9380

.obj "initialized$16", local
	.skip 0x4
.endobj "initialized$16"

.skip 4
