
---------- Begin Simulation Statistics ----------
final_tick                                57386529500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 370564                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697424                       # Number of bytes of host memory used
host_op_rate                                   430569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   474.03                       # Real time elapsed on the host
host_tick_rate                              121061525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   175657644                       # Number of instructions simulated
sim_ops                                     204101853                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057387                       # Number of seconds simulated
sim_ticks                                 57386529500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  89153450                       # number of cc regfile reads
system.cpu.cc_regfile_writes                185219232                       # number of cc regfile writes
system.cpu.committedInsts                   175657644                       # Number of Instructions Simulated
system.cpu.committedOps                     204101853                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.653391                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.653391                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39578                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22705                       # number of floating regfile writes
system.cpu.idleCycles                          144690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                71930                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9457398                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.836585                       # Inst execution rate
system.cpu.iew.exec_refs                     37815212                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5377283                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1247968                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32533542                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                470                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5425392                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           213303219                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32437929                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             98867                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             210790513                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    963                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8423                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  70721                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11503                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            162                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22312                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          49618                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 385582635                       # num instructions consuming a value
system.cpu.iew.wb_count                     210735243                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.493978                       # average fanout of values written-back
system.cpu.iew.wb_producers                 190469498                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.836104                       # insts written-back per cycle
system.cpu.iew.wb_sent                      210753968                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                391450201                       # number of integer regfile reads
system.cpu.int_regfile_writes               195890876                       # number of integer regfile writes
system.cpu.ipc                               1.530478                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.530478                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14074      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             172981112     82.02%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   77      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3031      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2458      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 906      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1507      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4888      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4267      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2593      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                774      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              30      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             16      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32473004     15.40%     97.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5384104      2.55%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10189      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6350      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              210889380                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   46432                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82853                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31164                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              81315                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    32693813                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.155028                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                28818901     88.15%     88.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     14      0.00%     88.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     822      0.00%     88.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2129      0.01%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   854      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1011      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    311      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    63      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   17      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     88.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3605322     11.03%     99.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                257475      0.79%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2531      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4340      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              243522687                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          569075226                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    210704079                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         222423418                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  213302627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 210889380                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 592                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9201359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             57136                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             84                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6808542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     114628370                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.839766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.603753                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            38446277     33.54%     33.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13181962     11.50%     45.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14562388     12.70%     57.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31216204     27.23%     84.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11404086      9.95%     94.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5587185      4.87%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              230127      0.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 129      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  12      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       114628370                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.837447                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1051254                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2130                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             32533542                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5425392                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1043248613                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    376                       # number of misc regfile writes
system.cpu.numCycles                        114773060                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       716852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1435235                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 9914597                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7695064                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             71149                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2188394                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2184394                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.817218                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1074162                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1078114                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1073385                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4729                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          878                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9077487                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             508                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             70226                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    113451953                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.799016                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.966061                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        67373404     59.38%     59.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16285248     14.35%     73.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3831184      3.38%     77.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3107426      2.74%     79.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          399599      0.35%     80.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2689640      2.37%     82.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1075695      0.95%     83.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          186863      0.16%     83.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        18502894     16.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    113451953                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            175657644                       # Number of instructions committed
system.cpu.commit.opsCommitted              204101853                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    36215774                       # Number of memory references committed
system.cpu.commit.loads                      31075420                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                    9105872                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21617                       # Number of committed floating point instructions.
system.cpu.commit.integer                   204087345                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1002243                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5563      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    167866725     82.25%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           39      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2841      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          946      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1274      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2404      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2786      0.00%     82.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2280      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     31070507     15.22%     97.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5135136      2.52%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4913      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5218      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    204101853                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      18502894                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34737334                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34737334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34737334                       # number of overall hits
system.cpu.dcache.overall_hits::total        34737334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       733171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         733171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       733171                       # number of overall misses
system.cpu.dcache.overall_misses::total        733171                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38913988949                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38913988949                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38913988949                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38913988949                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35470505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35470505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35470505                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35470505                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020670                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020670                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53076.279543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53076.279543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53076.279543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53076.279543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       106751                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1144                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.313811                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       714717                       # number of writebacks
system.cpu.dcache.writebacks::total            714717                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17423                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       715748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       715748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       715748                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       715748                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37272462949                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37272462949                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37272462949                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37272462949                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020179                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52074.840515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52074.840515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52074.840515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52074.840515                       # average overall mshr miss latency
system.cpu.dcache.replacements                 714717                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29604403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29604403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       725741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        725741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  38459889500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  38459889500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30330144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30330144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52993.959966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52993.959966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       708325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       708325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36826417500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36826417500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51990.848128                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51990.848128                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5132931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5132931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    454099449                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    454099449                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5140361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5140361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61117.018708                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61117.018708                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    446045449                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    446045449                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60089.646908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60089.646908                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.874634                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35453088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            715741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.533404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.874634                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71656751                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71656751                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5559433                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              66107666                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  35630999                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7259551                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  70721                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2125817                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1640                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              213996731                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                275930                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32424967                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5377292                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2240                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          5549                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             161302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      185803301                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9914597                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4331941                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     114387291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  144576                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  726                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6672                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  45864661                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2055                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          114628370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.891800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.405786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 66998820     58.45%     58.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1021001      0.89%     59.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2990041      2.61%     61.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3683092      3.21%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 13168020     11.49%     76.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 19614805     17.11%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3093214      2.70%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2976818      2.60%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1082559      0.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            114628370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.086384                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.618876                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     45861092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45861092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     45861092                       # number of overall hits
system.cpu.icache.overall_hits::total        45861092                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3568                       # number of overall misses
system.cpu.icache.overall_misses::total          3568                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    216228999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    216228999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    216228999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    216228999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     45864660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45864660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     45864660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45864660                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60602.297926                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60602.297926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60602.297926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60602.297926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    42.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2128                       # number of writebacks
system.cpu.icache.writebacks::total              2128                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          926                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          926                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          926                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          926                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2642                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2642                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2642                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2642                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    170773999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    170773999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    170773999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    170773999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64638.152536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64638.152536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64638.152536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64638.152536                       # average overall mshr miss latency
system.cpu.icache.replacements                   2128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     45861092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45861092                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3568                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    216228999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    216228999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     45864660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45864660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60602.297926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60602.297926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          926                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          926                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    170773999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    170773999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64638.152536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64638.152536                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.693825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            45863734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2642                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17359.475397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.693825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          91731962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         91731962                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    45865494                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1173                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2093490                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1458122                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 162                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 285038                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  57386529500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  70721                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  9465423                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                57469060                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9016                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  38870695                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8743455                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              213424945                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                144212                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  8748                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3028384                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 819305                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         2391334                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           386798031                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   543388758                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                396882592                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     78310                       # Number of floating rename lookups
system.cpu.rename.committedMaps             370381872                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16416150                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     449                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 411                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  23218225                       # count of insts added to the skid buffer
system.cpu.rob.reads                        308123771                       # The number of ROB reads
system.cpu.rob.writes                       427535387                       # The number of ROB writes
system.cpu.thread_0.numInsts                175657644                       # Number of Instructions committed
system.cpu.thread_0.numOps                  204101853                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    601849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    378154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000036946750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1427842                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             568041                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      718375                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     716843                       # Number of write requests accepted
system.mem_ctrls.readBursts                    718375                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   716843                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 337729                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                114994                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                718375                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               716843                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  342725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        35367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.762688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.506776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.788845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          35346     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            16      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.016710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.960740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.416502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21705     61.37%     61.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1269      3.59%     64.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5364     15.17%     80.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4731     13.38%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1826      5.16%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              390      1.10%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.18%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                21614656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                45976000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             45877952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    801.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    799.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57386524000                       # Total gap between requests
system.mem_ctrls.avgGap                      39984.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       159488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24201856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     38517120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2779188.799002037849                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 421734093.538449645042                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 671187477.890608429909                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2634                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       715741                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       716843                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     89200750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  17906927750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1404997890750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33865.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25018.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1959979.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       168576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     45807424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      45976000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       168576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       168576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5898048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5898048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2634                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       715741                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         718375                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        92157                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         92157                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2937553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    798226072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        801163625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2937553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2937553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    102777569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       102777569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    102777569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2937553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    798226072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       903941194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               380646                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              601830                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        77687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       237466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       121210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       415700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4579                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10859016000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1903230000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        17996128500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28527.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           47277.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141595                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             519490                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       321384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   195.644637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   135.089967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.070917                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       148779     46.29%     46.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        82039     25.53%     71.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        30770      9.57%     81.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        22673      7.05%     88.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        22718      7.07%     95.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9402      2.93%     98.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3340      1.04%     99.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          763      0.24%     99.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          900      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       321384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24361344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           38517120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              424.513282                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              671.187478                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2216127480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1177892100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2451490440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2946105360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4529896800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25870572330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    250682400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   39442766910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   687.317516                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    178140750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1916200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55292188750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        78604260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        41760180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      266322000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     195447240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4529896800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23469406860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2272716480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   30854153820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   537.654988                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5710139250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1916200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  49760190250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             710966                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        92157                       # Transaction distribution
system.membus.trans_dist::WritebackClean       624688                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7417                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7417                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2642                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        708324                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7404                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7404                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      2146206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total      2146206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2153610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       304768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       304768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     91549312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total     91549312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                91854080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                8                       # Total snoops (count)
system.membus.snoopTraffic                        512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            718390                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000026                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005143                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  718371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              718390                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57386529500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          4435001000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14047750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3770824750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
