// Seed: 2510108466
module module_0;
  wire id_1;
  wire [-1 : -1] id_2;
  assign id_1 = (id_2);
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    input  wand  id_2
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd29
) (
    output wire id_0,
    input  tri1 _id_1
);
  wire id_3;
  uwire id_4;
  wire [!  1 : ~  id_1] id_5;
  assign id_4 = id_3 - 1 ? id_1 : 1;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
  id_8 :
  assert property (@(posedge id_3) id_4)
  else $clog2(45);
  ;
endmodule
