{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 09:37:43 2018 " "Info: Processing started: Sun Jan 07 09:37:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_sakura -c CPU_sakura " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_sakura -c CPU_sakura" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU_sakura EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU_sakura" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "Warning: No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { BUS[7] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { BUS[6] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { BUS[5] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { BUS[4] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { BUS[3] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { BUS[2] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { BUS[1] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { BUS[0] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_OUT\[7\] " "Info: Pin JCQ_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_OUT[7] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 256 1152 1328 272 "JCQ_OUT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_OUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_OUT\[6\] " "Info: Pin JCQ_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_OUT[6] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 256 1152 1328 272 "JCQ_OUT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_OUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_OUT\[5\] " "Info: Pin JCQ_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_OUT[5] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 256 1152 1328 272 "JCQ_OUT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_OUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_OUT\[4\] " "Info: Pin JCQ_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_OUT[4] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 256 1152 1328 272 "JCQ_OUT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_OUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_OUT\[3\] " "Info: Pin JCQ_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_OUT[3] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 256 1152 1328 272 "JCQ_OUT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_OUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_OUT\[2\] " "Info: Pin JCQ_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_OUT[2] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 256 1152 1328 272 "JCQ_OUT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_OUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_OUT\[1\] " "Info: Pin JCQ_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_OUT[1] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 256 1152 1328 272 "JCQ_OUT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_OUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_OUT\[0\] " "Info: Pin JCQ_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_OUT[0] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 256 1152 1328 272 "JCQ_OUT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_OUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_A\[7\] " "Info: Pin JCQ_A\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_A[7] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 800 1280 1456 816 "JCQ_A\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_A\[6\] " "Info: Pin JCQ_A\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_A[6] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 800 1280 1456 816 "JCQ_A\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_A\[5\] " "Info: Pin JCQ_A\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_A[5] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 800 1280 1456 816 "JCQ_A\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_A\[4\] " "Info: Pin JCQ_A\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_A[4] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 800 1280 1456 816 "JCQ_A\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_A\[3\] " "Info: Pin JCQ_A\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_A[3] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 800 1280 1456 816 "JCQ_A\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_A\[2\] " "Info: Pin JCQ_A\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_A[2] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 800 1280 1456 816 "JCQ_A\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_A\[1\] " "Info: Pin JCQ_A\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_A[1] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 800 1280 1456 816 "JCQ_A\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_A\[0\] " "Info: Pin JCQ_A\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_A[0] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 800 1280 1456 816 "JCQ_A\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_B\[7\] " "Info: Pin JCQ_B\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_B[7] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 1280 1456 848 "JCQ_B\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_B\[6\] " "Info: Pin JCQ_B\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_B[6] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 1280 1456 848 "JCQ_B\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_B\[5\] " "Info: Pin JCQ_B\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_B[5] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 1280 1456 848 "JCQ_B\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_B\[4\] " "Info: Pin JCQ_B\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_B[4] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 1280 1456 848 "JCQ_B\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_B\[3\] " "Info: Pin JCQ_B\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_B[3] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 1280 1456 848 "JCQ_B\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_B\[2\] " "Info: Pin JCQ_B\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_B[2] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 1280 1456 848 "JCQ_B\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_B\[1\] " "Info: Pin JCQ_B\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_B[1] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 1280 1456 848 "JCQ_B\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_B\[0\] " "Info: Pin JCQ_B\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_B[0] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 1280 1456 848 "JCQ_B\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_C\[7\] " "Info: Pin JCQ_C\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_C[7] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 880 1280 1456 896 "JCQ_C\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_C[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_C\[6\] " "Info: Pin JCQ_C\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_C[6] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 880 1280 1456 896 "JCQ_C\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_C[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_C\[5\] " "Info: Pin JCQ_C\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_C[5] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 880 1280 1456 896 "JCQ_C\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_C[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_C\[4\] " "Info: Pin JCQ_C\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_C[4] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 880 1280 1456 896 "JCQ_C\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_C[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_C\[3\] " "Info: Pin JCQ_C\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_C[3] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 880 1280 1456 896 "JCQ_C\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_C[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_C\[2\] " "Info: Pin JCQ_C\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_C[2] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 880 1280 1456 896 "JCQ_C\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_C[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_C\[1\] " "Info: Pin JCQ_C\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_C[1] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 880 1280 1456 896 "JCQ_C\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_C[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JCQ_C\[0\] " "Info: Pin JCQ_C\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JCQ_C[0] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 880 1280 1456 896 "JCQ_C\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JCQ_C[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_COUNT\[7\] " "Info: Pin PC_COUNT\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { PC_COUNT[7] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 304 1328 1509 320 "PC_COUNT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_COUNT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_COUNT\[6\] " "Info: Pin PC_COUNT\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { PC_COUNT[6] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 304 1328 1509 320 "PC_COUNT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_COUNT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_COUNT\[5\] " "Info: Pin PC_COUNT\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { PC_COUNT[5] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 304 1328 1509 320 "PC_COUNT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_COUNT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_COUNT\[4\] " "Info: Pin PC_COUNT\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { PC_COUNT[4] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 304 1328 1509 320 "PC_COUNT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_COUNT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_COUNT\[3\] " "Info: Pin PC_COUNT\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { PC_COUNT[3] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 304 1328 1509 320 "PC_COUNT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_COUNT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_COUNT\[2\] " "Info: Pin PC_COUNT\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { PC_COUNT[2] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 304 1328 1509 320 "PC_COUNT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_COUNT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_COUNT\[1\] " "Info: Pin PC_COUNT\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { PC_COUNT[1] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 304 1328 1509 320 "PC_COUNT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_COUNT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_COUNT\[0\] " "Info: Pin PC_COUNT\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { PC_COUNT[0] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 304 1328 1509 320 "PC_COUNT\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_COUNT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_JCQ\[7\] " "Info: Pin IN_JCQ\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_JCQ[7] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTHER_CLK " "Info: Pin OTHER_CLK not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { OTHER_CLK } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_JCQ\[6\] " "Info: Pin IN_JCQ\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_JCQ[6] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_JCQ\[5\] " "Info: Pin IN_JCQ\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_JCQ[5] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_JCQ\[4\] " "Info: Pin IN_JCQ\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_JCQ[4] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_JCQ\[3\] " "Info: Pin IN_JCQ\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_JCQ[3] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_JCQ\[2\] " "Info: Pin IN_JCQ\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_JCQ[2] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_JCQ\[1\] " "Info: Pin IN_JCQ\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_JCQ[1] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_JCQ\[0\] " "Info: Pin IN_JCQ\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_JCQ[0] } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU_CLK " "Info: Pin CPU_CLK not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { CPU_CLK } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 536 1312 1480 552 "CPU_CLK" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OTHER_CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node OTHER_CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { OTHER_CLK } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_CLK (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node CPU_CLK (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { CPU_CLK } } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 536 1312 1480 552 "CPU_CLK" "" } } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 8 48 0 " "Info: Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 8 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register zljcq_ir:inst4\|o_store\[0\] register tyjcq:inst5\|C\[3\] -7.793 ns " "Info: Slack time is -7.793 ns between source register \"zljcq_ir:inst4\|o_store\[0\]\" and destination register \"tyjcq:inst5\|C\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"OTHER_CLK\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns OTHER_CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns OTHER_CLK~clkctrl 2 COMB Unassigned 43 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns tyjcq:inst5\|C\[3\] 3 REG Unassigned 4 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'tyjcq:inst5\|C\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { OTHER_CLK~clkctrl tyjcq:inst5|C[3] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"OTHER_CLK\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns OTHER_CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns OTHER_CLK~clkctrl 2 COMB Unassigned 43 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns tyjcq:inst5\|C\[3\] 3 REG Unassigned 4 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'tyjcq:inst5\|C\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { OTHER_CLK~clkctrl tyjcq:inst5|C[3] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK source 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"OTHER_CLK\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns OTHER_CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns OTHER_CLK~clkctrl 2 COMB Unassigned 43 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns zljcq_ir:inst4\|o_store\[0\] 3 REG Unassigned 18 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'zljcq_ir:inst4\|o_store\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { OTHER_CLK~clkctrl zljcq_ir:inst4|o_store[0] } "NODE_NAME" } } { "../zljcq_ir/zljcq_ir.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljcq_ir/zljcq_ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK source 2.443 ns   Longest register " "Info:   Longest clock path from clock \"OTHER_CLK\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns OTHER_CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns OTHER_CLK~clkctrl 2 COMB Unassigned 43 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns zljcq_ir:inst4\|o_store\[0\] 3 REG Unassigned 18 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'zljcq_ir:inst4\|o_store\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { OTHER_CLK~clkctrl zljcq_ir:inst4|o_store[0] } "NODE_NAME" } } { "../zljcq_ir/zljcq_ir.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljcq_ir/zljcq_ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "../zljcq_ir/zljcq_ir.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljcq_ir/zljcq_ir.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.609 ns - Longest register register " "Info: - Longest register to register delay is 8.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zljcq_ir:inst4\|o_store\[0\] 1 REG Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'zljcq_ir:inst4\|o_store\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zljcq_ir:inst4|o_store[0] } "NODE_NAME" } } { "../zljcq_ir/zljcq_ir.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljcq_ir/zljcq_ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.272 ns) 1.308 ns tyjcq:inst5\|AO\[0\]~23 2 COMB Unassigned 10 " "Info: 2: + IC(1.036 ns) + CELL(0.272 ns) = 1.308 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'tyjcq:inst5\|AO\[0\]~23'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { zljcq_ir:inst4|o_store[0] tyjcq:inst5|AO[0]~23 } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.272 ns) 2.289 ns alu_calculate:inst9\|LessThan0~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.709 ns) + CELL(0.272 ns) = 2.289 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu_calculate:inst9\|LessThan0~0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { tyjcq:inst5|AO[0]~23 alu_calculate:inst9|LessThan0~0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.690 ns alu_calculate:inst9\|LessThan0~3 4 COMB Unassigned 2 " "Info: 4: + IC(0.044 ns) + CELL(0.357 ns) = 2.690 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'alu_calculate:inst9\|LessThan0~3'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { alu_calculate:inst9|LessThan0~0 alu_calculate:inst9|LessThan0~3 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.091 ns alu_calculate:inst9\|LessThan0~4 5 COMB Unassigned 9 " "Info: 5: + IC(0.129 ns) + CELL(0.272 ns) = 3.091 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'alu_calculate:inst9\|LessThan0~4'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { alu_calculate:inst9|LessThan0~3 alu_calculate:inst9|LessThan0~4 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.545 ns) 4.479 ns alu_calculate:inst9\|Add1~7 6 COMB Unassigned 2 " "Info: 6: + IC(0.843 ns) + CELL(0.545 ns) = 4.479 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~7'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { alu_calculate:inst9|LessThan0~4 alu_calculate:inst9|Add1~7 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.514 ns alu_calculate:inst9\|Add1~11 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.514 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~11'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu_calculate:inst9|Add1~7 alu_calculate:inst9|Add1~11 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.549 ns alu_calculate:inst9\|Add1~15 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 4.549 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~15'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu_calculate:inst9|Add1~11 alu_calculate:inst9|Add1~15 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.674 ns alu_calculate:inst9\|Add1~18 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 4.674 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu_calculate:inst9\|Add1~18'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { alu_calculate:inst9|Add1~15 alu_calculate:inst9|Add1~18 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.272 ns) 5.677 ns alu_calculate:inst9\|r\[3\]~73 10 COMB Unassigned 5 " "Info: 10: + IC(0.731 ns) + CELL(0.272 ns) = 5.677 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'alu_calculate:inst9\|r\[3\]~73'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { alu_calculate:inst9|Add1~18 alu_calculate:inst9|r[3]~73 } "NODE_NAME" } } { "../alu_calculate/alu_calculate.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_calculate/alu_calculate.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.272 ns) 6.679 ns alu_sh:inst10\|o\[3\]~43 11 COMB Unassigned 2 " "Info: 11: + IC(0.730 ns) + CELL(0.272 ns) = 6.679 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'alu_sh:inst10\|o\[3\]~43'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { alu_calculate:inst9|r[3]~73 alu_sh:inst10|o[3]~43 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 7.080 ns alu_sh:inst10\|o\[3\]~54 12 COMB Unassigned 4 " "Info: 12: + IC(0.348 ns) + CELL(0.053 ns) = 7.080 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'alu_sh:inst10\|o\[3\]~54'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { alu_sh:inst10|o[3]~43 alu_sh:inst10|o[3]~54 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 7.481 ns kmux_2:inst8\|o\[3\]~12 13 COMB Unassigned 3 " "Info: 13: + IC(0.129 ns) + CELL(0.272 ns) = 7.481 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'kmux_2:inst8\|o\[3\]~12'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { alu_sh:inst10|o[3]~54 kmux_2:inst8|o[3]~12 } "NODE_NAME" } } { "../kmux_2/kmux_2.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/kmux_2/kmux_2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.378 ns) 8.454 ns tyjcq:inst5\|C\[3\]~29 14 COMB Unassigned 1 " "Info: 14: + IC(0.595 ns) + CELL(0.378 ns) = 8.454 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'tyjcq:inst5\|C\[3\]~29'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { kmux_2:inst8|o[3]~12 tyjcq:inst5|C[3]~29 } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.609 ns tyjcq:inst5\|C\[3\] 15 REG Unassigned 4 " "Info: 15: + IC(0.000 ns) + CELL(0.155 ns) = 8.609 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'tyjcq:inst5\|C\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { tyjcq:inst5|C[3]~29 tyjcq:inst5|C[3] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 38.51 % ) " "Info: Total cell delay = 3.315 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.294 ns ( 61.49 % ) " "Info: Total interconnect delay = 5.294 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.609 ns" { zljcq_ir:inst4|o_store[0] tyjcq:inst5|AO[0]~23 alu_calculate:inst9|LessThan0~0 alu_calculate:inst9|LessThan0~3 alu_calculate:inst9|LessThan0~4 alu_calculate:inst9|Add1~7 alu_calculate:inst9|Add1~11 alu_calculate:inst9|Add1~15 alu_calculate:inst9|Add1~18 alu_calculate:inst9|r[3]~73 alu_sh:inst10|o[3]~43 alu_sh:inst10|o[3]~54 kmux_2:inst8|o[3]~12 tyjcq:inst5|C[3]~29 tyjcq:inst5|C[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.609 ns" { zljcq_ir:inst4|o_store[0] tyjcq:inst5|AO[0]~23 alu_calculate:inst9|LessThan0~0 alu_calculate:inst9|LessThan0~3 alu_calculate:inst9|LessThan0~4 alu_calculate:inst9|Add1~7 alu_calculate:inst9|Add1~11 alu_calculate:inst9|Add1~15 alu_calculate:inst9|Add1~18 alu_calculate:inst9|r[3]~73 alu_sh:inst10|o[3]~43 alu_sh:inst10|o[3]~54 kmux_2:inst8|o[3]~12 tyjcq:inst5|C[3]~29 tyjcq:inst5|C[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.609 ns register register " "Info: Estimated most critical path is register to register delay of 8.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zljcq_ir:inst4\|o_store\[0\] 1 REG LAB_X7_Y9 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y9; Fanout = 18; REG Node = 'zljcq_ir:inst4\|o_store\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zljcq_ir:inst4|o_store[0] } "NODE_NAME" } } { "../zljcq_ir/zljcq_ir.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljcq_ir/zljcq_ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.272 ns) 1.308 ns tyjcq:inst5\|AO\[0\]~23 2 COMB LAB_X11_Y10 10 " "Info: 2: + IC(1.036 ns) + CELL(0.272 ns) = 1.308 ns; Loc. = LAB_X11_Y10; Fanout = 10; COMB Node = 'tyjcq:inst5\|AO\[0\]~23'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { zljcq_ir:inst4|o_store[0] tyjcq:inst5|AO[0]~23 } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.272 ns) 2.289 ns alu_calculate:inst9\|LessThan0~0 3 COMB LAB_X13_Y11 1 " "Info: 3: + IC(0.709 ns) + CELL(0.272 ns) = 2.289 ns; Loc. = LAB_X13_Y11; Fanout = 1; COMB Node = 'alu_calculate:inst9\|LessThan0~0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { tyjcq:inst5|AO[0]~23 alu_calculate:inst9|LessThan0~0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.690 ns alu_calculate:inst9\|LessThan0~3 4 COMB LAB_X13_Y11 2 " "Info: 4: + IC(0.044 ns) + CELL(0.357 ns) = 2.690 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'alu_calculate:inst9\|LessThan0~3'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { alu_calculate:inst9|LessThan0~0 alu_calculate:inst9|LessThan0~3 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.091 ns alu_calculate:inst9\|LessThan0~4 5 COMB LAB_X13_Y11 9 " "Info: 5: + IC(0.129 ns) + CELL(0.272 ns) = 3.091 ns; Loc. = LAB_X13_Y11; Fanout = 9; COMB Node = 'alu_calculate:inst9\|LessThan0~4'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { alu_calculate:inst9|LessThan0~3 alu_calculate:inst9|LessThan0~4 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.545 ns) 4.479 ns alu_calculate:inst9\|Add1~7 6 COMB LAB_X9_Y10 2 " "Info: 6: + IC(0.843 ns) + CELL(0.545 ns) = 4.479 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~7'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { alu_calculate:inst9|LessThan0~4 alu_calculate:inst9|Add1~7 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.514 ns alu_calculate:inst9\|Add1~11 7 COMB LAB_X9_Y10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.514 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~11'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu_calculate:inst9|Add1~7 alu_calculate:inst9|Add1~11 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.549 ns alu_calculate:inst9\|Add1~15 8 COMB LAB_X9_Y10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 4.549 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~15'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu_calculate:inst9|Add1~11 alu_calculate:inst9|Add1~15 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.674 ns alu_calculate:inst9\|Add1~18 9 COMB LAB_X9_Y10 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 4.674 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'alu_calculate:inst9\|Add1~18'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { alu_calculate:inst9|Add1~15 alu_calculate:inst9|Add1~18 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.272 ns) 5.677 ns alu_calculate:inst9\|r\[3\]~73 10 COMB LAB_X14_Y9 5 " "Info: 10: + IC(0.731 ns) + CELL(0.272 ns) = 5.677 ns; Loc. = LAB_X14_Y9; Fanout = 5; COMB Node = 'alu_calculate:inst9\|r\[3\]~73'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { alu_calculate:inst9|Add1~18 alu_calculate:inst9|r[3]~73 } "NODE_NAME" } } { "../alu_calculate/alu_calculate.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_calculate/alu_calculate.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.272 ns) 6.679 ns alu_sh:inst10\|o\[3\]~43 11 COMB LAB_X10_Y10 2 " "Info: 11: + IC(0.730 ns) + CELL(0.272 ns) = 6.679 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'alu_sh:inst10\|o\[3\]~43'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { alu_calculate:inst9|r[3]~73 alu_sh:inst10|o[3]~43 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 7.080 ns alu_sh:inst10\|o\[3\]~54 12 COMB LAB_X10_Y10 4 " "Info: 12: + IC(0.348 ns) + CELL(0.053 ns) = 7.080 ns; Loc. = LAB_X10_Y10; Fanout = 4; COMB Node = 'alu_sh:inst10\|o\[3\]~54'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { alu_sh:inst10|o[3]~43 alu_sh:inst10|o[3]~54 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 7.481 ns kmux_2:inst8\|o\[3\]~12 13 COMB LAB_X10_Y10 3 " "Info: 13: + IC(0.129 ns) + CELL(0.272 ns) = 7.481 ns; Loc. = LAB_X10_Y10; Fanout = 3; COMB Node = 'kmux_2:inst8\|o\[3\]~12'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { alu_sh:inst10|o[3]~54 kmux_2:inst8|o[3]~12 } "NODE_NAME" } } { "../kmux_2/kmux_2.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/kmux_2/kmux_2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.378 ns) 8.454 ns tyjcq:inst5\|C\[3\]~29 14 COMB LAB_X7_Y9 1 " "Info: 14: + IC(0.595 ns) + CELL(0.378 ns) = 8.454 ns; Loc. = LAB_X7_Y9; Fanout = 1; COMB Node = 'tyjcq:inst5\|C\[3\]~29'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { kmux_2:inst8|o[3]~12 tyjcq:inst5|C[3]~29 } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.609 ns tyjcq:inst5\|C\[3\] 15 REG LAB_X7_Y9 4 " "Info: 15: + IC(0.000 ns) + CELL(0.155 ns) = 8.609 ns; Loc. = LAB_X7_Y9; Fanout = 4; REG Node = 'tyjcq:inst5\|C\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { tyjcq:inst5|C[3]~29 tyjcq:inst5|C[3] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 38.51 % ) " "Info: Total cell delay = 3.315 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.294 ns ( 61.49 % ) " "Info: Total interconnect delay = 5.294 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.609 ns" { zljcq_ir:inst4|o_store[0] tyjcq:inst5|AO[0]~23 alu_calculate:inst9|LessThan0~0 alu_calculate:inst9|LessThan0~3 alu_calculate:inst9|LessThan0~4 alu_calculate:inst9|Add1~7 alu_calculate:inst9|Add1~11 alu_calculate:inst9|Add1~15 alu_calculate:inst9|Add1~18 alu_calculate:inst9|r[3]~73 alu_sh:inst10|o[3]~43 alu_sh:inst10|o[3]~54 kmux_2:inst8|o[3]~12 tyjcq:inst5|C[3]~29 tyjcq:inst5|C[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "2 " "Info: Duplicated 2 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "48 " "Warning: Found 48 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[7\] 0 " "Info: Pin \"BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[6\] 0 " "Info: Pin \"BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[5\] 0 " "Info: Pin \"BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[4\] 0 " "Info: Pin \"BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[3\] 0 " "Info: Pin \"BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[2\] 0 " "Info: Pin \"BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[1\] 0 " "Info: Pin \"BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[0\] 0 " "Info: Pin \"BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_OUT\[7\] 0 " "Info: Pin \"JCQ_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_OUT\[6\] 0 " "Info: Pin \"JCQ_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_OUT\[5\] 0 " "Info: Pin \"JCQ_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_OUT\[4\] 0 " "Info: Pin \"JCQ_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_OUT\[3\] 0 " "Info: Pin \"JCQ_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_OUT\[2\] 0 " "Info: Pin \"JCQ_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_OUT\[1\] 0 " "Info: Pin \"JCQ_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_OUT\[0\] 0 " "Info: Pin \"JCQ_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_A\[7\] 0 " "Info: Pin \"JCQ_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_A\[6\] 0 " "Info: Pin \"JCQ_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_A\[5\] 0 " "Info: Pin \"JCQ_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_A\[4\] 0 " "Info: Pin \"JCQ_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_A\[3\] 0 " "Info: Pin \"JCQ_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_A\[2\] 0 " "Info: Pin \"JCQ_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_A\[1\] 0 " "Info: Pin \"JCQ_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_A\[0\] 0 " "Info: Pin \"JCQ_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_B\[7\] 0 " "Info: Pin \"JCQ_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_B\[6\] 0 " "Info: Pin \"JCQ_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_B\[5\] 0 " "Info: Pin \"JCQ_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_B\[4\] 0 " "Info: Pin \"JCQ_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_B\[3\] 0 " "Info: Pin \"JCQ_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_B\[2\] 0 " "Info: Pin \"JCQ_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_B\[1\] 0 " "Info: Pin \"JCQ_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_B\[0\] 0 " "Info: Pin \"JCQ_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_C\[7\] 0 " "Info: Pin \"JCQ_C\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_C\[6\] 0 " "Info: Pin \"JCQ_C\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_C\[5\] 0 " "Info: Pin \"JCQ_C\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_C\[4\] 0 " "Info: Pin \"JCQ_C\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_C\[3\] 0 " "Info: Pin \"JCQ_C\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_C\[2\] 0 " "Info: Pin \"JCQ_C\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_C\[1\] 0 " "Info: Pin \"JCQ_C\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JCQ_C\[0\] 0 " "Info: Pin \"JCQ_C\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_COUNT\[7\] 0 " "Info: Pin \"PC_COUNT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_COUNT\[6\] 0 " "Info: Pin \"PC_COUNT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_COUNT\[5\] 0 " "Info: Pin \"PC_COUNT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_COUNT\[4\] 0 " "Info: Pin \"PC_COUNT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_COUNT\[3\] 0 " "Info: Pin \"PC_COUNT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_COUNT\[2\] 0 " "Info: Pin \"PC_COUNT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_COUNT\[1\] 0 " "Info: Pin \"PC_COUNT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_COUNT\[0\] 0 " "Info: Pin \"PC_COUNT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Info: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 09:37:46 2018 " "Info: Processing ended: Sun Jan 07 09:37:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
