There are provided a gate driver circuit and an operating method thereof. The gate driver circuit includes an output signal generating unit including a plurality of switch devices generating output signals, a selecting circuit unit generating a plurality of control signals according to a set selection state, and a plurality of driving circuit units receiving a reference signal and the plurality of control signals to control the plurality of switch devices, wherein the plurality of switch devices determine a level of the output signal by the plurality of control signal
There is provided a semiconductor package including: a lead frame having an electronic component mounted on one surface thereof; a heat dissipation substrate disposed downwardly of the lead frame; an insulating member disposed upwardly of the electronic component such that the electronic components are electrically connected to one another; a conductive member disposed between the insulating member and the lead frame and electrically connecting the electronic component to the lead frame; and a molded portion hermetically sealing the insulating member and the heat dissipation substrate.
There is provided a semiconductor module capable of being easily manufactured and a manufacturing method thereof, the semiconductor module including a module substrate on which at least one electronic element is mounted, at least one external connection terminal fastened to the module substrate, and a case formed by coupling a first case and a second case, wherein the first case and the second case accommodate the module substrate at both ends of the module substrate and are coupled to each other.
Disclosed herein are a semiconductor device, and a method for manufacturing the semiconductor device. The semiconductor device includes a semiconductor substrate, a base region formed on an upper region of an inside of the semiconductor substrate, at least one gate electrode that penetrates through the base region and has an inverted triangular shape, a gate insulating film formed to enclose an upper portion of the semiconductor substrate and the gate electrode, an inter-layer insulating film formed on an upper portion of the gate electrode and the gate insulating film, an emitter region formed inside the base region and on both sides of the gate electrode, an emitter metal layer formed on an upper portion of the base region and inter-layer insulating film, and a buffer region formed to enclose a lower portion of the gate electrode and to be spaced apart from the base region.
There is provided a power factor correction circuit including: a main switching unit including a first main switch and a second main switch performing a switching operation to regulate a phase difference between a current and a voltage of input power, respectively; a main inductor unit including a first main inductor and a second main inductor accumulating or discharging energy according to a switching operation of each of the first main switch and the second main switch; a snubber switching unit including a first snubber switch and a second snubber switch providing zero-voltage turn-on conditions to the first main switch and the second main switch, respectively; and a controller controlling a switching operation of the main switching unit and the snubber switching unit.