- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.016 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.426 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_float16_llama3/parameterized_adder.v:11:5: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'sum'
                                                                                                                              : ... note: In instance 'param_adder'
   11 |     sum = temp[WIDTH-1:0];
      |     ^~~
                    ... For error description see https://verilator.org/warn/PROCASSWIRE?v=5.025
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_float16_llama3/parameterized_adder.v:12:5: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'carry'
                                                                                                                              : ... note: In instance 'param_adder'
   12 |     carry = temp[WIDTH];
      |     ^~~~~
%Error: Exiting due to 2 error(s)
        ... See the manual at https://verilator.org/verilator_doc.html for more assistance.

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.016 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.414 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_llama3_8b/parameterized_adder.v:5:8: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'sum'
                                                                                                                             : ... note: In instance 'param_adder'
    5 | assign sum = a + b;
      |        ^~~
                    ... For error description see https://verilator.org/warn/PROCASSWIRE?v=5.025
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_llama3_8b/parameterized_adder.v:7:8: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'carry'
                                                                                                                             : ... note: In instance 'param_adder'
    7 | assign carry = a[WIDTH-1] & b[WIDTH-1] | ~a[WIDTH-1] & ~b[WIDTH-1] & a[WIDTH-2] & b[WIDTH-2];
      |        ^~~~~
%Error: Exiting due to 2 error(s)
        ... See the manual at https://verilator.org/verilator_doc.html for more assistance.

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.016 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.422 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/parameterized_adder.v:2:19: Input/output/inout does not appear in port list: 'a'
    2 | input [WIDTH-1:0] a;
      |                   ^
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/parameterized_adder.v:3:19: Input/output/inout does not appear in port list: 'b'
    3 | input [WIDTH-1:0] b;
      |                   ^
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/parameterized_adder.v:4:20: Input/output/inout does not appear in port list: 'sum'
    4 | output [WIDTH-1:0] sum;
      |                    ^~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/parameterized_adder.v:5:8: Input/output/inout does not appear in port list: 'carry'
    5 | output carry;
      |        ^~~~~
%Error: Exiting due to 4 error(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/parameterized_adder.v:7:3: Cannot find file containing module: 'dsp48'
    7 |   dsp48  adder_inst (
      |   ^~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/parameterized_adder.v:7:3: This may be because there's no search path specified with -I<dir>.
    7 |   dsp48  adder_inst (
      |   ^~~~~
        ... Looked in:
             dsp48
             dsp48.v
             dsp48.sv
             obj_dir/dsp48
             obj_dir/dsp48.v
             obj_dir/dsp48.sv
%Error: Exiting due to 2 error(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Warning-MULTIDRIVEN: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:7:16: Bits [0:0] of signal 'carry' have multiple combinational drivers
                                                                                                                                : ... note: In instance 'param_adder'
                      /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:14:39: ... Location of first driver
   14 |                 assign {sum[i],carry} = a[i]+b[i]+carry;
      |                                       ^
                      /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:16:41: ... Location of other driver
   16 |             assign {sum[WIDTH-1],carry} = a[WIDTH-1]+b[WIDTH-1]+carry;
      |                                         ^
                      /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:7:16: ... Only the first driver will be respected
                      ... For warning description see https://verilator.org/warn/MULTIDRIVEN?v=5.025
                      ... Use "/* verilator lint_off MULTIDRIVEN */" and lint_on around source to disable this message.
%Warning-UNOPTFLAT: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:7:16: Signal unoptimizable: Circular combinational logic: 'carry'
    7 |     output reg carry
      |                ^~~~~
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:7:16:      Example path: carry
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:14:39:      Example path: ASSIGNW
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:14:31:      Example path: param_adder.__Vconcswap_1_he66ed6c3__0
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:14:39:      Example path: ASSIGNW
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_qwen2_5_1/parameterized_adder.v:7:16:      Example path: carry
%Error: Exiting due to 2 warning(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int8_llama3_8b/parameterized_adder.v:10:14: syntax error, unexpected '~'
   10 |              ~temp & (a ^ b);
      |              ^
%Error: Exiting due to 1 error(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_llama3_8b/parameterized_adder.v:10:22: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's SEL generates 8 bits.
                                                                                                                         : ... note: In instance 'param_adder'
   10 |         {carry, sum} = temp_sum[WIDTH-1:0];
      |                      ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.025
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_llama3_8b/parameterized_adder.v:14:9: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'temp_sum'
                                                                                                                      : ... note: In instance 'param_adder'
   14 |         temp_sum = a + b;
      |         ^~~~~~~~
%Error: Exiting due to 1 error(s), 1 warning(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_llama3_8b/parameterized_adder.v:8:33: Operator ADD expects 10 bits on the LHS, but LHS's VARREF 'a' generates 8 bits.
                                                                                                                        : ... note: In instance 'param_adder'
    8 |     assign {carry,temp_sum} = a + b;
      |                                 ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.025
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_llama3_8b/parameterized_adder.v:8:33: Operator ADD expects 10 bits on the RHS, but RHS's VARREF 'b' generates 8 bits.
                                                                                                                        : ... note: In instance 'param_adder'
    8 |     assign {carry,temp_sum} = a + b;
      |                                 ^
%Error: Exiting due to 2 warning(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_float16_llama3_8b/parameterized_adder.v:11:5: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'sum'
                                                                                                                          : ... note: In instance 'param_adder'
   11 |     sum = temp[WIDTH-1:0];
      |     ^~~
                    ... For error description see https://verilator.org/warn/PROCASSWIRE?v=5.025
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_float16_llama3_8b/parameterized_adder.v:12:5: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'carry'
                                                                                                                          : ... note: In instance 'param_adder'
   12 |     carry = temp[WIDTH];
      |     ^~~~~
%Error: Exiting due to 2 error(s)
        ... See the manual at https://verilator.org/verilator_doc.html for more assistance.

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_qwen2_5_14b/parameterized_adder.v:12:33: Operator ADD expects 10 bits on the LHS, but LHS's VARREF 'a' generates 8 bits.
                                                                                                                              : ... note: In instance 'param_adder'
   12 |     assign {carry,temp_sum} = a + b;
      |                                 ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.025
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_qwen2_5_14b/parameterized_adder.v:12:33: Operator ADD expects 10 bits on the RHS, but RHS's VARREF 'b' generates 8 bits.
                                                                                                                              : ... note: In instance 'param_adder'
   12 |     assign {carry,temp_sum} = a + b;
      |                                 ^
%Error: Exiting due to 2 warning(s)

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.016 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.414 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/parameterized_adder.v:8:33: Operator ADD expects 10 bits on the LHS, but LHS's VARREF 'a' generates 8 bits.
                                                                                                                           : ... note: In instance 'param_adder'
    8 |     assign {carry,temp_sum} = a + b;
      |                                 ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.025
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/parameterized_adder.v:8:33: Operator ADD expects 10 bits on the RHS, but RHS's VARREF 'b' generates 8 bits.
                                                                                                                           : ... note: In instance 'param_adder'
    8 |     assign {carry,temp_sum} = a + b;
      |                                 ^
%Error: Exiting due to 2 warning(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_gemma2_9b/parameterized_adder.v:6:3: Cannot find file containing module: 'dsp48e1'
    6 |   dsp48e1 #(
      |   ^~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_gemma2_9b/parameterized_adder.v:6:3: This may be because there's no search path specified with -I<dir>.
    6 |   dsp48e1 #(
      |   ^~~~~~~
        ... Looked in:
             dsp48e1
             dsp48e1.v
             dsp48e1.sv
             obj_dir/dsp48e1
             obj_dir/dsp48e1.v
             obj_dir/dsp48e1.sv
%Error: Exiting due to 2 error(s)

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.016 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.410 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Warning-MULTIDRIVEN: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:7:16: Bits [0:0] of signal 'carry' have multiple combinational drivers
                                                                                                                           : ... note: In instance 'param_adder'
                      /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:13:39: ... Location of first driver
   13 |                 assign {sum[i],carry} = a[i]+b[i]+carry;
      |                                       ^
                      /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:15:41: ... Location of other driver
   15 |             assign {sum[WIDTH-1],carry} = a[WIDTH-1]+b[WIDTH-1]+carry;
      |                                         ^
                      /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:7:16: ... Only the first driver will be respected
                      ... For warning description see https://verilator.org/warn/MULTIDRIVEN?v=5.025
                      ... Use "/* verilator lint_off MULTIDRIVEN */" and lint_on around source to disable this message.
%Warning-UNOPTFLAT: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:7:16: Signal unoptimizable: Circular combinational logic: 'carry'
    7 |     output reg carry
      |                ^~~~~
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:7:16:      Example path: carry
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:13:39:      Example path: ASSIGNW
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:13:31:      Example path: param_adder.__Vconcswap_1_h30579db9__0
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:13:39:      Example path: ASSIGNW
                    /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_qwen2_5_14b/parameterized_adder.v:7:16:      Example path: carry
%Error: Exiting due to 2 warning(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_qwen2_5_14b/parameterized_adder.v:15:21: syntax error, unexpected always
   15 |                     always @(a[i] or b[i]) begin
      |                     ^~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_qwen2_5_14b/parameterized_adder.v:22:13: syntax error, unexpected end
   22 |             end
      |             ^~~
%Error: Cannot continue

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/parameterized_adder.v:6:3: Cannot find file containing module: 'dsp48e'
    6 |   dsp48e #(
      |   ^~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/parameterized_adder.v:6:3: This may be because there's no search path specified with -I<dir>.
    6 |   dsp48e #(
      |   ^~~~~~
        ... Looked in:
             dsp48e
             dsp48e.v
             dsp48e.sv
             obj_dir/dsp48e
             obj_dir/dsp48e.v
             obj_dir/dsp48e.sv
%Error: Exiting due to 2 error(s)

