# verilog-full-adder-or-n-bit-adder-verilog
Verilog implementation of a 5-bit full adder using structural modeling and generate block. Includes testbench and simulation waveforms.
