

================================================================
== Vitis HLS Report for 'fftStage_5'
================================================================
* Date:           Mon Nov 28 16:40:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.083 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                                                                                               |                                                                                                                                                              |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                                                            Instance                                                                           |                                                                            Module                                                                            |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_U0  |fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s  |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
        |convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_U0                                                     |convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s                                                     |       34|       34|  0.680 us|  0.680 us|   34|   34|                                        no|
        |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_U0                                                                                       |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s                                                                                       |       66|       68|  1.320 us|  1.360 us|   66|   68|                                        no|
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     495|     330|    -|
|Instance         |        0|     -|     430|    1621|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     925|    1953|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                                                            Instance                                                                           |                                                                            Module                                                                            | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_U0                                                     |convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s                                                     |        0|   0|   10|  453|    0|
    |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_U0                                                                                       |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s                                                                                       |        0|   0|  245|  733|    0|
    |fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_U0  |fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s  |        0|   0|  175|  435|    0|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                                                                                          |                                                                                                                                                              |        0|   0|  430| 1621|    0|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |               Name               | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |fftOutData_local2_V_M_imag_V_0_U  |        0|  99|   0|    -|     8|   27|      216|
    |fftOutData_local2_V_M_imag_V_1_U  |        0|  99|   0|    -|     8|   27|      216|
    |fftOutData_local2_V_M_real_V_0_U  |        0|  99|   0|    -|     8|   27|      216|
    |fftOutData_local2_V_M_real_V_1_U  |        0|  99|   0|    -|     8|   27|      216|
    |fftOutData_local_U                |        0|  99|   0|    -|     8|  128|     1024|
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                             |        0| 495|   0|    0|    40|  236|     1888|
    +----------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|fftOutData_local2_dout          |   in|  128|     ap_fifo|        fftOutData_local2|       pointer|
|fftOutData_local2_empty_n       |   in|    1|     ap_fifo|        fftOutData_local2|       pointer|
|fftOutData_local2_read          |  out|    1|     ap_fifo|        fftOutData_local2|       pointer|
|p_fftOutData_0_0_0_0_0_din      |  out|   27|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_full_n   |   in|    1|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_write    |  out|    1|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_01_din     |  out|   27|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_01_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_01_write   |  out|    1|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_1_0_0_0_din      |  out|   27|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_full_n   |   in|    1|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_write    |  out|    1|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_02_din     |  out|   27|     ap_fifo|  p_fftOutData_0_1_0_0_02|       pointer|
|p_fftOutData_0_1_0_0_02_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_1_0_0_02|       pointer|
|p_fftOutData_0_1_0_0_02_write   |  out|    1|     ap_fifo|  p_fftOutData_0_1_0_0_02|       pointer|
|ap_clk                          |   in|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|               fftStage.5|  return value|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

