

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Thu Aug  8 11:40:19 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        Matrix_Multiplication
    * Solution:       Basic_Solution (Vivado IP Flow Target)
    * Product family: spartan7
    * Target device:  xc7s75-fgga676-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules   |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops   |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul  |  Timing|  -0.09|        9|  90.000|         -|       10|     -|        no|     -|  1 (~0%)|  163 (~0%)|  257 (~0%)|    -|
    | o Row_Col   |       -|   7.30|        7|  70.000|         5|        1|     4|       yes|     -|        -|          -|          -|    -|
    +-------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| a_address0   | out       | 2        |
| a_address1   | out       | 2        |
| a_q0         | in        | 8        |
| a_q1         | in        | 8        |
| b_address0   | out       | 2        |
| b_address1   | out       | 2        |
| b_q0         | in        | 8        |
| b_q1         | in        | 8        |
| res_address0 | out       | 2        |
| res_d0       | out       | 16       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| a        | in        | unsigned char*  |
| b        | in        | unsigned char*  |
| res      | out       | unsigned short* |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| a        | a_address1   | port    | offset   |
| a        | a_ce1        | port    |          |
| a        | a_q1         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| b        | b_address1   | port    | offset   |
| b        | b_ce1        | port    |          |
| b        | b_q1         | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+-----+-----------+---------+
| Name                                | DSP | Pragma | Variable   | Op  | Impl      | Latency |
+-------------------------------------+-----+--------+------------+-----+-----------+---------+
| + matrixmul                         | 1   |        |            |     |           |         |
|   add_ln54_1_fu_147_p2              |     |        | add_ln54_1 | add | fabric    | 0       |
|   add_ln54_fu_159_p2                |     |        | add_ln54   | add | fabric    | 0       |
|   add_ln60_1_fu_266_p2              |     |        | add_ln60_1 | add | fabric    | 0       |
|   mac_muladd_8ns_8ns_16ns_16_4_1_U2 | 1   |        | mul_ln60   | mul | dsp_slice | 3       |
|   mul_8ns_8ns_16_1_1_U1             |     |        | mul_ln60_1 | mul | auto      | 0       |
|   mac_muladd_8ns_8ns_16ns_16_4_1_U2 | 1   |        | add_ln60   | add | dsp_slice | 3       |
|   add_ln56_fu_203_p2                |     |        | add_ln56   | add | fabric    | 0       |
+-------------------------------------+-----+--------+------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

