Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 31 16:45:59 2024
| Host         : 8MP4WT3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file show_clock_timing_summary_routed.rpt -pb show_clock_timing_summary_routed.pb -rpx show_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : show_clock
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.695        0.000                      0                  148        0.153        0.000                      0                  148        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                4.695        0.000                      0                  148        0.153        0.000                      0                  148        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        gclk                        
(none)                      gclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        4.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_AN_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.854ns (17.161%)  route 4.122ns (82.839%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.429     7.005    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.129 f  split0[3]_i_10/O
                         net (fo=1, routed)           0.847     7.976    split0[3]_i_10_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.100 f  split0[3]_i_8/O
                         net (fo=20, routed)          1.188     9.288    D0_AN[1]_i_2_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.150     9.438 r  D0_AN[2]_i_1/O
                         net (fo=2, routed)           0.658    10.096    D0_AN[2]_i_1_n_0
    SLICE_X64Y73         FDRE                                         r  D0_AN_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.823    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  D0_AN_reg[2]_lopt_replica/C
                         clock pessimism              0.257    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.253    14.791    D0_AN_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_min_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.952ns (19.165%)  route 4.015ns (80.835%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.843     7.419    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.543 f  sec_cnt[6]_i_9/O
                         net (fo=2, routed)           0.303     7.847    sec_cnt[6]_i_9_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  bottom_hr[3]_i_9/O
                         net (fo=4, routed)           1.100     9.071    bottom_hr[3]_i_9_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.195 r  top_min[3]_i_5/O
                         net (fo=2, routed)           0.579     9.773    top_min[3]_i_5_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.897 r  top_min[3]_i_1/O
                         net (fo=4, routed)           0.190    10.087    top_min[3]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  top_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.823    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[0]/C
                         clock pessimism              0.257    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X63Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.839    top_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_min_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.952ns (19.165%)  route 4.015ns (80.835%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.843     7.419    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.543 f  sec_cnt[6]_i_9/O
                         net (fo=2, routed)           0.303     7.847    sec_cnt[6]_i_9_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  bottom_hr[3]_i_9/O
                         net (fo=4, routed)           1.100     9.071    bottom_hr[3]_i_9_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.195 r  top_min[3]_i_5/O
                         net (fo=2, routed)           0.579     9.773    top_min[3]_i_5_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.897 r  top_min[3]_i_1/O
                         net (fo=4, routed)           0.190    10.087    top_min[3]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  top_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.823    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[1]/C
                         clock pessimism              0.257    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X63Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.839    top_min_reg[1]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.952ns (19.165%)  route 4.015ns (80.835%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.843     7.419    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.543 f  sec_cnt[6]_i_9/O
                         net (fo=2, routed)           0.303     7.847    sec_cnt[6]_i_9_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  bottom_hr[3]_i_9/O
                         net (fo=4, routed)           1.100     9.071    bottom_hr[3]_i_9_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.195 r  top_min[3]_i_5/O
                         net (fo=2, routed)           0.579     9.773    top_min[3]_i_5_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.897 r  top_min[3]_i_1/O
                         net (fo=4, routed)           0.190    10.087    top_min[3]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  top_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.823    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[2]/C
                         clock pessimism              0.257    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X63Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.839    top_min_reg[2]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.952ns (19.165%)  route 4.015ns (80.835%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.843     7.419    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.543 f  sec_cnt[6]_i_9/O
                         net (fo=2, routed)           0.303     7.847    sec_cnt[6]_i_9_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  bottom_hr[3]_i_9/O
                         net (fo=4, routed)           1.100     9.071    bottom_hr[3]_i_9_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.195 r  top_min[3]_i_5/O
                         net (fo=2, routed)           0.579     9.773    top_min[3]_i_5_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.897 r  top_min[3]_i_1/O
                         net (fo=4, routed)           0.190    10.087    top_min[3]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  top_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.823    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[3]/C
                         clock pessimism              0.257    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X63Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.839    top_min_reg[3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            split0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.182ns (23.118%)  route 3.931ns (76.882%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[19]/Q
                         net (fo=9, routed)           1.429     7.005    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.129 r  split0[3]_i_10/O
                         net (fo=1, routed)           0.847     7.976    split0[3]_i_10_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.100 r  split0[3]_i_8/O
                         net (fo=20, routed)          1.221     9.321    D0_AN[1]_i_2_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I2_O)        0.152     9.473 r  split0[2]_i_2/O
                         net (fo=1, routed)           0.433     9.907    split0[2]_i_2_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.233 r  split0[2]_i_1/O
                         net (fo=1, routed)           0.000    10.233    split0[2]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  split0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.824    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  split0_reg[2]/C
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.031    15.076    split0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bottom_min_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.952ns (19.580%)  route 3.910ns (80.420%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.843     7.419    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.543 f  sec_cnt[6]_i_9/O
                         net (fo=2, routed)           0.303     7.847    sec_cnt[6]_i_9_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  bottom_hr[3]_i_9/O
                         net (fo=4, routed)           1.100     9.071    bottom_hr[3]_i_9_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.195 r  top_min[3]_i_5/O
                         net (fo=2, routed)           0.473     9.668    top_min[3]_i_5_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.792 r  bottom_min[3]_i_1/O
                         net (fo=4, routed)           0.190     9.982    bottom_min[3]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  bottom_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.824    CLK_100MHZ_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  bottom_min_reg[0]/C
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X62Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.840    bottom_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bottom_min_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.952ns (19.580%)  route 3.910ns (80.420%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.843     7.419    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.543 f  sec_cnt[6]_i_9/O
                         net (fo=2, routed)           0.303     7.847    sec_cnt[6]_i_9_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  bottom_hr[3]_i_9/O
                         net (fo=4, routed)           1.100     9.071    bottom_hr[3]_i_9_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.195 r  top_min[3]_i_5/O
                         net (fo=2, routed)           0.473     9.668    top_min[3]_i_5_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.792 r  bottom_min[3]_i_1/O
                         net (fo=4, routed)           0.190     9.982    bottom_min[3]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  bottom_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.824    CLK_100MHZ_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  bottom_min_reg[1]/C
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X62Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.840    bottom_min_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bottom_min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.952ns (19.580%)  route 3.910ns (80.420%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.843     7.419    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.543 f  sec_cnt[6]_i_9/O
                         net (fo=2, routed)           0.303     7.847    sec_cnt[6]_i_9_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  bottom_hr[3]_i_9/O
                         net (fo=4, routed)           1.100     9.071    bottom_hr[3]_i_9_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.195 r  top_min[3]_i_5/O
                         net (fo=2, routed)           0.473     9.668    top_min[3]_i_5_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.792 r  bottom_min[3]_i_1/O
                         net (fo=4, routed)           0.190     9.982    bottom_min[3]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  bottom_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.824    CLK_100MHZ_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  bottom_min_reg[2]/C
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X62Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.840    bottom_min_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bottom_min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.952ns (19.580%)  route 3.910ns (80.420%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     5.120    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[19]/Q
                         net (fo=9, routed)           1.843     7.419    cnt_reg[19]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.543 f  sec_cnt[6]_i_9/O
                         net (fo=2, routed)           0.303     7.847    sec_cnt[6]_i_9_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  bottom_hr[3]_i_9/O
                         net (fo=4, routed)           1.100     9.071    bottom_hr[3]_i_9_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.195 r  top_min[3]_i_5/O
                         net (fo=2, routed)           0.473     9.668    top_min[3]_i_5_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.792 r  bottom_min[3]_i_1/O
                         net (fo=4, routed)           0.190     9.982    bottom_min[3]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  bottom_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.824    CLK_100MHZ_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  bottom_min_reg[3]/C
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X62Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.840    bottom_min_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 min_btn_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bottom_sec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.452    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  min_btn_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  min_btn_buffer_reg/Q
                         net (fo=10, routed)          0.110     1.704    min_btn_buffer
    SLICE_X60Y69         LUT5 (Prop_lut5_I1_O)        0.048     1.752 r  bottom_sec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    bottom_sec[0]_i_1_n_0
    SLICE_X60Y69         FDRE                                         r  bottom_sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.965    CLK_100MHZ_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  bottom_sec_reg[0]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.133     1.598    bottom_sec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 top_sec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            split1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.290%)  route 0.150ns (44.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.451    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  top_sec_reg[1]/Q
                         net (fo=5, routed)           0.150     1.743    top_sec_reg_n_0_[1]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  split1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    split1[1]_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  split1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     1.964    CLK_100MHZ_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  split1_reg[1]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.092     1.557    split1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 top_min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_min_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.229ns (66.582%)  route 0.115ns (33.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.449    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.128     1.577 r  top_min_reg[2]/Q
                         net (fo=5, routed)           0.115     1.692    top_min_reg_n_0_[2]
    SLICE_X63Y73         LUT5 (Prop_lut5_I3_O)        0.101     1.793 r  top_min[3]_i_2/O
                         net (fo=1, routed)           0.000     1.793    top_min[3]_i_2_n_0
    SLICE_X63Y73         FDRE                                         r  top_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.848     1.962    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[3]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.105     1.554    top_min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 min_btn_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ms_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.687%)  route 0.188ns (50.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.452    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  min_btn_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  min_btn_buffer_reg/Q
                         net (fo=10, routed)          0.188     1.782    min_btn_buffer
    SLICE_X60Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  top_ms[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    top_ms[0]_i_1_n_0
    SLICE_X60Y70         FDRE                                         r  top_ms_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     1.964    CLK_100MHZ_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  top_ms_reg[0]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.121     1.586    top_ms_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 top_min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_min_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.192ns (55.123%)  route 0.156ns (44.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.449    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  top_min_reg[3]/Q
                         net (fo=5, routed)           0.156     1.747    top_min_reg_n_0_[3]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.051     1.798 r  top_min[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    top_min[2]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  top_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.848     1.962    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[2]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.107     1.556    top_min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 bottom_ms_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bottom_ms_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.010%)  route 0.174ns (47.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.582     1.450    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  bottom_ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  bottom_ms_reg[0]/Q
                         net (fo=7, routed)           0.174     1.766    bottom_ms[0]
    SLICE_X61Y71         LUT5 (Prop_lut5_I2_O)        0.048     1.814 r  bottom_ms[3]_i_2/O
                         net (fo=1, routed)           0.000     1.814    bottom_ms[3]_i_2_n_0
    SLICE_X61Y71         FDRE                                         r  bottom_ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     1.963    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  bottom_ms_reg[3]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.107     1.571    bottom_ms_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sec_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.441%)  route 0.207ns (52.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.582     1.450    CLK_100MHZ_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  sec_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  sec_cnt_reg[2]/Q
                         net (fo=6, routed)           0.207     1.799    sec_cnt_reg_n_0_[2]
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.046     1.845 r  sec_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    sec_cnt[4]
    SLICE_X60Y78         FDRE                                         r  sec_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     1.963    CLK_100MHZ_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  sec_cnt_reg[4]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.131     1.595    sec_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sec_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_off_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.516%)  route 0.168ns (47.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.582     1.450    CLK_100MHZ_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  sec_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  sec_cnt_reg[6]/Q
                         net (fo=4, routed)           0.168     1.760    sec_cnt_reg_n_0_[6]
    SLICE_X58Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.805 r  on_off_i_1/O
                         net (fo=1, routed)           0.000     1.805    on_off_i_1_n_0
    SLICE_X58Y78         FDRE                                         r  on_off_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     1.963    CLK_100MHZ_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  on_off_reg/C
                         clock pessimism             -0.500     1.463    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.091     1.554    on_off_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 top_min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_min_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.449    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  top_min_reg[3]/Q
                         net (fo=5, routed)           0.156     1.747    top_min_reg_n_0_[3]
    SLICE_X63Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  top_min[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    top_min[1]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  top_min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.848     1.962    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  top_min_reg[1]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.092     1.541    top_min_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bottom_hr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_hr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.364%)  route 0.199ns (51.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.451    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  bottom_hr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  bottom_hr_reg[1]/Q
                         net (fo=9, routed)           0.199     1.791    bottom_hr_reg_n_0_[1]
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.836 r  top_hr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    top_hr[0]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  top_hr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.965    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  top_hr_reg[0]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.120     1.585    top_hr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y73   D0_AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y70   D0_AN_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y72   D0_AN_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y72   D0_AN_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   D0_AN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   D0_AN_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y70   D0_AN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   D0_AN_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y82   RGB0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   D0_AN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   D0_AN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   D0_AN_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   D0_AN_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   D0_AN_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   D0_AN_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   D0_AN_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   D0_AN_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   D0_AN_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   D0_AN_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   D0_AN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   D0_AN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   D0_AN_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   D0_AN_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   D0_AN_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   D0_AN_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   D0_AN_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72   D0_AN_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   D0_AN_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   D0_AN_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.459ns  (logic 4.845ns (46.319%)  route 5.615ns (53.681%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          5.615     6.940    LED_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         3.519    10.459 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.459    LED[0]
    C13                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.545ns  (logic 4.860ns (50.914%)  route 4.685ns (49.086%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           4.685     6.025    LED_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         3.520     9.545 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.545    LED[15]
    G17                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 4.862ns (51.793%)  route 4.526ns (48.207%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.333     1.333 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.526     5.858    LED_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         3.530     9.388 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.388    LED[12]
    C18                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 4.872ns (52.030%)  route 4.492ns (47.970%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           4.492     5.817    LED_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         3.548     9.364 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.364    LED[4]
    D16                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 4.845ns (51.905%)  route 4.489ns (48.095%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           4.489     5.817    LED_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         3.517     9.335 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.335    LED[2]
    D14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 4.864ns (52.332%)  route 4.430ns (47.668%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           4.430     5.770    LED_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         3.524     9.294 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.294    LED[13]
    D18                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 4.841ns (52.794%)  route 4.328ns (47.206%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           4.328     5.655    LED_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         3.514     9.169 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.169    LED[1]
    C14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.857ns (53.428%)  route 4.234ns (46.572%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           4.234     5.559    LED_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         3.532     9.091 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.091    LED[6]
    E17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 4.885ns (54.010%)  route 4.159ns (45.990%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    B2                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.159     5.498    LED_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         3.546     9.044 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.044    LED[8]
    C17                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.028ns  (logic 4.892ns (54.181%)  route 4.137ns (45.819%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    A4                   IBUF (Prop_ibuf_I_O)         1.348     1.348 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.137     5.484    LED_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         3.544     9.028 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.028    LED[9]
    B18                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.022ns  (logic 1.668ns (55.179%)  route 1.355ns (44.821%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           1.355     1.775    LED_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.022 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.022    LED[11]
    B17                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.649ns (53.464%)  route 1.436ns (46.536%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           1.436     1.862    LED_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     3.085 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.085    LED[5]
    F18                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.111ns  (logic 1.619ns (52.031%)  route 1.492ns (47.969%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           1.492     1.896    LED_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.111 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.111    LED[1]
    C14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.669ns (53.229%)  route 1.467ns (46.771%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           1.467     1.891    LED_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.136 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.136    LED[9]
    B18                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.662ns (52.911%)  route 1.479ns (47.089%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           1.479     1.895    LED_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.142 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.142    LED[8]
    C17                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.660ns (52.718%)  route 1.488ns (47.282%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.488     1.901    LED_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.148 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    LED[7]
    D17                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.673ns (53.089%)  route 1.478ns (46.911%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.478     1.903    LED_OBUF[10]
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.151 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.151    LED[10]
    A17                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.646ns (52.242%)  route 1.505ns (47.758%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           1.505     1.927    LED_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         1.224     3.151 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.151    LED[14]
    E18                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.169ns  (logic 1.652ns (52.139%)  route 1.517ns (47.861%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           1.517     1.944    LED_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.169 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.169    LED[3]
    D15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.635ns (50.825%)  route 1.582ns (49.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.582     1.984    LED_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.217 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.217    LED[6]
    E17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gclk
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 4.008ns (44.720%)  route 4.954ns (55.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.616     5.124    CLK_100MHZ_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  RGB0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  RGB0_reg[0]/Q
                         net (fo=1, routed)           4.954    10.534    RGB0_OBUF[0]
    C9                   OBUF (Prop_obuf_I_O)         3.552    14.085 r  RGB0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.085    RGB0[0]
    C9                                                                r  RGB0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 4.005ns (45.131%)  route 4.869ns (54.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.616     5.124    CLK_100MHZ_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  RGB1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  RGB1_reg[1]/Q
                         net (fo=1, routed)           4.869    10.449    RGB1_OBUF[1]
    C10                  OBUF (Prop_obuf_I_O)         3.549    13.997 r  RGB1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.997    RGB1[1]
    C10                                                               r  RGB1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 4.002ns (46.174%)  route 4.666ns (53.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.616     5.124    CLK_100MHZ_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  RGB0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  RGB0_reg[1]/Q
                         net (fo=1, routed)           4.666    10.246    RGB0_OBUF[1]
    A9                   OBUF (Prop_obuf_I_O)         3.546    13.792 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.792    RGB0[1]
    A9                                                                r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.651ns  (logic 4.011ns (46.357%)  route 4.641ns (53.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.616     5.124    CLK_100MHZ_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  RGB1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  RGB1_reg[2]/Q
                         net (fo=1, routed)           4.641    10.221    RGB1_OBUF[2]
    B11                  OBUF (Prop_obuf_I_O)         3.555    13.775 r  RGB1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.775    RGB1[2]
    B11                                                               r  RGB1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 4.009ns (46.579%)  route 4.598ns (53.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.616     5.124    CLK_100MHZ_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  RGB1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  RGB1_reg[0]/Q
                         net (fo=1, routed)           4.598    10.178    RGB1_OBUF[0]
    A11                  OBUF (Prop_obuf_I_O)         3.553    13.731 r  RGB1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.731    RGB1[0]
    A11                                                               r  RGB1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 3.998ns (47.646%)  route 4.394ns (52.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.616     5.124    CLK_100MHZ_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  RGB0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  RGB0_reg[2]/Q
                         net (fo=1, routed)           4.394     9.973    RGB0_OBUF[2]
    A10                  OBUF (Prop_obuf_I_O)         3.542    13.516 r  RGB0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.516    RGB0[2]
    A10                                                               r  RGB0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 split0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 3.748ns (52.445%)  route 3.398ns (47.555%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.609     5.117    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  split0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  split0_reg[2]/Q
                         net (fo=7, routed)           1.191     6.764    top_display/Q[2]
    SLICE_X64Y80         LUT4 (Prop_lut4_I3_O)        0.152     6.916 r  top_display/D0_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.207     9.123    D0_SEG_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.140    12.263 r  D0_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.263    D0_SEG[4]
    D7                                                                r  D0_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 split0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 3.480ns (49.131%)  route 3.603ns (50.869%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.609     5.117    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  split0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  split0_reg[1]/Q
                         net (fo=7, routed)           1.546     7.119    top_display/Q[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     7.243 r  top_display/D0_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.057     9.300    D0_SEG_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    12.199 r  D0_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.199    D0_SEG[0]
    E6                                                                r  D0_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 split0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 3.727ns (53.323%)  route 3.263ns (46.677%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.609     5.117    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  split0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  split0_reg[1]/Q
                         net (fo=7, routed)           1.546     7.119    top_display/Q[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.150     7.269 r  top_display/D0_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.986    D0_SEG_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.121    12.107 r  D0_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.107    D0_SEG[1]
    B4                                                                r  D0_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 split0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 3.721ns (54.485%)  route 3.108ns (45.515%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.609     5.117    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  split0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  split0_reg[2]/Q
                         net (fo=7, routed)           1.194     6.767    top_display/Q[2]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.153     6.920 r  top_display/D0_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.914     8.834    D0_SEG_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.112    11.946 r  D0_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.946    D0_SEG[5]
    D6                                                                r  D0_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D0_AN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 1.318ns (79.860%)  route 0.332ns (20.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.449    CLK_100MHZ_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  D0_AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  D0_AN_reg[0]/Q
                         net (fo=1, routed)           0.332     1.923    D1_AN_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     3.099 r  D1_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.099    D1_AN[0]
    E4                                                                r  D1_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0_AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.326ns (77.730%)  route 0.380ns (22.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.451    CLK_100MHZ_IBUF_BUFG
    SLICE_X65Y72         FDSE                                         r  D0_AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDSE (Prop_fdse_C_Q)         0.141     1.592 r  D0_AN_reg[1]/Q
                         net (fo=1, routed)           0.380     1.972    D1_AN_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.157 r  D1_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.157    D1_AN[1]
    E3                                                                r  D1_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec1_reg/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.287ns (72.712%)  route 0.483ns (27.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.452    CLK_100MHZ_IBUF_BUFG
    SLICE_X65Y70         FDSE                                         r  dec1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDSE (Prop_fdse_C_Q)         0.141     1.593 r  dec1_reg/Q
                         net (fo=1, routed)           0.483     2.076    D1_SEG_OBUF[7]
    J4                   OBUF (Prop_obuf_I_O)         1.146     3.222 r  D1_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.222    D1_SEG[7]
    J4                                                                r  D1_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0_AN_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.339ns (73.692%)  route 0.478ns (26.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.449    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  D0_AN_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  D0_AN_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.478     2.092    D0_AN_reg[2]_lopt_replica_1
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.267 r  D0_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.267    D0_AN[2]
    C3                                                                r  D0_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0_AN_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.344ns (73.822%)  route 0.477ns (26.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.449    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  D0_AN_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  D0_AN_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.477     2.090    D0_AN_reg[3]_lopt_replica_1
    B3                   OBUF (Prop_obuf_I_O)         1.180     3.270 r  D0_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.270    D0_AN[3]
    B3                                                                r  D0_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0_AN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.365ns (74.799%)  route 0.460ns (25.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.449    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  D0_AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.148     1.597 r  D0_AN_reg[2]/Q
                         net (fo=1, routed)           0.460     2.057    D1_AN_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.217     3.275 r  D1_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.275    D1_AN[2]
    F5                                                                r  D1_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0_AN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.328ns (72.130%)  route 0.513ns (27.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.452    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  D0_AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  D0_AN_reg[3]/Q
                         net (fo=1, routed)           0.513     2.129    D1_AN_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.164     3.293 r  D1_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.293    D1_AN[3]
    H5                                                                r  D1_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0_AN_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.306ns (68.553%)  route 0.599ns (31.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.451    CLK_100MHZ_IBUF_BUFG
    SLICE_X65Y72         FDSE                                         r  D0_AN_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDSE (Prop_fdse_C_Q)         0.141     1.592 r  D0_AN_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.599     2.191    D0_AN_reg[1]_lopt_replica_1
    H6                   OBUF (Prop_obuf_I_O)         1.165     3.356 r  D0_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.356    D0_AN[1]
    H6                                                                r  D0_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0_AN_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.335ns (69.799%)  route 0.578ns (30.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.452    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  D0_AN_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  D0_AN_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.578     2.194    D0_AN_reg[0]_lopt_replica_1
    G6                   OBUF (Prop_obuf_I_O)         1.171     3.365 r  D0_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.365    D0_AN[0]
    G6                                                                r  D0_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec0_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.315ns (67.234%)  route 0.641ns (32.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.580     1.448    CLK_100MHZ_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  dec0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  dec0_reg/Q
                         net (fo=1, routed)           0.641     2.230    D0_SEG_OBUF[7]
    B5                   OBUF (Prop_obuf_I_O)         1.174     3.404 r  D0_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.404    D0_SEG[7]
    B5                                                                r  D0_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gclk

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            top_hr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.331ns  (logic 1.930ns (30.490%)  route 4.401ns (69.510%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.095     3.420    LED_OBUF[0]
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     3.544 r  bottom_hr[3]_i_6/O
                         net (fo=4, routed)           0.821     4.365    bottom_hr[3]_i_6_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I0_O)        0.154     4.519 r  top_hr[3]_i_4/O
                         net (fo=5, routed)           0.869     5.388    top_hr[3]_i_4_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327     5.715 r  top_hr[3]_i_1/O
                         net (fo=4, routed)           0.616     6.331    top_hr[3]_i_1_n_0
    SLICE_X62Y71         FDRE                                         r  top_hr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  top_hr_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            top_hr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.331ns  (logic 1.930ns (30.490%)  route 4.401ns (69.510%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.095     3.420    LED_OBUF[0]
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     3.544 r  bottom_hr[3]_i_6/O
                         net (fo=4, routed)           0.821     4.365    bottom_hr[3]_i_6_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I0_O)        0.154     4.519 r  top_hr[3]_i_4/O
                         net (fo=5, routed)           0.869     5.388    top_hr[3]_i_4_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327     5.715 r  top_hr[3]_i_1/O
                         net (fo=4, routed)           0.616     6.331    top_hr[3]_i_1_n_0
    SLICE_X62Y71         FDRE                                         r  top_hr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  top_hr_reg[3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            top_sec_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.325ns  (logic 2.152ns (34.033%)  route 4.172ns (65.967%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  BTN_IBUF[0]_inst/O
                         net (fo=9, routed)           2.247     3.563    BTN_IBUF[0]
    SLICE_X61Y70         LUT4 (Prop_lut4_I1_O)        0.152     3.715 r  top_sec[3]_i_4/O
                         net (fo=17, routed)          0.885     4.600    top_sec[3]_i_4_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I0_O)        0.356     4.956 f  top_sec[3]_i_3/O
                         net (fo=1, routed)           0.661     5.618    top_sec[3]_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.328     5.946 r  top_sec[3]_i_1/O
                         net (fo=4, routed)           0.379     6.325    top_sec[3]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            top_sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.325ns  (logic 2.152ns (34.033%)  route 4.172ns (65.967%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  BTN_IBUF[0]_inst/O
                         net (fo=9, routed)           2.247     3.563    BTN_IBUF[0]
    SLICE_X61Y70         LUT4 (Prop_lut4_I1_O)        0.152     3.715 r  top_sec[3]_i_4/O
                         net (fo=17, routed)          0.885     4.600    top_sec[3]_i_4_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I0_O)        0.356     4.956 f  top_sec[3]_i_3/O
                         net (fo=1, routed)           0.661     5.618    top_sec[3]_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.328     5.946 r  top_sec[3]_i_1/O
                         net (fo=4, routed)           0.379     6.325    top_sec[3]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            top_sec_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.325ns  (logic 2.152ns (34.033%)  route 4.172ns (65.967%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  BTN_IBUF[0]_inst/O
                         net (fo=9, routed)           2.247     3.563    BTN_IBUF[0]
    SLICE_X61Y70         LUT4 (Prop_lut4_I1_O)        0.152     3.715 r  top_sec[3]_i_4/O
                         net (fo=17, routed)          0.885     4.600    top_sec[3]_i_4_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I0_O)        0.356     4.956 f  top_sec[3]_i_3/O
                         net (fo=1, routed)           0.661     5.618    top_sec[3]_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.328     5.946 r  top_sec[3]_i_1/O
                         net (fo=4, routed)           0.379     6.325    top_sec[3]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            top_sec_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.325ns  (logic 2.152ns (34.033%)  route 4.172ns (65.967%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  BTN_IBUF[0]_inst/O
                         net (fo=9, routed)           2.247     3.563    BTN_IBUF[0]
    SLICE_X61Y70         LUT4 (Prop_lut4_I1_O)        0.152     3.715 r  top_sec[3]_i_4/O
                         net (fo=17, routed)          0.885     4.600    top_sec[3]_i_4_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I0_O)        0.356     4.956 f  top_sec[3]_i_3/O
                         net (fo=1, routed)           0.661     5.618    top_sec[3]_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.328     5.946 r  top_sec[3]_i_1/O
                         net (fo=4, routed)           0.379     6.325    top_sec[3]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  top_sec_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            top_hr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.930ns (31.615%)  route 4.176ns (68.385%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.095     3.420    LED_OBUF[0]
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     3.544 r  bottom_hr[3]_i_6/O
                         net (fo=4, routed)           0.821     4.365    bottom_hr[3]_i_6_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I0_O)        0.154     4.519 r  top_hr[3]_i_4/O
                         net (fo=5, routed)           0.869     5.388    top_hr[3]_i_4_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327     5.715 r  top_hr[3]_i_1/O
                         net (fo=4, routed)           0.391     6.106    top_hr[3]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  top_hr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  top_hr_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            top_hr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.930ns (31.615%)  route 4.176ns (68.385%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.095     3.420    LED_OBUF[0]
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     3.544 r  bottom_hr[3]_i_6/O
                         net (fo=4, routed)           0.821     4.365    bottom_hr[3]_i_6_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I0_O)        0.154     4.519 r  top_hr[3]_i_4/O
                         net (fo=5, routed)           0.869     5.388    top_hr[3]_i_4_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327     5.715 r  top_hr[3]_i_1/O
                         net (fo=4, routed)           0.391     6.106    top_hr[3]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  top_hr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  top_hr_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            bottom_hr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.914ns  (logic 2.054ns (34.736%)  route 3.860ns (65.264%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.095     3.420    LED_OBUF[0]
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     3.544 r  bottom_hr[3]_i_6/O
                         net (fo=4, routed)           0.821     4.365    bottom_hr[3]_i_6_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I0_O)        0.154     4.519 r  top_hr[3]_i_4/O
                         net (fo=5, routed)           0.459     4.978    top_hr[3]_i_4_n_0
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.327     5.305 r  bottom_hr[3]_i_5/O
                         net (fo=2, routed)           0.486     5.790    bottom_hr[3]_i_5_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.914 r  bottom_hr[3]_i_2/O
                         net (fo=1, routed)           0.000     5.914    p_1_in[3]
    SLICE_X65Y71         FDRE                                         r  bottom_hr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  bottom_hr_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            top_hr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.736ns  (logic 2.054ns (35.816%)  route 3.681ns (64.184%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.095     3.420    LED_OBUF[0]
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     3.544 r  bottom_hr[3]_i_6/O
                         net (fo=4, routed)           0.821     4.365    bottom_hr[3]_i_6_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I0_O)        0.154     4.519 r  top_hr[3]_i_4/O
                         net (fo=5, routed)           0.459     4.978    top_hr[3]_i_4_n_0
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.327     5.305 r  bottom_hr[3]_i_5/O
                         net (fo=2, routed)           0.307     5.612    bottom_hr[3]_i_5_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.736 r  top_hr[0]_i_1/O
                         net (fo=1, routed)           0.000     5.736    top_hr[0]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  top_hr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497     4.826    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  top_hr_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            RGB0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.402ns (42.396%)  route 0.546ns (57.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.546     0.947    LED_OBUF[4]
    SLICE_X59Y82         FDRE                                         r  RGB0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.967    CLK_100MHZ_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  RGB0_reg[1]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            hr_btn_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.447ns (47.164%)  route 0.501ns (52.836%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    G2                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  BTN_IBUF[2]_inst/O
                         net (fo=4, routed)           0.501     0.903    BTN_IBUF[2]
    SLICE_X64Y69         LUT4 (Prop_lut4_I1_O)        0.045     0.948 r  hr_btn_buffer_i_1/O
                         net (fo=1, routed)           0.000     0.948    hr_btn_buffer_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  hr_btn_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.853     1.967    CLK_100MHZ_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  hr_btn_buffer_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            RGB0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.427ns (41.906%)  route 0.592ns (58.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.592     1.019    LED_OBUF[3]
    SLICE_X59Y82         FDRE                                         r  RGB0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.967    CLK_100MHZ_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  RGB0_reg[0]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            min_btn_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.444ns (43.245%)  route 0.582ns (56.755%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  BTN_IBUF[1]_inst/O
                         net (fo=10, routed)          0.582     0.981    BTN_IBUF[1]
    SLICE_X61Y69         LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  min_btn_buffer_i_1/O
                         net (fo=1, routed)           0.000     1.026    min_btn_buffer_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  min_btn_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.965    CLK_100MHZ_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  min_btn_buffer_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            RGB1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.404ns (36.605%)  route 0.699ns (63.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           0.699     1.103    LED_OBUF[1]
    SLICE_X58Y82         FDRE                                         r  RGB1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.967    CLK_100MHZ_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  RGB1_reg[1]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            bottom_sec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.442ns (39.972%)  route 0.663ns (60.028%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 f  BTN_IBUF[1]_inst/O
                         net (fo=10, routed)          0.663     1.062    BTN_IBUF[1]
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.043     1.105 r  bottom_sec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.105    bottom_sec[0]_i_1_n_0
    SLICE_X60Y69         FDRE                                         r  bottom_sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.965    CLK_100MHZ_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  bottom_sec_reg[0]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            RGB0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.426ns (37.476%)  route 0.711ns (62.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.711     1.137    LED_OBUF[5]
    SLICE_X58Y82         FDRE                                         r  RGB0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.967    CLK_100MHZ_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  RGB0_reg[2]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            RGB1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.405ns (35.121%)  route 0.748ns (64.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           0.748     1.152    LED_OBUF[2]
    SLICE_X58Y82         FDRE                                         r  RGB1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.967    CLK_100MHZ_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  RGB1_reg[2]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            bottom_hr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.439ns (37.109%)  route 0.745ns (62.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  BTN_IBUF[3]_inst/O
                         net (fo=4, routed)           0.634     1.028    BTN_IBUF[3]
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  bottom_hr[3]_i_1/O
                         net (fo=4, routed)           0.110     1.184    bottom_hr[3]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  bottom_hr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.965    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  bottom_hr_reg[1]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            bottom_hr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.439ns (37.109%)  route 0.745ns (62.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  BTN_IBUF[3]_inst/O
                         net (fo=4, routed)           0.634     1.028    BTN_IBUF[3]
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  bottom_hr[3]_i_1/O
                         net (fo=4, routed)           0.110     1.184    bottom_hr[3]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  bottom_hr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.965    CLK_100MHZ_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  bottom_hr_reg[2]/C





