

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Fri Jan  3 00:34:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab6_2
* Solution:       solution1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.900|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    39|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    48|    -|
|Register         |        -|      -|    101|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|    101|    87|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |add_ln8_fu_55_p2  |     +    |      0|  0|  39|          32|          32|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  39|          32|          32|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |d_address  |  15|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  48|          9|   33|        102|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |acc                 |  32|   0|   32|          0|
    |add_ln8_reg_77      |  32|   0|   32|          0|
    |ap_CS_fsm           |   5|   0|    5|          0|
    |d_addr_read_reg_72  |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 101|   0|  101|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      foo     | return value |
|d_req_din      | out |    1|   ap_bus   |       d      |    pointer   |
|d_req_full_n   |  in |    1|   ap_bus   |       d      |    pointer   |
|d_req_write    | out |    1|   ap_bus   |       d      |    pointer   |
|d_rsp_empty_n  |  in |    1|   ap_bus   |       d      |    pointer   |
|d_rsp_read     | out |    1|   ap_bus   |       d      |    pointer   |
|d_address      | out |   32|   ap_bus   |       d      |    pointer   |
|d_datain       |  in |   32|   ap_bus   |       d      |    pointer   |
|d_dataout      | out |   32|   ap_bus   |       d      |    pointer   |
|d_size         | out |   32|   ap_bus   |       d      |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_addr = getelementptr inbounds i32* %d, i64 undef" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:8]   --->   Operation 6 'getelementptr' 'd_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (9.90ns)   --->   "%d_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %d_addr, i32 1) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:8]   --->   Operation 7 'readreq' 'd_load_req' <Predicate = true> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 2 <SV = 1> <Delay = 9.90>
ST_2 : Operation 8 [1/2] (9.90ns)   --->   "%d_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %d_addr, i32 1) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:8]   --->   Operation 8 'readreq' 'd_load_req' <Predicate = true> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 3 <SV = 2> <Delay = 9.90>
ST_3 : Operation 9 [1/1] (9.90ns)   --->   "%d_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %d_addr) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:8]   --->   Operation 9 'read' 'd_addr_read' <Predicate = true> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%acc_load = load i32* @acc, align 4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:8]   --->   Operation 10 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (2.70ns)   --->   "%add_ln8 = add nsw i32 %acc_load, %d_addr_read" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:8]   --->   Operation 11 'add' 'add_ln8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "store i32 %add_ln8, i32* @acc, align 4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:8]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.90>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %d) nounwind, !map !7"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %d, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:5]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (9.90ns)   --->   "%d_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %d_addr, i32 1) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:9]   --->   Operation 16 'writereq' 'd_addr_req' <Predicate = true> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 17 [1/1] (9.90ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %d_addr, i32 %add_ln8) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:9]   --->   Operation 17 'write' <Predicate = true> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2/lab6_2_main.c:11]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_addr            (getelementptr) [ 001111]
d_load_req        (readreq      ) [ 000000]
d_addr_read       (read         ) [ 000010]
acc_load          (load         ) [ 000000]
add_ln8           (add          ) [ 000001]
store_ln8         (store        ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
spectopmodule_ln0 (spectopmodule) [ 000000]
specinterface_ln5 (specinterface) [ 000000]
d_addr_req        (writereq     ) [ 000000]
write_ln9         (write        ) [ 000000]
ret_ln11          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="grp_write_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="32" slack="0"/>
<pin id="34" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="d_load_req/1 d_addr_req/5 write_ln9/5 "/>
</bind>
</comp>

<comp id="37" class="1004" name="d_addr_read_read_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="2"/>
<pin id="40" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_addr_read/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="d_addr_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="acc_load_load_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="add_ln8_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="1"/>
<pin id="58" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln8_store_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/4 "/>
</bind>
</comp>

<comp id="66" class="1005" name="d_addr_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="1"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="72" class="1005" name="d_addr_read_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_read "/>
</bind>
</comp>

<comp id="77" class="1005" name="add_ln8_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="42"><net_src comp="26" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="43"><net_src comp="28" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="50"><net_src comp="44" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="59"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="64"><net_src comp="55" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="44" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="71"><net_src comp="66" pin="1"/><net_sink comp="37" pin=1"/></net>

<net id="75"><net_src comp="37" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="80"><net_src comp="55" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="30" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d | {5 }
	Port: acc | {4 }
 - Input state : 
	Port: foo : d | {1 2 3 }
	Port: foo : acc | {4 }
  - Chain level:
	State 1
		d_load_req : 1
	State 2
	State 3
	State 4
		add_ln8 : 1
		store_ln8 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |      add_ln8_fu_55     |    0    |    39   |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_30    |    0    |    0    |
|----------|------------------------|---------|---------|
|   read   | d_addr_read_read_fu_37 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    39   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  add_ln8_reg_77  |   32   |
|d_addr_read_reg_72|   32   |
|   d_addr_reg_66  |   32   |
+------------------+--------+
|       Total      |   96   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_30 |  p0  |   3  |   1  |    3   |
| grp_write_fu_30 |  p1  |   2  |  32  |   64   ||    9    |
| grp_write_fu_30 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   131  || 5.03675 ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   18   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   96   |   57   |
+-----------+--------+--------+--------+
