IS_FPGA_MAXIMUS_DC,FUNC_0
dcn10_hw_sequencer_construct,FUNC_1
dcn20_apply_ctx_for_surface,VAR_0
dcn20_blank_pixel_data,VAR_1
dcn20_disable_plane,VAR_2
dcn20_disable_stream,VAR_3
dcn20_disable_stream_gating,VAR_4
dcn20_disable_vga,VAR_5
dcn20_disable_writeback,VAR_6
dcn20_dmdata_status_done,VAR_7
dcn20_dpp_pg_control,VAR_8
dcn20_dsc_pg_control,VAR_9
dcn20_enable_power_gating_plane,VAR_10
dcn20_enable_stream,VAR_11
dcn20_enable_stream_gating,VAR_12
dcn20_enable_stream_timing,VAR_13
dcn20_enable_writeback,VAR_14
dcn20_fpga_init_hw,VAR_15
dcn20_hubp_pg_control,VAR_16
dcn20_init_blank,VAR_17
dcn20_init_sys_ctx,VAR_18
dcn20_init_vm_ctx,VAR_19
dcn20_optimize_bandwidth,VAR_20
dcn20_pipe_control_lock,VAR_21
dcn20_pipe_control_lock_global,VAR_22
dcn20_plane_atomic_disable,VAR_23
dcn20_prepare_bandwidth,VAR_24
dcn20_program_dmdata_engine,VAR_25
dcn20_program_output_csc,VAR_26
dcn20_program_tripleBuffer,VAR_27
dcn20_reset_hw_ctx_wrap,VAR_28
dcn20_set_flip_control_gsl,VAR_29
dcn20_set_input_transfer_func,VAR_30
dcn20_set_output_transfer_func,VAR_31
dcn20_setup_vupdate_interrupt,VAR_32
dcn20_unblank_stream,VAR_33
dcn20_update_bandwidth,VAR_34
dcn20_update_mpcc,VAR_35
dcn20_update_odm,VAR_36
dcn20_update_plane_addr,VAR_37
dcn20_hw_sequencer_construct,FUNC_2
dc,VAR_38
