Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vega/software/xininx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot cfg_tb_top_func_synth xil_defaultlib.cfg_tb_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-9565] expression has 4 elements; formal 'switchnum' expects 3 [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sim_1/new/tb_main.v:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_top in library work failed.
