network-interconnect-tester-cores (0.18) stable; urgency=medium

  * cores/rtclock: Added rtclock support for 1s pps synchronization
  * systems/spark: Connected ls_mezz_int0 to rtclock_0/pps

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Mon, 01 Mar 2021 14:24:21 +0100

network-interconnect-tester-cores (0.17) stable; urgency=medium

  * systems/spark: Added xilinx:axi_intc core to pl_ps_irq1 so that >8 interrupts can be handled.

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Fri, 26 Feb 2021 22:21:12 +0100

network-interconnect-tester-cores (0.16) stable; urgency=medium

  * Updated traffic-generator-gmii testframe-type option according to draft-vassilev-bmwg-network-interconnect-tester-05

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Mon, 22 Feb 2021 16:08:21 +0100

network-interconnect-tester-cores (0.15) stable; urgency=medium

  * Implemented burst mode

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Wed, 03 Feb 2021 11:07:32 +0100

network-interconnect-tester-cores (0.14) stable; urgency=medium

  * Fixed bug in block ram frame data buffer interface to AXI Lite causing data corruption
  * Fixed bug in latency registers not being updated

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Sat, 16 Jan 2021 14:16:11 +0100

network-interconnect-tester-cores (0.13) stable; urgency=medium

  * Added dynamic testframe mode generated with 64 bit sequence number and PTP timestamp used for latency calculation

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Mon, 11 Jan 2021 12:41:03 +0100

network-interconnect-tester-cores (0.12) stable; urgency=medium

  * Fixed bug in the frame payload buffer implementation
  * cores/analyzer: preamble is no longer included in the octets statistics added bad_preamble_{pkts,octets} and octets_total counters
  * lib/sw: Added loopback tool for configuration of local loopback using pcs/pma core mdio access
  * lib/sw: Added wrapper scripts for systems using multiplexed generator and analyzer cores

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Fri, 01 Jan 2021 21:32:05 +0100

network-interconnect-tester-cores (0.11) stable; urgency=medium

  * system/spark: Added gmii_mux instance to the design forwarding traffic from any of the interfaces to the traffic analyzer core
  * cores/gmii_mux: Increased available inputs from 5 to 6

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Sat, 19 Dec 2020 22:42:38 +0100

network-interconnect-tester-cores (0.10) stable; urgency=medium

  * Added Ethernet CRC checking to the traffic analyzer core with BAD_CRC_PKTS and BAD_CRC_OCTETS registers

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Sat, 19 Dec 2020 22:27:17 +0100

network-interconnect-tester-cores (0.9) stable; urgency=medium

  * Implemented total-frames generator parameter
  * Fixed capture synchronization so that a frame is atomically completed even if freeze_stats gets set underway
  * Added --disable to traffic-generator-gmii parameters
  * Software implementing the capture functionality in the analyzer model

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Thu, 10 Dec 2020 19:40:23 +0100

network-interconnect-tester-cores (0.8) stable; urgency=medium

  * system/spark: Added wifi kernel module and firmware package
  * system/spark: Added openvswitch kernel module

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Thu, 03 Dec 2020 10:23:38 +0100

network-interconnect-tester-cores (0.7) stable; urgency=medium

  * lib/sw: Added traffic-generator-gmii and traffic-analyzer-gmii tools

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Mon, 26 Oct 2020 14:24:10 +0100

network-interconnect-tester-cores (0.6) stable; urgency=medium

  * Added realtime clock core - rtclock
  * Added traffic analyzer core - traffic_analyzer_gmii. Supports basic counters and single frame capture to block ram
  * Enhanced traffic generator. Added frame data buffer block ram

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Thu, 03 Sep 2020 13:02:26 +0200

network-interconnect-tester-cores (0.5) stable; urgency=medium

  * Fixed bug in gmii_mux input select logic overlap e.g. 2'h04 was interpreted as 0
  * Fixed bug in eth4 tx caused by wrong gmii index pcs/pma

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Tue, 18 Aug 2020 12:14:10 +0200

network-interconnect-tester-cores (0.4) stable; urgency=medium

  * Added traffic_generator_gmii core generating traffic without MAC
  * Added additional 2 inputs to the gmii_mux
  * Added instance of the new traffic_generator_gmii in addition to the AXI traffic_generator
  * Added passthrough loopback mode where ethN+0 ingress is connected as ethN+1 egress and vice versa

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Sun, 26 Jul 2020 15:43:43 +0200

network-interconnect-tester-cores (0.3) stable; urgency=medium

  * Added gmii-mux-tool application to configure the mux from userspace
  * Fixed bug in gmii_mux core

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Sat, 11 Jul 2020 16:43:07 +0200

network-interconnect-tester-cores (0.2) stable; urgency=medium

  * Added petalinux build scripts and patches
  * Fixed synthesis bug in IP

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Thu, 25 Jun 2020 03:42:09 +0200

network-interconnect-tester-cores (0.1) stable; urgency=medium

  * Added support for new system - spark v1 6x SFP+ 96boards extension card compatible with Ultra96
   * Added clock management tile to generate 625 MHz from the 100 MHz system clock due to lack of oscillator
   * Moved the shared gig eth pcs pma logic to a dedicated IP module based on the Xilinx example code
   * eth0,eth1,eth4 and eth5 can be used as general interfaces. eth3 does not have DMA due to depletion of DMA channels. Both eth2 and eth3 have disconnected irq. Should use additional axi interrupt.
  * Added third port to the gmii_mux and changed behavior so port 0 is selected by default

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Wed, 24 Jun 2020 02:02:17 +0200

network-interconnect-tester-cores (0.0) stable; urgency=medium

  * Project template. Minimalistic set of tcl and Verilog files specifying the coding style and project organization.

 -- Vladimir Vassilev <vladimir@lightside-instruments.com>  Thu, 12 Dec 2019 15:35:24 +0100
