vendor_name = ModelSim
source_file = 1, G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_blocks.vhd
source_file = 1, G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_tb.vht
source_file = 1, G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, G:/Meu Drive/FPGA/Aula3/Ejemplo1/db/A3_1.cbx.xml
design_name = hard_block
design_name = A3_1
instance = comp, \c~output\, c~output, A3_1, 1
instance = comp, \b~input\, b~input, A3_1, 1
instance = comp, \a~input\, a~input, A3_1, 1
instance = comp, \c~0\, c~0, A3_1, 1
