module computationtb();
    wire [255:0] outtb;
  reg   [79:0] intb;
  wire [31:0] H1tb,H2tb,H3tb,H4tb,H5tb,H6tb,H7tb,H8tb;
  wire [31:0] Atb,Btb,Ctb,Dtb,Etb,Ftb,Gtb,Htb;
computation tb(outtb,intb,H1tb,H2tb,H3tb,H4tb,H5tb,H6tb,H7tb,H8tb,Atb,Btb,Ctb,Dtb,Etb,Ftb,Gtb,Htb);

initial 
begin 

intb = 80'b01101100011000010110100101101000011000010111010001101101011101010111010000100011;

#10 
$display(" out put after computation = %h ",outtb);

end 
endmodule 

/* the output 
out put after computation = fdd130bf6d7574236968617469686174baca22274046370b69686174808c6e16 
*/
