# 3-input NOR Gate

Designer: Aditi Patel (NOR3_1X)

## Design and Simulation

**SCHEMATIC**

<img width="620" height="792" alt="Screenshot 2025-08-09 013607" src="https://github.com/user-attachments/assets/bfae4619-ca40-416b-9076-bf69acea4115" />



**SIMULATION RESULTS**

**DELAY AND POWER CHARACTERIZATION NOR3_12T (3.3V)**

| Metric | Cl=5f | Cl=10f | Cl=50f |
|--------|-------|--------|--------|
| **trise** (10-90%)| 0 | 0 | 0 |
| **tfall** (90-10%) | 0 | 0 | 0 |
| **tdel-rise a** (50-50%) | 0 | 0 | 0 |
| **tdel-fall a** (50-50%) | 0 | 0 | 0 |
| **tdel-rise b** (50-50%) | 0 | 0 | 0 |
| **tdel-fall b** (50-50%) | 0 | 0 | 0 |
| **tdel-rise c** (50-50%) | 0 | 0 | 0 |
| **tdel-fall c** (50-50%) | 0 | 0 | 0 |
| **Iavg(Y)** | 0 | 0 | 0 |

**NOTE** 
1) Input slew-rate is 1 ps   
2) Average current is claculated over a 10 ns period


<img width="890" height="674" alt="Screenshot 2025-08-09 005621" src="https://github.com/user-attachments/assets/8f95519a-bf33-411c-a633-df385d1f233d" />
