

================================================================
== Vitis HLS Report for 'axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Thu Jun 12 12:56:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axis_gemv_fixed
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.091 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        2|      514|  20.000 ns|  5.140 us|    1|  513|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_25_1  |        0|      512|         1|          1|          1|  0 ~ 512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     27|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     59|    -|
|Register         |        -|   -|     13|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     13|     86|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_126_p2                |         +|   0|  0|  13|          10|           1|
    |icmp_ln25_fu_120_p2               |      icmp|   0|  0|  12|          10|          11|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          21|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_99_p4  |  14|          3|    1|          3|
    |ap_return                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3                   |   9|          2|   10|         20|
    |i_fu_60                                |   9|          2|   10|         20|
    |strm_in_TDATA_blk_n                    |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  59|         13|   24|         49|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |   1|   0|    1|          0|
    |i_fu_60         |  10|   0|   10|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  13|   0|   13|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_return          |  out|    1|  ap_ctrl_hs|  axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1|  return value|
|strm_in_TVALID     |   in|    1|        axis|                          strm_in_V_data_V|       pointer|
|strm_in_TDATA      |   in|   32|        axis|                          strm_in_V_data_V|       pointer|
|strm_in_TREADY     |  out|    1|        axis|                          strm_in_V_last_V|       pointer|
|strm_in_TLAST      |   in|    1|        axis|                          strm_in_V_last_V|       pointer|
|strm_in_TKEEP      |   in|    4|        axis|                          strm_in_V_keep_V|       pointer|
|strm_in_TSTRB      |   in|    4|        axis|                          strm_in_V_strb_V|       pointer|
|i_out              |  out|    9|      ap_vld|                                     i_out|       pointer|
|i_out_ap_vld       |  out|    1|      ap_vld|                                     i_out|       pointer|
|localmem_address0  |  out|    9|   ap_memory|                                  localmem|         array|
|localmem_ce0       |  out|    1|   ap_memory|                                  localmem|         array|
|localmem_we0       |  out|    1|   ap_memory|                                  localmem|         array|
|localmem_d0        |  out|   25|   ap_memory|                                  localmem|         array|
+-------------------+-----+-----+------------+------------------------------------------+--------------+

