<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>RAIL: chip/efr32/efr32xg1x/rail_chip_specific.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RAIL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rail__chip__specific_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rail_chip_specific.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the type definitions for efr32xg1x chip-specific aspects of RAIL.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stddef.h&gt;</code><br />
<code>#include &quot;em_gpio.h&quot;</code><br />
<code>#include &quot;em_device.h&quot;</code><br />
<code>#include &quot;<a class="el" href="rail__types_8h_source.html">rail_types.h</a>&quot;</code><br />
</div>
<p><a href="rail__chip__specific_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A multiprotocol scheduler configuration and internal state.  <a href="struct_r_a_i_l_sched___config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___config__t.html">RAIL_Config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAIL configuration and internal state structure.  <a href="struct_r_a_i_l___config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___cal_values__t.html">RAIL_CalValues_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A calibration value structure.  <a href="struct_r_a_i_l___cal_values__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___tx_power_config__t.html">RAIL_TxPowerConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A structure containing values used to initialize the power amplifiers.  <a href="struct_r_a_i_l___tx_power_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html">RAIL_PtiConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A configuration for PTI.  <a href="struct_r_a_i_l___pti_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___antenna_config__t.html">RAIL_AntennaConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A configuration for antenna selection.  <a href="struct_r_a_i_l___antenna_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a243ec9e0b276c7db32821214f411da08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a243ec9e0b276c7db32821214f411da08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#a243ec9e0b276c7db32821214f411da08">TRANSITION_TIME_US</a>&#160;&#160;&#160;450</td></tr>
<tr class="memdesc:a243ec9e0b276c7db32821214f411da08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time it takes to take care of protocol switching. <br /></td></tr>
<tr class="separator:a243ec9e0b276c7db32821214f411da08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6173cf5194e4049e672b48c19a0b4b8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6173cf5194e4049e672b48c19a0b4b8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#a6173cf5194e4049e672b48c19a0b4b8c">EFR32XG1_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:a6173cf5194e4049e672b48c19a0b4b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size in 32-bit words of RAIL_SchedulerStateBuffer_t to store RAIL multiprotocol internal state for the EFR32XG1 series. <br /></td></tr>
<tr class="separator:a6173cf5194e4049e672b48c19a0b4b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68141e326d54306ef7f7a757e981b110"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68141e326d54306ef7f7a757e981b110"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#a68141e326d54306ef7f7a757e981b110">EFR32XG12_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:a68141e326d54306ef7f7a757e981b110"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size in 32-bit words of RAIL_SchedulerStateBuffer_t to store RAIL multiprotocol internal state for the EFR32XG12 series. <br /></td></tr>
<tr class="separator:a68141e326d54306ef7f7a757e981b110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577482ef3684a73ef9ae05650c0c215e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a577482ef3684a73ef9ae05650c0c215e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#a577482ef3684a73ef9ae05650c0c215e">EFR32XG13_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:a577482ef3684a73ef9ae05650c0c215e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size in 32-bit words of RAIL_SchedulerStateBuffer_t to store RAIL multiprotocol internal state for the EFR32XG13 series. <br /></td></tr>
<tr class="separator:a577482ef3684a73ef9ae05650c0c215e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550dff7248111a9e3b4f551421321b27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a550dff7248111a9e3b4f551421321b27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#a550dff7248111a9e3b4f551421321b27">EFR32XG14_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:a550dff7248111a9e3b4f551421321b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size in 32-bit words of RAIL_SchedulerStateBuffer_t to store RAIL multiprotocol internal state for the EFR32XG14 series. <br /></td></tr>
<tr class="separator:a550dff7248111a9e3b4f551421321b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94f8104162590ddb3d30f63423f82ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab94f8104162590ddb3d30f63423f82ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#ab94f8104162590ddb3d30f63423f82ca">EFR32XG1_RAIL_STATE_UINT32_BUFFER_SIZE</a>&#160;&#160;&#160;84</td></tr>
<tr class="memdesc:ab94f8104162590ddb3d30f63423f82ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size, in 32-bit words, of RAIL_StateBuffer_t to store RAIL internal state for the EFR32XG1 series. <br /></td></tr>
<tr class="separator:ab94f8104162590ddb3d30f63423f82ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7fb612a64d192dd4492939c45324e76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7fb612a64d192dd4492939c45324e76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#ad7fb612a64d192dd4492939c45324e76">EFR32XG12_RAIL_STATE_UINT32_BUFFER_SIZE</a>&#160;&#160;&#160;84</td></tr>
<tr class="memdesc:ad7fb612a64d192dd4492939c45324e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size, in 32-bit words, of RAIL_StateBuffer_t to store RAIL internal state for the EFR32XG12 series. <br /></td></tr>
<tr class="separator:ad7fb612a64d192dd4492939c45324e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebd0861fe5c61fbc04c2cc1c1cb9d38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ebd0861fe5c61fbc04c2cc1c1cb9d38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#a6ebd0861fe5c61fbc04c2cc1c1cb9d38">EFR32XG13_RAIL_STATE_UINT32_BUFFER_SIZE</a>&#160;&#160;&#160;86</td></tr>
<tr class="memdesc:a6ebd0861fe5c61fbc04c2cc1c1cb9d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size, in 32-bit words, of RAIL_StateBuffer_t to store RAIL internal state for the EFR32XG13 series. <br /></td></tr>
<tr class="separator:a6ebd0861fe5c61fbc04c2cc1c1cb9d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa129ce6047aa71daa36306ec179ea142"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa129ce6047aa71daa36306ec179ea142"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#aa129ce6047aa71daa36306ec179ea142">EFR32XG14_RAIL_STATE_UINT32_BUFFER_SIZE</a>&#160;&#160;&#160;84</td></tr>
<tr class="memdesc:aa129ce6047aa71daa36306ec179ea142"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size, in 32-bit words, of RAIL_StateBuffer_t to store RAIL internal state for the EFR32XG14 series. <br /></td></tr>
<tr class="separator:aa129ce6047aa71daa36306ec179ea142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc0246bb308ae8311cf0e746c42372e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___multiprotocol___e_f_r32.html#ga9cc0246bb308ae8311cf0e746c42372e">RAIL_EFR32_HANDLE</a>&#160;&#160;&#160;((<a class="el" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a>)0xFFFFFFFFUL)</td></tr>
<tr class="memdesc:ga9cc0246bb308ae8311cf0e746c42372e"><td class="mdescLeft">&#160;</td><td class="mdescRight">A placeholder for a chip-specific RAIL handle.  <a href="group___multiprotocol___e_f_r32.html#ga9cc0246bb308ae8311cf0e746c42372e">More...</a><br /></td></tr>
<tr class="separator:ga9cc0246bb308ae8311cf0e746c42372e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28feea6fbfddfe14e4ba5290b301081d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#ga28feea6fbfddfe14e4ba5290b301081d">RAIL_CAL_TEMP_VCO</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="memdesc:ga28feea6fbfddfe14e4ba5290b301081d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFR32-specific temperature calibration bit. <br /></td></tr>
<tr class="separator:ga28feea6fbfddfe14e4ba5290b301081d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97381526c792e093e656130c9a11f12d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#ga97381526c792e093e656130c9a11f12d">RAIL_CAL_ONETIME_IRCAL</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="memdesc:ga97381526c792e093e656130c9a11f12d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFR32-specific IR calibration bit. <br /></td></tr>
<tr class="separator:ga97381526c792e093e656130c9a11f12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac628de9e1896ccdd3f5dbb64182518d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gac628de9e1896ccdd3f5dbb64182518d3">RAIL_CAL_TEMP</a>&#160;&#160;&#160;(<a class="el" href="group___calibration___e_f_r32.html#ga28feea6fbfddfe14e4ba5290b301081d">RAIL_CAL_TEMP_VCO</a>)</td></tr>
<tr class="memdesc:gac628de9e1896ccdd3f5dbb64182518d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">A mask to run temperature-dependent calibrations. <br /></td></tr>
<tr class="separator:gac628de9e1896ccdd3f5dbb64182518d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7da807f1359b0dae2eaf026e3fd993"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#ga2c7da807f1359b0dae2eaf026e3fd993">RAIL_CAL_ONETIME</a>&#160;&#160;&#160;(<a class="el" href="group___calibration___e_f_r32.html#ga97381526c792e093e656130c9a11f12d">RAIL_CAL_ONETIME_IRCAL</a>)</td></tr>
<tr class="memdesc:ga2c7da807f1359b0dae2eaf026e3fd993"><td class="mdescLeft">&#160;</td><td class="mdescRight">A mask to run one-time calibrations. <br /></td></tr>
<tr class="separator:ga2c7da807f1359b0dae2eaf026e3fd993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad124992189ae3811e70558010c3aba8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gad124992189ae3811e70558010c3aba8f">RAIL_CAL_PERF</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gad124992189ae3811e70558010c3aba8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">A mask to run optional performance calibrations. <br /></td></tr>
<tr class="separator:gad124992189ae3811e70558010c3aba8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c37a88be4b922086e46c2b202c96ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#ga52c37a88be4b922086e46c2b202c96ec">RAIL_CAL_OFFLINE</a>&#160;&#160;&#160;(<a class="el" href="group___calibration___e_f_r32.html#ga97381526c792e093e656130c9a11f12d">RAIL_CAL_ONETIME_IRCAL</a>)</td></tr>
<tr class="memdesc:ga52c37a88be4b922086e46c2b202c96ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">A mask for calibrations that require the radio to be off. <br /></td></tr>
<tr class="separator:ga52c37a88be4b922086e46c2b202c96ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b753959c0e1acec5cd338cdf2e775ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#ga6b753959c0e1acec5cd338cdf2e775ba">RAIL_CAL_ALL</a>&#160;&#160;&#160;(<a class="el" href="group___calibration___e_f_r32.html#gac628de9e1896ccdd3f5dbb64182518d3">RAIL_CAL_TEMP</a> | <a class="el" href="group___calibration___e_f_r32.html#ga2c7da807f1359b0dae2eaf026e3fd993">RAIL_CAL_ONETIME</a>)</td></tr>
<tr class="memdesc:ga6b753959c0e1acec5cd338cdf2e775ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">A mask to run all possible calibrations for this chip. <br /></td></tr>
<tr class="separator:ga6b753959c0e1acec5cd338cdf2e775ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89e865bfce7958b91197bde1ab7794d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gac89e865bfce7958b91197bde1ab7794d">RAIL_CAL_ALL_PENDING</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gac89e865bfce7958b91197bde1ab7794d"><td class="mdescLeft">&#160;</td><td class="mdescRight">A mask to run all pending calibrations. <br /></td></tr>
<tr class="separator:gac89e865bfce7958b91197bde1ab7794d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d69115469b551ca82a871ab6330993"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gad1d69115469b551ca82a871ab6330993">RAIL_CAL_INVALID_VALUE</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:gad1d69115469b551ca82a871ab6330993"><td class="mdescLeft">&#160;</td><td class="mdescRight">An invalid calibration value. <br /></td></tr>
<tr class="separator:gad1d69115469b551ca82a871ab6330993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97b7693833c99fd36c932875587b288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gac97b7693833c99fd36c932875587b288">RAIL_CALVALUES_UNINIT</a></td></tr>
<tr class="memdesc:gac97b7693833c99fd36c932875587b288"><td class="mdescLeft">&#160;</td><td class="mdescRight">A define to set all <a class="el" href="struct_r_a_i_l___cal_values__t.html" title="A calibration value structure. ">RAIL_CalValues_t</a> values to uninitialized.  <a href="group___calibration___e_f_r32.html#gac97b7693833c99fd36c932875587b288">More...</a><br /></td></tr>
<tr class="separator:gac97b7693833c99fd36c932875587b288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac453ba46510d4abcc60b86d74555cbd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___diagnostic___e_f_r32.html#gac453ba46510d4abcc60b86d74555cbd8">RAIL_FREQUENCY_OFFSET_INVALID</a>&#160;&#160;&#160;((int16_t)0xFFFF)</td></tr>
<tr class="memdesc:gac453ba46510d4abcc60b86d74555cbd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies an invalid frequency offset value.  <a href="group___diagnostic___e_f_r32.html#gac453ba46510d4abcc60b86d74555cbd8">More...</a><br /></td></tr>
<tr class="separator:gac453ba46510d4abcc60b86d74555cbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385fc39401ebb53ccd19c77f4824c0d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#ga385fc39401ebb53ccd19c77f4824c0d5">RAIL_TX_POWER_LEVEL_LP_MAX</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:ga385fc39401ebb53ccd19c77f4824c0d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum valid value for the <a class="el" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a> when in <a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a> mode. <br /></td></tr>
<tr class="separator:ga385fc39401ebb53ccd19c77f4824c0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba3a28cf5d2066bdb25a4bdf491c299"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#gafba3a28cf5d2066bdb25a4bdf491c299">RAIL_TX_POWER_LEVEL_HP_MAX</a>&#160;&#160;&#160;(252U)</td></tr>
<tr class="memdesc:gafba3a28cf5d2066bdb25a4bdf491c299"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum valid value for the <a class="el" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a> when in <a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a> mode. <br /></td></tr>
<tr class="separator:gafba3a28cf5d2066bdb25a4bdf491c299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda85ec3f0d62e8705757f6186f253a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#gadda85ec3f0d62e8705757f6186f253a9">RAIL_TX_POWER_LEVEL_SUBGIG_MAX</a>&#160;&#160;&#160;(248U)</td></tr>
<tr class="memdesc:gadda85ec3f0d62e8705757f6186f253a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum valid value for the <a class="el" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a> when in <a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a> mode. <br /></td></tr>
<tr class="separator:gadda85ec3f0d62e8705757f6186f253a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3727c23c642b51f917929159794871b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#ga3727c23c642b51f917929159794871b2">RAIL_TX_POWER_LEVEL_LP_MIN</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga3727c23c642b51f917929159794871b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The minimum valid value for the <a class="el" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a> when in <a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a> mode. <br /></td></tr>
<tr class="separator:ga3727c23c642b51f917929159794871b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd99eb9ab39a8f6d577f7db387b7ad3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#ga7dd99eb9ab39a8f6d577f7db387b7ad3">RAIL_TX_POWER_LEVEL_HP_MIN</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga7dd99eb9ab39a8f6d577f7db387b7ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The minimum valid value for the <a class="el" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a> when in <a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a> mode. <br /></td></tr>
<tr class="separator:ga7dd99eb9ab39a8f6d577f7db387b7ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72355fabca49f83dc3ce299f7c433b14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#ga72355fabca49f83dc3ce299f7c433b14">RAIL_TX_POWER_LEVEL_SUBGIG_MIN</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga72355fabca49f83dc3ce299f7c433b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">The minimum valid value for the <a class="el" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a> when in <a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a> mode. <br /></td></tr>
<tr class="separator:ga72355fabca49f83dc3ce299f7c433b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4752575f8f70cd7092a50e60b6540"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#gabba4752575f8f70cd7092a50e60b6540">RAIL_TX_POWER_LEVEL_INVALID</a>&#160;&#160;&#160;(255U)</td></tr>
<tr class="memdesc:gabba4752575f8f70cd7092a50e60b6540"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid RAIL_TxPowerLevel_t value returned when an error occurs with RAIL_GetTxPower. <br /></td></tr>
<tr class="separator:gabba4752575f8f70cd7092a50e60b6540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4f6e8eb94b39bdf734d6248fbf94c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#ga5e4f6e8eb94b39bdf734d6248fbf94c8">RAIL_TX_POWER_MODE_NAMES</a></td></tr>
<tr class="memdesc:ga5e4f6e8eb94b39bdf734d6248fbf94c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The names of the TX power modes.  <a href="group___p_a___e_f_r32.html#ga5e4f6e8eb94b39bdf734d6248fbf94c8">More...</a><br /></td></tr>
<tr class="separator:ga5e4f6e8eb94b39bdf734d6248fbf94c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f12f1806854789536b983c8875741e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration.html#ga0f12f1806854789536b983c8875741e1">RAIL_PACTUNE_IGNORE</a>&#160;&#160;&#160;(255U)</td></tr>
<tr class="memdesc:ga0f12f1806854789536b983c8875741e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use this value with either TX or RX values in RAIL_SetPaCTune to use whatever value is already set and do no update.  <a href="group___calibration.html#ga0f12f1806854789536b983c8875741e1">More...</a><br /></td></tr>
<tr class="separator:ga0f12f1806854789536b983c8875741e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c49719f6c248c1f9099fd23ce7aae79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___rx___channel___hopping.html#ga3c49719f6c248c1f9099fd23ce7aae79">RAIL_CHANNEL_HOPPING_BUFFER_SIZE_PER_CHANNEL</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memdesc:ga3c49719f6c248c1f9099fd23ce7aae79"><td class="mdescLeft">&#160;</td><td class="mdescRight">The static amount of memory needed per channel for channel hopping, regardless of the size of radio configuration structures.  <a href="group___rx___channel___hopping.html#ga3c49719f6c248c1f9099fd23ce7aae79">More...</a><br /></td></tr>
<tr class="separator:ga3c49719f6c248c1f9099fd23ce7aae79"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab8b9632959bdd26b190a8163987fac95"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#ab8b9632959bdd26b190a8163987fac95">RAIL_SchedulerStateBuffer_t</a>[RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE]</td></tr>
<tr class="memdesc:ab8b9632959bdd26b190a8163987fac95"><td class="mdescLeft">&#160;</td><td class="mdescRight">A buffer used to store multiprotocol scheduler internal state.  <a href="#ab8b9632959bdd26b190a8163987fac95">More...</a><br /></td></tr>
<tr class="separator:ab8b9632959bdd26b190a8163987fac95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1d2cb24822c99e057532d0fa4fdc29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e1d2cb24822c99e057532d0fa4fdc29"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rail__chip__specific_8h.html#a2e1d2cb24822c99e057532d0fa4fdc29">RAIL_StateBuffer_t</a>[RAIL_STATE_UINT32_BUFFER_SIZE]</td></tr>
<tr class="memdesc:a2e1d2cb24822c99e057532d0fa4fdc29"><td class="mdescLeft">&#160;</td><td class="mdescRight">A buffer to store RAIL internal state. <br /></td></tr>
<tr class="separator:a2e1d2cb24822c99e057532d0fa4fdc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4031ddf7c4609dab78940d3680c531"><td class="memItemLeft" align="right" valign="top">typedef int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">RAIL_FrequencyOffset_t</a></td></tr>
<tr class="memdesc:ga0f4031ddf7c4609dab78940d3680c531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip-specific type that represents the number of Frequency Offset units.  <a href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">More...</a><br /></td></tr>
<tr class="separator:ga0f4031ddf7c4609dab78940d3680c531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718bfc17d26d48090ca378a7d48bd198"><td class="memItemLeft" align="right" valign="top">typedef const uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">RAIL_RadioConfig_t</a></td></tr>
<tr class="memdesc:ga718bfc17d26d48090ca378a7d48bd198"><td class="mdescLeft">&#160;</td><td class="mdescRight">The radio configuration structure.  <a href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">More...</a><br /></td></tr>
<tr class="separator:ga718bfc17d26d48090ca378a7d48bd198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37838bfd8f434aade272985edd3b745d"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a></td></tr>
<tr class="memdesc:ga37838bfd8f434aade272985edd3b745d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw power levels used directly by the RAIL_Get/SetTxPower API where a higher numerical value corresponds to a higher output power.  <a href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">More...</a><br /></td></tr>
<tr class="separator:ga37838bfd8f434aade272985edd3b745d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaee32825f3105d9af8ef2d9892a6950cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a> { <br />
&#160;&#160;<a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">RAIL_TX_POWER_MODE_NONE</a>
<br />
 }<tr class="memdesc:gaee32825f3105d9af8ef2d9892a6950cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">An enumeration of the EFR32 power modes.  <a href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaee32825f3105d9af8ef2d9892a6950cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0076e83c728b4a4416535d3a844dc0e2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a> { <br />
&#160;&#160;<a class="el" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">RAIL_PTI_MODE_DISABLED</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">RAIL_PTI_MODE_SPI</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">RAIL_PTI_MODE_UART</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">RAIL_PTI_MODE_UART_ONEWIRE</a>
<br />
 }<tr class="memdesc:ga0076e83c728b4a4416535d3a844dc0e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">A channel type enumeration.  <a href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga0076e83c728b4a4416535d3a844dc0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58357fe4a8c80ee177c52ef4a2e0388b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a> { <br />
&#160;&#160;<a class="el" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">RAIL_ANTENNA_0</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">RAIL_ANTENNA_1</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">RAIL_ANTENNA_AUTO</a> = 255
<br />
 }<tr class="memdesc:ga58357fe4a8c80ee177c52ef4a2e0388b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Antenna path Selection enumeration.  <a href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga58357fe4a8c80ee177c52ef4a2e0388b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad7845316f73360410f06e6a465a9c4f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gad7845316f73360410f06e6a465a9c4f7">RAIL_ApplyIrCalibration</a> (<a class="el" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle, uint32_t imageRejection)</td></tr>
<tr class="memdesc:gad7845316f73360410f06e6a465a9c4f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Applies a given image rejection calibration value.  <a href="group___calibration___e_f_r32.html#gad7845316f73360410f06e6a465a9c4f7">More...</a><br /></td></tr>
<tr class="separator:gad7845316f73360410f06e6a465a9c4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbea2dbbd13346e2d4bd6c30dea6977e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gafbea2dbbd13346e2d4bd6c30dea6977e">RAIL_CalibrateIr</a> (<a class="el" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle, uint32_t *imageRejection)</td></tr>
<tr class="memdesc:gafbea2dbbd13346e2d4bd6c30dea6977e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Runs the image rejection calibration.  <a href="group___calibration___e_f_r32.html#gafbea2dbbd13346e2d4bd6c30dea6977e">More...</a><br /></td></tr>
<tr class="separator:gafbea2dbbd13346e2d4bd6c30dea6977e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d817fdf760d1b7635543d0d64e28918"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#ga0d817fdf760d1b7635543d0d64e28918">RAIL_IEEE802154_CalibrateIr2p4Ghz</a> (<a class="el" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle, uint32_t *imageRejection)</td></tr>
<tr class="memdesc:ga0d817fdf760d1b7635543d0d64e28918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibrates image rejection for IEEE 802.15.4 2.4 GHz.  <a href="group___calibration___e_f_r32.html#ga0d817fdf760d1b7635543d0d64e28918">More...</a><br /></td></tr>
<tr class="separator:ga0d817fdf760d1b7635543d0d64e28918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cc5420014c73fb388dbf4fe2d12487"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gac9cc5420014c73fb388dbf4fe2d12487">RAIL_IEEE802154_CalibrateIrSubGhz</a> (<a class="el" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle, uint32_t *imageRejection)</td></tr>
<tr class="memdesc:gac9cc5420014c73fb388dbf4fe2d12487"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibrates image rejection for IEEE 802.15.4 915 MHz and 868 MHz.  <a href="group___calibration___e_f_r32.html#gac9cc5420014c73fb388dbf4fe2d12487">More...</a><br /></td></tr>
<tr class="separator:gac9cc5420014c73fb388dbf4fe2d12487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ffa0812fd4bd0707dc88cb8f59fcfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#ga84ffa0812fd4bd0707dc88cb8f59fcfe">RAIL_BLE_CalibrateIr</a> (<a class="el" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle, uint32_t *imageRejection)</td></tr>
<tr class="memdesc:ga84ffa0812fd4bd0707dc88cb8f59fcfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibrates image rejection for Bluetooth Low Energy.  <a href="group___calibration___e_f_r32.html#ga84ffa0812fd4bd0707dc88cb8f59fcfe">More...</a><br /></td></tr>
<tr class="separator:ga84ffa0812fd4bd0707dc88cb8f59fcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed72ec0a781080109529cd665eb6778a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___calibration___e_f_r32.html#gaed72ec0a781080109529cd665eb6778a">RAIL_CalibrateTemp</a> (<a class="el" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle)</td></tr>
<tr class="memdesc:gaed72ec0a781080109529cd665eb6778a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Runs the temperature calibration.  <a href="group___calibration___e_f_r32.html#gaed72ec0a781080109529cd665eb6778a">More...</a><br /></td></tr>
<tr class="separator:gaed72ec0a781080109529cd665eb6778a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the type definitions for efr32xg1x chip-specific aspects of RAIL. </p>
<h1>License</h1>
<p><b>Copyright 2018 Silicon Laboratories Inc. www.silabs.com</b></p>
<p>The licensor of this software is Silicon Laboratories Inc. Your use of this software is governed by the terms of Silicon Labs Master Software License Agreement (MSLA) available at www.silabs.com/about-us/legal/master-software-license-agreement. This software is distributed to you in Source Code format and is governed by the sections of the MSLA applicable to Source Code. </p>

<p>Definition in file <a class="el" href="rail__chip__specific_8h_source.html">rail_chip_specific.h</a>.</p>
</div><h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ab8b9632959bdd26b190a8163987fac95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RAIL_SchedulerStateBuffer_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A buffer used to store multiprotocol scheduler internal state. </p>
<p>This buffer must be allocated in application global read-write memory that persists for the duration of RAIL usage. It cannot be allocated in read-only memory or on the call stack. </p>

<p>Definition at line <a class="el" href="rail__chip__specific_8h_source.html#l00094">94</a> of file <a class="el" href="rail__chip__specific_8h_source.html">rail_chip_specific.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_99570405f99daf86416ffaed27b0cf5c.html">chip</a></li><li class="navelem"><a class="el" href="dir_b303b20dad097fa47ed5c4c8c8f91c06.html">efr32</a></li><li class="navelem"><a class="el" href="dir_b4d03df67cd8d62fd34e8c894d32b943.html">efr32xg1x</a></li><li class="navelem"><a class="el" href="rail__chip__specific_8h.html">rail_chip_specific.h</a></li>
    <li class="footer">Generated on Thu Apr 25 2019 15:16:57 for RAIL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
