<stg><name>PEG_Xvec_Pipeline_read_X</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_X_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_X_in_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.cond35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond35:0 %j_1 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond35:1 %tmp = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %j_1, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.cond35:2 %icmp_ln343 = icmp_slt  i23 %tmp, i23 1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond35:3 %icmp_ln343_1 = icmp_slt  i32 %j_1, i32 %sub_read

]]></Node>
<StgValue><ssdm name="icmp_ln343_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond35:4 %and_ln343 = and i1 %icmp_ln343, i1 %icmp_ln343_1

]]></Node>
<StgValue><ssdm name="and_ln343"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond35:5 %br_ln343 = br i1 %and_ln343, void %computation.exitStub, void %for.body43

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body43:0 %specpipeline_ln345 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln345"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body43:1 %speclooptripcount_ln344 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln344"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body43:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body43:3 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_X_in_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body43:4 %tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %fifo_X_out, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body43:5 %and_ln346 = and i1 %tmp_s, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln346"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body43:6 %br_ln346 = br i1 %and_ln346, void %if.end, void %if.then_ifconv

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0">
<![CDATA[
if.then_ifconv:0 %fifo_X_in_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %fifo_X_in_s

]]></Node>
<StgValue><ssdm name="fifo_X_in_s_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="513" op_0_bw="514">
<![CDATA[
if.then_ifconv:1 %p_s = extractvalue i514 %fifo_X_in_s_read

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="513">
<![CDATA[
if.then_ifconv:2 %trunc_ln78 = trunc i513 %p_s

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:3 %tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:4 %tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:5 %tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:6 %tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:7 %trunc_ln = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:8 %trunc_ln78_2 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:9 %elem_val_M_elems = bitcast i64 %trunc_ln78

]]></Node>
<StgValue><ssdm name="elem_val_M_elems"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:10 %tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:11 %bitcast_ln78 = bitcast i64 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln78"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:12 %bitcast_ln78_1 = bitcast i64 %tmp_8

]]></Node>
<StgValue><ssdm name="bitcast_ln78_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:13 %bitcast_ln78_2 = bitcast i64 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln78_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:14 %bitcast_ln78_3 = bitcast i64 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln78_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:15 %bitcast_ln78_4 = bitcast i64 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln78_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:16 %bitcast_ln78_5 = bitcast i64 %trunc_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln78_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:17 %bitcast_ln78_6 = bitcast i64 %trunc_ln78_2

]]></Node>
<StgValue><ssdm name="bitcast_ln78_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="512" op_0_bw="513">
<![CDATA[
if.then_ifconv:18 %trunc_ln146 = trunc i513 %p_s

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="512">
<![CDATA[
if.then_ifconv:19 %p_0 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 0, i512 %trunc_ln146

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="513" op_3_bw="0">
<![CDATA[
if.then_ifconv:20 %empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P0A, i513 %fifo_X_out, i513 %p_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="32">
<![CDATA[
if.then_ifconv:21 %trunc_ln351 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln351"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.then_ifconv:22 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln351, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
if.then_ifconv:23 %zext_ln351 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:24 %local_X_addr = getelementptr i64 %local_X, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:25 %store_ln351 = store i64 %elem_val_M_elems, i10 %local_X_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:26 %local_X_4_addr = getelementptr i64 %local_X_4, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_4_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:27 %store_ln351 = store i64 %elem_val_M_elems, i10 %local_X_4_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:28 %local_X_8_addr = getelementptr i64 %local_X_8, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_8_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:29 %store_ln351 = store i64 %elem_val_M_elems, i10 %local_X_8_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:30 %local_X_12_addr = getelementptr i64 %local_X_12, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_12_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:31 %store_ln351 = store i64 %elem_val_M_elems, i10 %local_X_12_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:32 %local_X_1_addr = getelementptr i64 %local_X_1, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:33 %store_ln351 = store i64 %bitcast_ln78, i10 %local_X_1_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:34 %local_X_5_addr = getelementptr i64 %local_X_5, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_5_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:35 %store_ln351 = store i64 %bitcast_ln78, i10 %local_X_5_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:36 %local_X_9_addr = getelementptr i64 %local_X_9, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_9_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:37 %store_ln351 = store i64 %bitcast_ln78, i10 %local_X_9_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:38 %local_X_13_addr = getelementptr i64 %local_X_13, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_13_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:39 %store_ln351 = store i64 %bitcast_ln78, i10 %local_X_13_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:40 %local_X_2_addr = getelementptr i64 %local_X_2, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_2_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:41 %store_ln351 = store i64 %bitcast_ln78_1, i10 %local_X_2_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:42 %local_X_6_addr = getelementptr i64 %local_X_6, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_6_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:43 %store_ln351 = store i64 %bitcast_ln78_1, i10 %local_X_6_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:44 %local_X_10_addr = getelementptr i64 %local_X_10, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_10_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:45 %store_ln351 = store i64 %bitcast_ln78_1, i10 %local_X_10_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:46 %local_X_14_addr = getelementptr i64 %local_X_14, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_14_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:47 %store_ln351 = store i64 %bitcast_ln78_1, i10 %local_X_14_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:48 %local_X_3_addr = getelementptr i64 %local_X_3, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:49 %store_ln351 = store i64 %bitcast_ln78_2, i10 %local_X_3_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:50 %local_X_7_addr = getelementptr i64 %local_X_7, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_7_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:51 %store_ln351 = store i64 %bitcast_ln78_2, i10 %local_X_7_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:52 %local_X_11_addr = getelementptr i64 %local_X_11, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_11_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:53 %store_ln351 = store i64 %bitcast_ln78_2, i10 %local_X_11_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:54 %local_X_15_addr = getelementptr i64 %local_X_15, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="local_X_15_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:55 %store_ln351 = store i64 %bitcast_ln78_2, i10 %local_X_15_addr

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then_ifconv:56 %or_ln351 = or i10 %shl_ln, i10 1

]]></Node>
<StgValue><ssdm name="or_ln351"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="10">
<![CDATA[
if.then_ifconv:57 %zext_ln351_1 = zext i10 %or_ln351

]]></Node>
<StgValue><ssdm name="zext_ln351_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:58 %local_X_addr_1 = getelementptr i64 %local_X, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:59 %store_ln351 = store i64 %bitcast_ln78_3, i10 %local_X_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:60 %local_X_4_addr_1 = getelementptr i64 %local_X_4, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_4_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:61 %store_ln351 = store i64 %bitcast_ln78_3, i10 %local_X_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:62 %local_X_8_addr_1 = getelementptr i64 %local_X_8, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_8_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:63 %store_ln351 = store i64 %bitcast_ln78_3, i10 %local_X_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:64 %local_X_12_addr_1 = getelementptr i64 %local_X_12, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_12_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:65 %store_ln351 = store i64 %bitcast_ln78_3, i10 %local_X_12_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:66 %local_X_1_addr_1 = getelementptr i64 %local_X_1, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_1_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:67 %store_ln351 = store i64 %bitcast_ln78_4, i10 %local_X_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:68 %local_X_5_addr_1 = getelementptr i64 %local_X_5, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_5_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:69 %store_ln351 = store i64 %bitcast_ln78_4, i10 %local_X_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:70 %local_X_9_addr_1 = getelementptr i64 %local_X_9, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_9_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:71 %store_ln351 = store i64 %bitcast_ln78_4, i10 %local_X_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:72 %local_X_13_addr_1 = getelementptr i64 %local_X_13, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_13_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:73 %store_ln351 = store i64 %bitcast_ln78_4, i10 %local_X_13_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:74 %local_X_2_addr_1 = getelementptr i64 %local_X_2, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_2_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:75 %store_ln351 = store i64 %bitcast_ln78_5, i10 %local_X_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:76 %local_X_6_addr_1 = getelementptr i64 %local_X_6, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_6_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:77 %store_ln351 = store i64 %bitcast_ln78_5, i10 %local_X_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:78 %local_X_10_addr_1 = getelementptr i64 %local_X_10, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_10_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:79 %store_ln351 = store i64 %bitcast_ln78_5, i10 %local_X_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:80 %local_X_14_addr_1 = getelementptr i64 %local_X_14, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_14_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:81 %store_ln351 = store i64 %bitcast_ln78_5, i10 %local_X_14_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:82 %local_X_3_addr_1 = getelementptr i64 %local_X_3, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_3_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:83 %store_ln351 = store i64 %bitcast_ln78_6, i10 %local_X_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:84 %local_X_7_addr_1 = getelementptr i64 %local_X_7, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_7_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:85 %store_ln351 = store i64 %bitcast_ln78_6, i10 %local_X_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:86 %local_X_11_addr_1 = getelementptr i64 %local_X_11, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_11_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:87 %store_ln351 = store i64 %bitcast_ln78_6, i10 %local_X_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:88 %local_X_15_addr_1 = getelementptr i64 %local_X_15, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="local_X_15_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
if.then_ifconv:89 %store_ln351 = store i64 %bitcast_ln78_6, i10 %local_X_15_addr_1

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:90 %j_2 = add i32 %j_1, i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:91 %store_ln355 = store i32 %j_2, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
<literal name="and_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
if.then_ifconv:92 %br_ln355 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln343 = br void %for.cond35

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
computation.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
