# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Mar 13 12:49:21 2020
# 
# Allegro PCB Router v17-2-51 made 2019/01/15 at 11:46:29
# Running on: rank709-14, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name H:/Desktop/full_circuit\1234.dsn
# Batch File Name: pasde.do
# Did File Name: H:/Desktop/full_circuit/specctra1.did
# Current time = Fri Mar 13 12:49:21 2020
# PCB H:/Desktop/full_circuit
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2640.0000 ylo=-1540.0000 xhi=2640.0000 yhi=1540.0000
# Total 15 Images Consolidated.
# Via 'GU-VIA80' z=1, 2 xlo=-40.0000 ylo=-40.0000 xhi= 40.0000 yhi= 40.0000
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 29, Images Processed 43, Padstacks Processed 14
# Nets Processed 39, Net Terminals 124
# PCB Area=13440000.000  EIC=10  Area/EIC=1344000.000  SMDs=0
# Total Pin Count: 149
# Signal Connections Created 85
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 69854.8900 Horizontal 43046.2520 Vertical 26808.6380
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 69854.8900 Horizontal 41704.8900 Vertical 28150.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File H:/Desktop/full_circuit\1234_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/2173845h/AppData/Local/Temp/#Taaaaan08704.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Mar 13 12:49:22 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 69854.8900 Horizontal 43046.2520 Vertical 26808.6380
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 69854.8900 Horizontal 41704.8900 Vertical 28150.0000
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 69854.8900 Horizontal 43046.2520 Vertical 26808.6380
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 69854.8900 Horizontal 41704.8900 Vertical 28150.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Mar 13 12:49:22 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 69854.8900 Horizontal 43046.2520 Vertical 26808.6380
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 69854.8900 Horizontal 41704.8900 Vertical 28150.0000
# Start Route Pass 1 of 25
# Routing 85 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 13 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 31 (Cross: 30, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 85 Successes 78 Failures 7 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 104 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 10 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 33 (Cross: 29, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 94 Successes 92 Failures 2 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.0645
# End Pass 2 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 111 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 11 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 23 (Cross: 22, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 98 Successes 97 Failures 1 Vias 18
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.3031
# End Pass 3 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 15 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 115 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 24 (Cross: 17, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 101 Successes 101 Failures 0 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.0434
# End Pass 4 of 25
# <<WARNING:>> Smart Route: Average reduction ratio only 10 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 10 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 14 (Cross: 11, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 97 Successes 96 Failures 1 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.4167
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 18 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 8 (Cross: 5, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 29 Successes 29 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 17 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 10 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 4 (Cross: 2, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 10 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 9 of 25
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 11 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 10 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 7 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 19 (Cross: 2, Clear: 17, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 11 of 25
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 15 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 7 (Cross: 6, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 15 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 6 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 3 (Cross: 1, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 13 of 25
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 10 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 25
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 14 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 5 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 15 of 25
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 10 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 16 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 6 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 17 of 25
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|     1|   7|    7|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    29|     4|   2|    2|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    22|     1|   1|    0|   18|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  4|    17|     7|   0|    0|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|    11|     3|   1|    0|   21|    0|   0| 41|  0:00:00|  0:00:00|
# Route    |  6|     5|     3|   0|    0|   25|    0|   0| 42|  0:00:00|  0:00:00|
# Route    |  7|     1|     1|   0|    0|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  8|     2|     2|   0|    0|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     2|     1|   0|    0|   25|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     1|     1|   0|    0|   25|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|    17|   0|    0|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     6|     1|   0|    0|   24|    0|   0| 63|  0:00:00|  0:00:00|
# Route    | 13|     1|     2|   0|    0|   25|    0|   0| 57|  0:00:00|  0:00:00|
# Route    | 14|     0|     1|   0|    0|   25|    0|   0| 66|  0:00:01|  0:00:01|
# Route    | 15|     4|     0|   0|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 16|     0|     1|   0|    0|   22|    0|   0| 75|  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|    0|   23|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 4 Total Vias 23
# Percent Connected  100.00
# Manhattan Length 71907.9400 Horizontal 44137.2710 Vertical 27770.6690
# Routed Length 90103.8400 Horizontal 48471.5800 Vertical 41632.2600
# Ratio Actual / Manhattan   1.2530
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 12:49:24 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 4 Total Vias 23
# Percent Connected  100.00
# Manhattan Length 71907.9400 Horizontal 44137.2710 Vertical 27770.6690
# Routed Length 90103.8400 Horizontal 48471.5800 Vertical 41632.2600
# Ratio Actual / Manhattan   1.2530
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 123 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 104 Successes 102 Failures 2 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Start Clean Pass 2 of 2
# Routing 128 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 103 Successes 101 Failures 2 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|     1|   7|    7|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    29|     4|   2|    2|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    22|     1|   1|    0|   18|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  4|    17|     7|   0|    0|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|    11|     3|   1|    0|   21|    0|   0| 41|  0:00:00|  0:00:00|
# Route    |  6|     5|     3|   0|    0|   25|    0|   0| 42|  0:00:00|  0:00:00|
# Route    |  7|     1|     1|   0|    0|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  8|     2|     2|   0|    0|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     2|     1|   0|    0|   25|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     1|     1|   0|    0|   25|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|    17|   0|    0|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     6|     1|   0|    0|   24|    0|   0| 63|  0:00:00|  0:00:00|
# Route    | 13|     1|     2|   0|    0|   25|    0|   0| 57|  0:00:00|  0:00:00|
# Route    | 14|     0|     1|   0|    0|   25|    0|   0| 66|  0:00:01|  0:00:01|
# Route    | 15|     4|     0|   0|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 16|     0|     1|   0|    0|   22|    0|   0| 75|  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|    0|   23|    0|   0|100|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   2|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   2|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 2 Total Vias 23
# Percent Connected  100.00
# Manhattan Length 70467.7300 Horizontal 42952.1500 Vertical 27515.5800
# Routed Length 84909.7700 Horizontal 45467.4300 Vertical 39442.3400
# Ratio Actual / Manhattan   1.2049
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 12:49:24 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 2 Total Vias 23
# Percent Connected  100.00
# Manhattan Length 70467.7300 Horizontal 42952.1500 Vertical 27515.5800
# Routed Length 84909.7700 Horizontal 45467.4300 Vertical 39442.3400
# Ratio Actual / Manhattan   1.2049
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 125 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 103 Successes 102 Failures 1 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Start Clean Pass 2 of 2
# Routing 125 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 104 Successes 102 Failures 2 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|     1|   7|    7|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    29|     4|   2|    2|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    22|     1|   1|    0|   18|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  4|    17|     7|   0|    0|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|    11|     3|   1|    0|   21|    0|   0| 41|  0:00:00|  0:00:00|
# Route    |  6|     5|     3|   0|    0|   25|    0|   0| 42|  0:00:00|  0:00:00|
# Route    |  7|     1|     1|   0|    0|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  8|     2|     2|   0|    0|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     2|     1|   0|    0|   25|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     1|     1|   0|    0|   25|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|    17|   0|    0|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     6|     1|   0|    0|   24|    0|   0| 63|  0:00:00|  0:00:00|
# Route    | 13|     1|     2|   0|    0|   25|    0|   0| 57|  0:00:00|  0:00:00|
# Route    | 14|     0|     1|   0|    0|   25|    0|   0| 66|  0:00:01|  0:00:01|
# Route    | 15|     4|     0|   0|    0|   26|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 16|     0|     1|   0|    0|   22|    0|   0| 75|  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|    0|   23|    0|   0|100|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   2|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   2|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   1|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   2|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit\1234.dsn
# Nets 39 Connections 85 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 2 Total Vias 23
# Percent Connected  100.00
# Manhattan Length 70437.7300 Horizontal 42915.9800 Vertical 27521.7500
# Routed Length 84458.5500 Horizontal 45287.4300 Vertical 39171.1200
# Ratio Actual / Manhattan   1.1991
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/2173845h/AppData/Local/Temp/#Taaaaao08704.tmp
# Routing Written to File C:/Users/2173845h/AppData/Local/Temp/#Taaaaao08704.tmp
quit
