### File Name: C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\fil_test_fil.log
### Created: 29-Dec-2017 18:41:13
### Generated by MATLAB 9.3 

### FPGA-in-the-Loop Summary
###    Board: XUP Atlys Spartan-6 development board
###    DUT frequency: 25MHz

### Generating ISE project and running programming file generation ...
###    Project:
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\fpgaproj\fil_test_fil.xise
###    Target Device:
###       Spartan6 xc6slx45-2csg324
###    Property Settings:
###       "Optimization Goal" = "Speed"
###       "Combinatorial Logic Optimization" = "True" (Map)
###    User design files:
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\fil_test.vhd
###    Generated files:
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\MWClkMgr.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwrxmac.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwtxmac.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwpingram.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\MWMAC.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\MWDPRAM.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\FILUDPCRC.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\FILPktMUX.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\FILCmdProc.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\MWAsyncFIFO.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\FILDataProc.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\MWPKTBuffer.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\MWUDPPKTBuilder.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\FILPktProc.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\FILCommLayer.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwfil_dpscram.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwfil_udfifo.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwfil_bus2dut.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwfil_chifcore.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwfil_controller.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwfil_dut2bus.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\fil_test_wrapper.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\mwfil_chiftop.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\FILCore.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\MWMdioBasic.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\fil_test_fil.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\filsrc\fil_test_fil.ucf
### 
### Running programming file generation ...

### Programming file generation completed.

