{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613860988745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613860988757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 17:43:08 2021 " "Processing started: Sat Feb 20 17:43:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613860988757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613860988757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613860988757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613860990155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613860990156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/MUL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613861007644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613861007653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007653 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.v(9) " "Verilog HDL information at random.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "random.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/random.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1613861007659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613861007661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_bcd_converter " "Found entity 1: hex_to_bcd_converter" {  } { { "hex_to_bcd_converter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/hex_to_bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613861007669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613861007678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613861007686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007686 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 lab2.v(5) " "Verilog HDL Expression warning at lab2.v(5): truncated literal to match 1 bits" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 5 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1613861007692 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \")\" lab2.v(109) " "Verilog HDL syntax error at lab2.v(109) near text: \"\]\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 109 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613861007693 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \".\", or an identifier lab2.v(109) " "Verilog HDL syntax error at lab2.v(109) near text: \",\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 109 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613861007693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "START lab2.v(120) " "Verilog HDL Declaration error at lab2.v(120): identifier \"START\" is already declared in the present scope" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613861007693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "WAIT_FOR_RAND lab2.v(126) " "Verilog HDL Declaration error at lab2.v(126): identifier \"WAIT_FOR_RAND\" is already declared in the present scope" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 126 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613861007693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "WAIT_MS lab2.v(135) " "Verilog HDL Declaration error at lab2.v(135): identifier \"WAIT_MS\" is already declared in the present scope" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 135 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613861007693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "COUNTING lab2.v(144) " "Verilog HDL Declaration error at lab2.v(144): identifier \"COUNTING\" is already declared in the present scope" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 144 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613861007693 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier lab2.v(146) " "Verilog HDL syntax error at lab2.v(146) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 146 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613861007694 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier lab2.v(148) " "Verilog HDL syntax error at lab2.v(148) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 148 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613861007694 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "END lab2.v(155) " "Verilog HDL Declaration error at lab2.v(155): identifier \"END\" is already declared in the present scope" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 155 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613861007694 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier lab2.v(156) " "Verilog HDL syntax error at lab2.v(156) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613861007694 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CHEATING lab2.v(163) " "Verilog HDL Declaration error at lab2.v(163): identifier \"CHEATING\" is already declared in the present scope" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 163 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613861007694 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab2 lab2.v(1) " "Ignored design unit \"lab2\" at lab2.v(1) due to previous errors" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613861007694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 0 0 " "Found 0 design units, including 0 entities, in source file lab2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007735 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613861007904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 20 17:43:27 2021 " "Processing ended: Sat Feb 20 17:43:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613861007904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613861007904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613861007904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861007904 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613861008563 ""}
