# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project fcalc
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project simdemo
# Compile of simdemo.vhd was successful.
# Compile of simdemo_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.simdemo_tb
# vsim work.simdemo_tb 
# Start time: 16:43:48 on Dec 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.numeric_bit(body)
# Loading work.simdemo_tb(sim)#1
add list  \
sim:/simdemo_tb/clk_tb \
sim:/simdemo_tb/rst_tb \
sim:/simdemo_tb/out1_tb \
sim:/simdemo_tb/out2_tb
add list  \
sim:/simdemo_tb/testobjekt/reg1 \
sim:/simdemo_tb/testobjekt/reg2 \
sim:/simdemo_tb/testobjekt/nreg1
run 250ns
add list  \
sim:/simdemo_tb/testobjekt/clk
add list  \
sim:/simdemo_tb/rst_tb
add list  \
sim:/simdemo_tb/testobjekt/reg1
add list  \
sim:/simdemo_tb/testobjekt/reg2
add list  \
sim:/simdemo_tb/testobjekt/nreg1
add list  \
sim:/simdemo_tb/testobjekt/out1
add list  \
sim:/simdemo_tb/testobjekt/out2
# End time: 17:15:12 on Dec 04,2023, Elapsed time: 0:31:24
# Errors: 0, Warnings: 0
