git clone --depth 1 --no-tags https://github.com/etanboga/CSM152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165148803
git clone --depth 1 --no-tags https://github.com/varlanan/digsys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166324511
git clone --depth 1 --no-tags https://github.com/kimlin20011/CPU_verilog_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166732004
git clone --depth 1 --no-tags https://github.com/serliu/559_Homework1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167025073
git clone --depth 1 --no-tags https://github.com/Acesarsilva/MaquinaDeEstados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162777853
git clone --depth 1 --no-tags https://github.com/taiyingchen/CA-project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163469563
git clone --depth 1 --no-tags https://github.com/935963004/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164101835
git clone --depth 1 --no-tags https://github.com/YoungDoing/AXI_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163576144
git clone --depth 1 --no-tags https://github.com/dillonhuff/Catapult_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164027308
git clone --depth 1 --no-tags https://github.com/pullp/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162819945
git clone --depth 1 --no-tags https://github.com/mahdyabdnia/cpu2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162627814
git clone --depth 1 --no-tags https://github.com/Yung-Chih/Hardware-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162600555
git clone --depth 1 --no-tags https://github.com/knknkn1162/verilog_sw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163641077
git clone --depth 1 --no-tags https://github.com/dhruvinrsoni/computer-architecture-course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163588131
git clone --depth 1 --no-tags https://github.com/unitristen/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164745608
git clone --depth 1 --no-tags https://github.com/nathanJarvis/audio_equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164460219
git clone --depth 1 --no-tags https://github.com/phamquandung/Down_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163805094
git clone --depth 1 --no-tags https://github.com/npdoan1996/16-bitRISCProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163901883
git clone --depth 1 --no-tags https://github.com/jmwashi/miniprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162615153
git clone --depth 1 --no-tags https://github.com/chandrashiv/ARP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164854566
git clone --depth 1 --no-tags https://github.com/Kevin99214/Digital-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164774485
git clone --depth 1 --no-tags https://github.com/hmaharaja/running-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166108960
git clone --depth 1 --no-tags https://github.com/SuhaybY/RockBand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166441728
git clone --depth 1 --no-tags https://github.com/cyamaneren/Hardware-and-Software-Codesign-for-Booth-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166262635
git clone --depth 1 --no-tags https://github.com/wangpy1489/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166530277
git clone --depth 1 --no-tags https://github.com/cansuynk/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166665547
git clone --depth 1 --no-tags https://github.com/marksun2015/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166916226
git clone --depth 1 --no-tags https://github.com/karanpanjabi/ddco_lab_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166962523
git clone --depth 1 --no-tags https://github.com/TristonK/final_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162776789
git clone --depth 1 --no-tags https://github.com/oynxchidori/Arithmetic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163618110
git clone --depth 1 --no-tags https://github.com/Mkustra/FIR-filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163505633
git clone --depth 1 --no-tags https://github.com/tacianoamorim/projetoNano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163105460
git clone --depth 1 --no-tags https://github.com/axwl03/Elevator-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164310257
git clone --depth 1 --no-tags https://github.com/cuilantao/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164543621
git clone --depth 1 --no-tags https://github.com/JustinFCalderon/MazeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163352292
git clone --depth 1 --no-tags https://github.com/kian98/simple_mips32_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163506171
git clone --depth 1 --no-tags https://github.com/arphun/Verilog_Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163605037
git clone --depth 1 --no-tags https://github.com/qiujianqin/testgit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163655691
git clone --depth 1 --no-tags https://github.com/idiloAO/Etch-a-Sketch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163705446
git clone --depth 1 --no-tags https://github.com/phamquandung/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163802342
git clone --depth 1 --no-tags https://github.com/Jonnyi789/MIPS-subset-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167055084
git clone --depth 1 --no-tags https://github.com/kuzhylol/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164163408
git clone --depth 1 --no-tags https://github.com/HYACCCINT/space_shooter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162827928
git clone --depth 1 --no-tags https://github.com/AryaGuo/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162942962
git clone --depth 1 --no-tags https://github.com/aj03471/aj03471_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166398631
git clone --depth 1 --no-tags https://github.com/dtapiaschool/SeniorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166313068
git clone --depth 1 --no-tags https://github.com/fat1nad/fn3768_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166936746
git clone --depth 1 --no-tags https://github.com/PomeloFruit/NES-Video-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164994246
git clone --depth 1 --no-tags https://github.com/bhavesh325/Comp_Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165823003
git clone --depth 1 --no-tags https://github.com/RitaKaush/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165979242
git clone --depth 1 --no-tags https://github.com/IBassemTarek/pipe-line.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167077524
git clone --depth 1 --no-tags https://github.com/InaraNC/ic03561_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166984037
git clone --depth 1 --no-tags https://github.com/msh54/Ergs-Do-Float-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167059525
git clone --depth 1 --no-tags https://github.com/piyuhg/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165413847
git clone --depth 1 --no-tags https://github.com/kirk3207/BeerProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163731542
git clone --depth 1 --no-tags https://github.com/knknkn1162/serial_verilog_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163733930
git clone --depth 1 --no-tags https://github.com/michaelconnor468/FPGAGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164260944
git clone --depth 1 --no-tags https://github.com/oynxchidori/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163618393
git clone --depth 1 --no-tags https://github.com/SaraSaffari/CA6_CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162550461
git clone --depth 1 --no-tags https://github.com/deodatomatheus/Relogio-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162766274
git clone --depth 1 --no-tags https://github.com/Brook1711/tail-lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162711340
git clone --depth 1 --no-tags https://github.com/oynxchidori/8-bit-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163618788
git clone --depth 1 --no-tags https://github.com/SuperQiQi0701/Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163633127
git clone --depth 1 --no-tags https://github.com/tehSharkness/timing_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163454081
git clone --depth 1 --no-tags https://github.com/s0606757/CO-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163598109
git clone --depth 1 --no-tags https://github.com/KevinChenROC/single-clock-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163244258
git clone --depth 1 --no-tags https://github.com/alinasr/ANFIS_FPGA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162829316
git clone --depth 1 --no-tags https://github.com/tstroobosscher/ComputerOrganizationAndDesign5th.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163647309
git clone --depth 1 --no-tags https://github.com/thalissonmt/Digital_Systems-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164413354
git clone --depth 1 --no-tags https://github.com/mhelshou/MyMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162668001
git clone --depth 1 --no-tags https://github.com/astenson/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162760749
git clone --depth 1 --no-tags https://github.com/deodatomatheus/IHSBank.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162768387
git clone --depth 1 --no-tags https://github.com/anh96bk/CPU8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163161386
git clone --depth 1 --no-tags https://github.com/hamzayogurtcuoglu/CSE331---Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166875774
git clone --depth 1 --no-tags https://github.com/raman-chumber/Verilog-Programming-for-Computer-Systems-Structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166439016
git clone --depth 1 --no-tags https://github.com/zhonglii/Simple-RISC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166195576
git clone --depth 1 --no-tags https://github.com/nealcrawford/SAP_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165334218
git clone --depth 1 --no-tags https://github.com/brahmakulkarni/DM-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166010050
git clone --depth 1 --no-tags https://github.com/williamzhao23/tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164172719
git clone --depth 1 --no-tags https://github.com/Teranvl/learning_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164662680
git clone --depth 1 --no-tags https://github.com/vancam95/HumanDetectionSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164464298
git clone --depth 1 --no-tags https://github.com/nvchuyen/VLSI_20181-MCU-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164359958
git clone --depth 1 --no-tags https://github.com/winterfell1610/pool_row_input.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163835285
git clone --depth 1 --no-tags https://github.com/zeapoem/e200_asic_trojan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163086767
git clone --depth 1 --no-tags https://github.com/raunakmokhasi/ALUverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163328823
git clone --depth 1 --no-tags https://github.com/ox1234/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162970982
git clone --depth 1 --no-tags https://github.com/s0606757/ICLAB-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163577968
git clone --depth 1 --no-tags https://github.com/Sophi/FPGA-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163528978
git clone --depth 1 --no-tags https://github.com/ramondcsilva/Verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163601285
git clone --depth 1 --no-tags https://github.com/Xiang-Pan/HUST_ComputerOrginazation_CourseProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165472150
git clone --depth 1 --no-tags https://github.com/wytizxy/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166867523
