<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::SIInstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo</a>(const AMDGPUSubtarget &amp;st)</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a58203b8f415a78d082923000130b17f7">areLoadsFromSameBasePtr</a>(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a434d3d583df18752322b7bfe76f44d27">areMemAccessesTriviallyDisjoint</a>(MachineInstr *MIa, MachineInstr *MIb, AliasAnalysis *AA=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a68b49268c3f44eda7547623c4bffd34a">buildIndirectRead</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab786c7b20166a90cd02ae21c67ee12a3">buildIndirectWrite</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac913966953b9babaac3b59f0b1fbf434">buildMovInstr</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#aab9bc717f33e1362e97b993051fd0907">calculateIndirectAddress</a>(unsigned RegIndex, unsigned Channel) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a642025454a5c7cf5ca7a92ce3f46523d">calculateLDSSpillAddress</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, RegScavenger *RS, unsigned TmpReg, unsigned Offset, unsigned Size) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">canFoldMemoryOperand</a>(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9aa1848b578673c3f759717f477dfb07">canFoldOffset</a>(unsigned OffsetSize, unsigned AS) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a>(const MachineInstr &amp;MI, unsigned OpNo) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">commuteInstruction</a>(MachineInstr *MI, bool NewMI=false) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">convertToThreeAddress</a>(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a485723b6d29c01aae976003e3984e76a">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">DefinesPredicate</a>(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">enableClusterLoads</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a48c0b48cf207dce30981fcb6028f8a43">expandPostRAPseudo</a>(MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4db504aa65992fc7d324c1546563880a">findCommutedOpIndices</a>(MachineInstr *MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a910dff06c386dace309ee26d05c21cab">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, MachineInstr *LoadMI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a57359527a2c5c3f77d1b9bbd003a4800">getDefaultRsrcDataFormat</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2772e27dd437f135cce33dc2c0a91cd1">getIndirectAddrRegClass</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac60f26fbfaf848028ab67ea463e0563d">getLdStBaseRegImmOfs</a>(MachineInstr *LdSt, unsigned &amp;BaseReg, unsigned &amp;Offset, const TargetRegisterInfo *TRI) const final</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a>(uint16_t Opcode, unsigned Channels) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a16bf832ae1b888f725003245f6dcabca">getMovOpcode</a>(const TargetRegisterClass *DstRC) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(MachineInstr &amp;MI, unsigned OperandName) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ade868541dbd8491f1fabe558972e47ca">getNamedOperand</a>(const MachineInstr &amp;MI, unsigned OpName) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">getOpcodeAfterMemoryUnfold</a>(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(const MachineInstr &amp;MI, unsigned OpNo) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">getRegisterInfo</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">hasLoadFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#abcf1679e5c2234320c4a43edc015eb2d">hasModifiers</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#af0a1524a0fcf05745cf2e55091043052">hasModifiersSet</a>(const MachineInstr &amp;MI, unsigned OpName) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">hasVALU32BitEncoding</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">insertNoop</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">insertNOPs</a>(MachineBasicBlock::iterator MI, int Count) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae1d33e1508b6c8b176cc3c71b18e2dff">isDS</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a641fa0b0cbb1ed77ffdddef09de9b7fb">isFLAT</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">isImmOperandLegal</a>(const MachineInstr *MI, unsigned OpNo, const MachineOperand &amp;MO) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(const APInt &amp;Imm) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a72710d857492f2adee54d353ad26cf99">isInlineConstant</a>(const MachineOperand &amp;MO) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(const MachineOperand &amp;MO) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">isLoadFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">isLoadFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#afbf8696ed38828a57f76efd7b4deeef0">isMIMG</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a7605835007cfee788e281d8eef49cc68">isMov</a>(unsigned Opcode) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae1338888722ecd5d7f33139a90f4127c">isMTBUF</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#adfe4c2988d1d2d1ed322d9a9aec95080">isMUBUF</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2ab97b43eb9bf9e6153482446ee1dd61">isOperandLegal</a>(const MachineInstr *MI, unsigned OpIdx, const MachineOperand *MO=nullptr) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">isPredicable</a>(MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">isPredicated</a>(const MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a338d933d6716455ed9b99f544690d30d">isSafeToMoveRegClassDefs</a>(const TargetRegisterClass *RC) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#adbe769d3015a25ea63b10892845651f4">isSALU</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">isSALUOpSupportedOnVALU</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad31baabce7901889a239c8863cbed48a">isSMRD</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac3a71b91294f4c454eb3a1e2367b8f30">isSOP1</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a8a3413538f14059b1971c2ed66241a6e">isSOP2</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0bac30218660159281d136a2764a4862">isSOPC</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab513ef9ada5465778f93f75f0188fefb">isSOPK</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a796a04b459fb49e5be2e2791cbb56ce4">isSOPP</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3f86c528e38f54be05aafa6a67b7df1f">isTriviallyReMaterializable</a>(const MachineInstr *MI, AliasAnalysis *AA=nullptr) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0ce67f9d33bf030a7337b756a4d924de">isVALU</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a11c1f23720b2e8372def346c704c0162">isVOP1</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a38bde7e010ee13fcbd7e94493586a84b">isVOP2</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a95c5500ab2ec71a0dd875690e6c3f2ad">isVOP3</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6f1a67aa0c7c1ae8f22fef2c41ab6bbb">isVOPC</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(MachineInstr *MI, unsigned OpIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0</a>(MachineInstr *MoveRel, MachineBasicBlock::iterator I, unsigned SavReg, unsigned IndexReg) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">moveSMRDToVALU</a>(MachineInstr *MI, MachineRegisterInfo &amp;MRI) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">moveToVALU</a>(MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">pseudoToMCOpcode</a>(int Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">reserveIndirectRegisters</a>(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">ReverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a25d4b01004becfd71373840ad94c91ae">shouldClusterLoads</a>(MachineInstr *FirstLdSt, MachineInstr *SecondLdSt, unsigned NumLoads) const final</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">shouldScheduleLoadsNear</a>(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a432cc4c133f32490873be6b349e16996">SIInstrInfo</a>(const AMDGPUSubtarget &amp;st)</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab748840613b47e7aad2f90cfd9b7b428">splitSMRD</a>(MachineInstr *MI, const TargetRegisterClass *HalfRC, unsigned HalfImmOp, unsigned HalfSGPROp, MachineInstr *&amp;Lo, MachineInstr *&amp;Hi) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a></td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">SubsumesPredicate</a>(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a>(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2176410e446d74db1f31213fb57989b9">unfoldMemoryOperand</a>(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac47dd5fbef3e0ab32386d23e2c71a107">usesConstantBus</a>(const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a33688f3bece93e537b79954a6551bb85">verifyInstruction</a>(const MachineInstr *MI, StringRef &amp;ErrInfo) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
