#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 12 02:05:02 2024
# Process ID: 7740
# Current directory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.runs/hdmi_xlconstant_1_0_synth_1
# Command line: vivado -log hdmi_xlconstant_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_xlconstant_1_0.tcl
# Log file: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.runs/hdmi_xlconstant_1_0_synth_1/hdmi_xlconstant_1_0.vds
# Journal file: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.runs/hdmi_xlconstant_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source hdmi_xlconstant_1_0.tcl -notrace
Command: synth_design -top hdmi_xlconstant_1_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7863 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1323.340 ; gain = 88.945 ; free physical = 6988 ; free virtual = 12960
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_xlconstant_1_0' [/home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xlconstant_1_0/synth/hdmi_xlconstant_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 3972'b000000000001000000100000001000000001010000001000001000100000000001000000100000010000000100000000101000000100000000010000000000100000001000000100000001000000001010000001000000000100000000001000000001010000101000001010000001100100001010000000101000000001010000001000000100000001000000001010000001000000000100000000001000000000100000010000000100000000101000000100000000010000000000100000000001000000100000001000000001010000001000001000100000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000001000000001010000001000001000100000000001000000100000010000000100000000101000000100000000010000000000100000001000000100000001000000001010000001000000000100000000001000000001010000101000001010000001100100001010000000101000000001010000001000000100000001000000001010000001000000000100000000001000000000100000010000000100000000101000000100000000010000000000100000000001000000100000001000000001010000001000001000100000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000001000000001010000001000001000100000000001000000100000010000000100000000101000000100000000010000000000100000001000000100000001000000001010000001000000000100000000001000000001010000101000001010000001100100001010000000101000000001010000001000000100000001000000001010000001000000000100000000001000000000100000010000000100000000101000000100000000010000000000100000000001000000100000001000000001010000001000001000100000000001 
	Parameter CONST_WIDTH bound to: 3969 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_xlconstant_1_0' (2#1) [/home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xlconstant_1_0/synth/hdmi_xlconstant_1_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1367.965 ; gain = 133.570 ; free physical = 6936 ; free virtual = 12924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1367.965 ; gain = 133.570 ; free physical = 6923 ; free virtual = 12910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1367.965 ; gain = 133.570 ; free physical = 6923 ; free virtual = 12910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1674.020 ; gain = 2.000 ; free physical = 6076 ; free virtual = 12102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1674.020 ; gain = 439.625 ; free physical = 6216 ; free virtual = 12243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1674.020 ; gain = 439.625 ; free physical = 6216 ; free virtual = 12242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1674.020 ; gain = 439.625 ; free physical = 6218 ; free virtual = 12244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1674.020 ; gain = 439.625 ; free physical = 6215 ; free virtual = 12243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design hdmi_xlconstant_1_0 has an empty top module
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3968] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3967] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3966] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3965] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3964] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3963] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3962] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3961] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3960] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3959] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3958] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3957] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3956] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3955] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3954] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3953] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3952] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3951] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3950] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3949] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3948] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3947] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3946] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3945] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3944] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3943] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3942] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3941] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3940] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3939] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3938] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3937] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3936] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3935] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3934] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3933] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3932] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3931] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3930] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3929] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3928] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3927] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3926] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3925] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3924] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3923] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3922] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3921] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3920] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3919] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3918] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3917] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3916] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3915] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3914] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3913] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3912] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3911] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3910] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3909] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3908] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3907] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3906] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3905] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3904] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3903] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3902] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3901] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3900] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3899] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3898] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3897] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3896] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3895] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3894] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3893] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3892] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3891] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3890] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3889] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3888] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3887] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3886] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3885] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3884] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3883] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3882] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3881] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3880] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3879] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3878] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3877] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3876] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3875] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3874] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3873] driven by constant 1
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3872] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3871] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3870] driven by constant 0
INFO: [Synth 8-3917] design hdmi_xlconstant_1_0 has port dout[3869] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1674.020 ; gain = 439.625 ; free physical = 6206 ; free virtual = 12236
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1684.004 ; gain = 449.609 ; free physical = 5658 ; free virtual = 11710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1684.004 ; gain = 449.609 ; free physical = 5658 ; free virtual = 11710
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.004 ; gain = 450.609 ; free physical = 5653 ; free virtual = 11705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.004 ; gain = 450.609 ; free physical = 5683 ; free virtual = 11736
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.004 ; gain = 450.609 ; free physical = 5683 ; free virtual = 11736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.004 ; gain = 450.609 ; free physical = 5683 ; free virtual = 11736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.004 ; gain = 450.609 ; free physical = 5683 ; free virtual = 11736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.004 ; gain = 450.609 ; free physical = 5683 ; free virtual = 11736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.004 ; gain = 450.609 ; free physical = 5683 ; free virtual = 11736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.004 ; gain = 450.609 ; free physical = 5683 ; free virtual = 11736
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.004 ; gain = 144.555 ; free physical = 5759 ; free virtual = 11811
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1685.012 ; gain = 450.609 ; free physical = 5759 ; free virtual = 11811
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1707.004 ; gain = 484.117 ; free physical = 5716 ; free virtual = 11769
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.runs/hdmi_xlconstant_1_0_synth_1/hdmi_xlconstant_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_xlconstant_1_0/hdmi_xlconstant_1_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.runs/hdmi_xlconstant_1_0_synth_1/hdmi_xlconstant_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_xlconstant_1_0_utilization_synth.rpt -pb hdmi_xlconstant_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1707.004 ; gain = 0.000 ; free physical = 5701 ; free virtual = 11754
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 02:05:52 2024...
