Compile Report
Microsemi Corporation - Microsemi Libero Software Release v11.5 SP3 (Version 11.5.3.10)
Date: Sun Oct 04 22:10:23 2015

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 3.3V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | No             |
+--------------------------------+----------------+

Source Files
+---------+-------------------------------------------------------------+
| Topcell | top                                                         |
| Format  | EDIF                                                        |
| Source  | C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.edn |
+---------+-------------------------------------------------------------+

Options
+---------------------------------------------------------+-------+
| Merge User SDC file(s) with Existing Timing Constraints | true  |
| Abort Compile if errors are found in PDC file(s)        | true  |
| Enable Design Separation Methodology                    | false |
| Limit the number of high fanout nets to display to      | 10    |
+---------------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 240  | 12084 | 1.99       |
| DFF                       | 160  | 12084 | 1.32       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 2    | 84    | 2.38       |
| -- Single-ended I/O       | 2    | 84    | 2.38       |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 1    | 22    | 4.55       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 204  | 124 |
| RAM64x18 Interface Logic | 36   | 36  |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 240  | 160 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 7      | 1    |
| 8      | 1    |
| 14     | 1    |
| Total  | 3    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 1            | 0           | 0               |
| Output I/O                    | 1            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  1    |  1     |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  2    | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+--------------------------------------------+
| Fanout | Type    | Name                                       |
+--------+---------+--------------------------------------------+
| 126    | INT_NET | Net   : FCCC_0_GL0                         |
|        |         | Driver: FCCC_0/GL0_INST/U0_RGB1            |
|        |         | Source: NETLIST                            |
| 115    | INT_NET | Net   : COREABC_0_PRESETN                  |
|        |         | Driver: COREABC_0/RSTSYNC2_RNIK5VD/U0_RGB1 |
|        |         | Source: NETLIST                            |
+--------+---------+--------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                            |
+--------+---------+-------------------------------------------------------------------------------------------------+
| 21     | INT_NET | Net   : COREABC_0/accum_next10                                                                  |
|        |         | Driver: COREABC_0/INSTR_CMD[1]                                                                  |
| 20     | INT_NET | Net   : CoreUARTapb_0/uUART/baud_clock                                                          |
|        |         | Driver: CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int                     |
| 17     | INT_NET | Net   : COREABC_0/INSTR_SCMD[0]                                                                 |
|        |         | Driver: COREABC_0/INSTR_SCMD[0]                                                                 |
| 17     | INT_NET | Net   : COREABC_0/INSTR_SCMD[1]                                                                 |
|        |         | Driver: COREABC_0/INSTR_SCMD[1]                                                                 |
| 14     | INT_NET | Net   : COREABC_0/COREABC_0_APB3master_PSELx                                                    |
|        |         | Driver: COREABC_0/PSELI                                                                         |
| 13     | INT_NET | Net   : CoreUARTapb_0/uUART/make_RX/N_140                                                       |
|        |         | Driver: CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6[0]                                         |
| 12     | INT_NET | Net   : CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr                          |
|        |         | Driver: CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr |
| 11     | INT_NET | Net   : COREABC_0_APB3master_PADDR[2]                                                           |
|        |         | Driver: COREABC_0/INSTR_ADDR[2]                                                                 |
| 10     | INT_NET | Net   : CoreUARTapb_0.uUART.reg_write.un1_csn                                                   |
|        |         | Driver: COREABC_0/PENABLEI_RNIAR8D1_0                                                           |
| 10     | INT_NET | Net   : COREABC_0/ICYCLE[0]                                                                     |
|        |         | Driver: COREABC_0/ICYCLE[0]                                                                     |
+--------+---------+-------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                            |
+--------+---------+-------------------------------------------------------------------------------------------------+
| 21     | INT_NET | Net   : COREABC_0/accum_next10                                                                  |
|        |         | Driver: COREABC_0/INSTR_CMD[1]                                                                  |
| 20     | INT_NET | Net   : CoreUARTapb_0/uUART/baud_clock                                                          |
|        |         | Driver: CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int                     |
| 17     | INT_NET | Net   : COREABC_0/INSTR_SCMD[0]                                                                 |
|        |         | Driver: COREABC_0/INSTR_SCMD[0]                                                                 |
| 17     | INT_NET | Net   : COREABC_0/INSTR_SCMD[1]                                                                 |
|        |         | Driver: COREABC_0/INSTR_SCMD[1]                                                                 |
| 14     | INT_NET | Net   : COREABC_0/COREABC_0_APB3master_PSELx                                                    |
|        |         | Driver: COREABC_0/PSELI                                                                         |
| 13     | INT_NET | Net   : CoreUARTapb_0/uUART/make_RX/N_140                                                       |
|        |         | Driver: CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6[0]                                         |
| 12     | INT_NET | Net   : CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr                          |
|        |         | Driver: CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr |
| 11     | INT_NET | Net   : COREABC_0_APB3master_PADDR[2]                                                           |
|        |         | Driver: COREABC_0/INSTR_ADDR[2]                                                                 |
| 10     | INT_NET | Net   : CoreUARTapb_0.uUART.reg_write.un1_csn                                                   |
|        |         | Driver: COREABC_0/PENABLEI_RNIAR8D1_0                                                           |
| 10     | INT_NET | Net   : COREABC_0/ICYCLE[0]                                                                     |
|        |         | Driver: COREABC_0/ICYCLE[0]                                                                     |
+--------+---------+-------------------------------------------------------------------------------------------------+

