Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: FloatingDivision.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FloatingDivision.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FloatingDivision"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : FloatingDivision
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\TEST_TRAILS\FloatingMultiplication.v" into library work
Parsing module <FloatingMultiplication>.
Analyzing Verilog file "C:\Xilinx\TEST_TRAILS\FloatingAddition.v" into library work
Parsing module <FloatingAddition>.
Analyzing Verilog file "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" into library work
Parsing module <FloatingDivision>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 47: Port overflow is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 49: Port clk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 52: Port overflow is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 53: Port clk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 54: Port overflow is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 57: Port overflow is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 58: Port clk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 59: Port overflow is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 62: Port overflow is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 63: Port clk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 64: Port overflow is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 71: Port overflow is not connected to this instance

Elaborating module <FloatingDivision>.

Elaborating module <FloatingMultiplication>.
WARNING:HDLCompiler:413 - "C:\Xilinx\TEST_TRAILS\FloatingMultiplication.v" Line 47: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 48: Assignment to debug ignored, since the identifier is never used

Elaborating module <FloatingAddition>.
WARNING:HDLCompiler:552 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 49: Input port clk is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 53: Input port clk is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 58: Input port clk is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" Line 63: Input port clk is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FloatingDivision>.
    Related source file is "C:\Xilinx\TEST_TRAILS\FloatingDivision.v".
        XLEN = 32
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'A1', is tied to GND.
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'A2', is tied to GND.
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'A3', is tied to GND.
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'A4', is tied to GND.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 47: Output port <overflow> of the instance <M1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 47: Output port <underflow> of the instance <M1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 47: Output port <exception> of the instance <M1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 49: Output port <overflow> of the instance <A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 49: Output port <underflow> of the instance <A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 49: Output port <exception> of the instance <A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 52: Output port <overflow> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 52: Output port <underflow> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 52: Output port <exception> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 53: Output port <overflow> of the instance <A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 53: Output port <underflow> of the instance <A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 53: Output port <exception> of the instance <A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 54: Output port <overflow> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 54: Output port <underflow> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 54: Output port <exception> of the instance <M3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 57: Output port <overflow> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 57: Output port <underflow> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 57: Output port <exception> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 58: Output port <overflow> of the instance <A3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 58: Output port <underflow> of the instance <A3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 58: Output port <exception> of the instance <A3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 59: Output port <overflow> of the instance <M5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 59: Output port <underflow> of the instance <M5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 59: Output port <exception> of the instance <M5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 62: Output port <overflow> of the instance <M6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 62: Output port <underflow> of the instance <M6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 62: Output port <exception> of the instance <M6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 63: Output port <overflow> of the instance <A4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 63: Output port <underflow> of the instance <A4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 63: Output port <exception> of the instance <A4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 64: Output port <overflow> of the instance <M7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 64: Output port <underflow> of the instance <M7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 64: Output port <exception> of the instance <M7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 71: Output port <overflow> of the instance <M8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 71: Output port <underflow> of the instance <M8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\TEST_TRAILS\FloatingDivision.v" line 71: Output port <exception> of the instance <M8> is unconnected or connected to loadless signal.
    Found 8-bit subtractor for signal <Exponent> created at line 67.
    Found 8-bit adder for signal <x3[30]_GND_1_o_add_1_OUT> created at line 67.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <FloatingDivision> synthesized.

Synthesizing Unit <FloatingMultiplication>.
    Related source file is "C:\Xilinx\TEST_TRAILS\FloatingMultiplication.v".
        XLEN = 32
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <underflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 9-bit adder for signal <n0023> created at line 47.
    Found 8-bit adder for signal <GND_2_o_GND_2_o_add_4_OUT> created at line 50.
    Found 8-bit subtractor for signal <Temp_Exponent> created at line 33.
    Found 24x24-bit multiplier for signal <Temp_Mantissa> created at line 48.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <FloatingMultiplication> synthesized.

Synthesizing Unit <FloatingAddition>.
    Related source file is "C:\Xilinx\TEST_TRAILS\FloatingAddition.v".
        XLEN = 32
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <underflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit subtractor for signal <diff_Exponent> created at line 56.
    Found 25-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT> created at line 58.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_12_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_15_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_18_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_21_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_24_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_27_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_30_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_33_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_36_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_39_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_42_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_45_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_48_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_51_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_54_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_57_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_60_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_63_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_66_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_69_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_72_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_75_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_78_OUT> created at line 70.
    Found 8-bit subtractor for signal <B[30]_GND_4_o_sub_81_OUT> created at line 70.
    Found 25-bit adder for signal <n0231> created at line 58.
    Found 8-bit adder for signal <B[30]_GND_4_o_add_10_OUT> created at line 63.
    Found 24-bit shifter logical right for signal <B_Mantissa> created at line 30
    Found 8-bit comparator lessequal for signal <n0000> created at line 46
    Summary:
	inferred  27 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  57 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <FloatingAddition> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 24x24-bit multiplier                                  : 8
# Adders/Subtractors                                   : 134
 25-bit addsub                                         : 4
 8-bit adder                                           : 13
 8-bit subtractor                                      : 109
 9-bit adder                                           : 8
# Comparators                                          : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 244
 1-bit 2-to-1 multiplexer                              : 8
 23-bit 2-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 112
 8-bit 2-to-1 multiplexer                              : 116
# Logic shifters                                       : 4
 24-bit shifter logical right                          : 4
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 24x24-bit multiplier                                  : 8
# Adders/Subtractors                                   : 134
 25-bit addsub                                         : 4
 8-bit adder                                           : 21
 8-bit subtractor                                      : 109
# Comparators                                          : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 244
 1-bit 2-to-1 multiplexer                              : 8
 23-bit 2-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 112
 8-bit 2-to-1 multiplexer                              : 116
# Logic shifters                                       : 4
 24-bit shifter logical right                          : 4
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FloatingDivision> ...

Optimizing unit <FloatingAddition> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FloatingDivision, actual ratio is 392.
Optimizing block <FloatingDivision> to meet ratio 100 (+ 5) of 600 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <FloatingDivision>, final ratio is 402.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FloatingDivision.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14140
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 259
#      LUT2                        : 1643
#      LUT3                        : 374
#      LUT4                        : 1555
#      LUT5                        : 640
#      LUT6                        : 2617
#      MUXCY                       : 3561
#      MUXF7                       : 23
#      VCC                         : 1
#      XORCY                       : 3459
# IO Buffers                       : 96
#      IBUF                        : 64
#      OBUF                        : 32
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                 7095  out of   2400   295% (*) 
    Number used as Logic:              7095  out of   2400   295% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7095
   Number with an unused Flip Flop:    7095  out of   7095   100%  
   Number with an unused LUT:             0  out of   7095     0%  
   Number of fully used LUT-FF pairs:     0  out of   7095     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                  96  out of    102    94%  

Specific Feature Utilization:
 Number of DSP48A1s:                      8  out of      8   100%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 177.065ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20723367500044567000000000000000000000000000000000000000000000000000000000000000 / 32
-------------------------------------------------------------------------
Delay:               177.065ns (Levels of Logic = 331)
  Source:            B<2> (PAD)
  Destination:       result<30> (PAD)

  Data Path: B<2> to result<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   1.222   1.856  B_2_IBUF (B_2_IBUF)
     LUT2:I0->O            1   0.203   0.000  M1/Mmult_Temp_Mantissa_Madd3_lut<3> (M1/Mmult_Temp_Mantissa_Madd3_lut<3>)
     MUXCY:S->O            1   0.172   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<3> (M1/Mmult_Temp_Mantissa_Madd3_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<4> (M1/Mmult_Temp_Mantissa_Madd3_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<5> (M1/Mmult_Temp_Mantissa_Madd3_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<6> (M1/Mmult_Temp_Mantissa_Madd3_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<7> (M1/Mmult_Temp_Mantissa_Madd3_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<8> (M1/Mmult_Temp_Mantissa_Madd3_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<9> (M1/Mmult_Temp_Mantissa_Madd3_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<10> (M1/Mmult_Temp_Mantissa_Madd3_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd3_cy<11> (M1/Mmult_Temp_Mantissa_Madd3_cy<11>)
     XORCY:CI->O           2   0.180   0.864  M1/Mmult_Temp_Mantissa_Madd3_xor<12> (M1/Mmult_Temp_Mantissa_Madd_233)
     LUT5:I1->O            1   0.203   0.000  M1/Mmult_Temp_Mantissa_Madd6_lut<12> (M1/Mmult_Temp_Mantissa_Madd6_lut<12>)
     MUXCY:S->O            1   0.172   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<12> (M1/Mmult_Temp_Mantissa_Madd6_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<13> (M1/Mmult_Temp_Mantissa_Madd6_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<14> (M1/Mmult_Temp_Mantissa_Madd6_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<15> (M1/Mmult_Temp_Mantissa_Madd6_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<16> (M1/Mmult_Temp_Mantissa_Madd6_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<17> (M1/Mmult_Temp_Mantissa_Madd6_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<18> (M1/Mmult_Temp_Mantissa_Madd6_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<19> (M1/Mmult_Temp_Mantissa_Madd6_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<20> (M1/Mmult_Temp_Mantissa_Madd6_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<21> (M1/Mmult_Temp_Mantissa_Madd6_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<22> (M1/Mmult_Temp_Mantissa_Madd6_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<23> (M1/Mmult_Temp_Mantissa_Madd6_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<24> (M1/Mmult_Temp_Mantissa_Madd6_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd6_cy<25> (M1/Mmult_Temp_Mantissa_Madd6_cy<25>)
     MUXCY:CI->O           1   0.213   0.684  M1/Mmult_Temp_Mantissa_Madd6_cy<26> (M1/Mmult_Temp_Mantissa_Madd6_cy<26>)
     LUT2:I0->O            1   0.203   0.000  M1/Mmult_Temp_Mantissa_Madd9_lut<34> (M1/Mmult_Temp_Mantissa_Madd9_lut<34>)
     MUXCY:S->O            1   0.172   0.000  M1/Mmult_Temp_Mantissa_Madd9_cy<34> (M1/Mmult_Temp_Mantissa_Madd9_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd9_cy<35> (M1/Mmult_Temp_Mantissa_Madd9_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd9_cy<36> (M1/Mmult_Temp_Mantissa_Madd9_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd9_cy<37> (M1/Mmult_Temp_Mantissa_Madd9_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd9_cy<38> (M1/Mmult_Temp_Mantissa_Madd9_cy<38>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd9_cy<39> (M1/Mmult_Temp_Mantissa_Madd9_cy<39>)
     MUXCY:CI->O           1   0.019   0.000  M1/Mmult_Temp_Mantissa_Madd9_cy<40> (M1/Mmult_Temp_Mantissa_Madd9_cy<40>)
     MUXCY:CI->O           1   0.213   0.684  M1/Mmult_Temp_Mantissa_Madd9_cy<41> (M1/Mmult_Temp_Mantissa_Madd9_cy<41>)
     LUT2:I0->O            1   0.203   0.000  M1/Mmult_Temp_Mantissa_Madd11_lut<46> (M1/Mmult_Temp_Mantissa_Madd11_lut<46>)
     MUXCY:S->O            0   0.172   0.000  M1/Mmult_Temp_Mantissa_Madd11_cy<46> (M1/Mmult_Temp_Mantissa_Madd11_cy<46>)
     XORCY:CI->O          37   0.180   1.362  M1/Mmult_Temp_Mantissa_Madd11_xor<47> (A1/B_Exponent<0>)
     INV:I->O              1   0.206   0.000  A1/Msub_diff_Exponent_lut<0>1_INV_0 (A1/Msub_diff_Exponent_lut<0>)
     MUXCY:S->O            0   0.172   0.000  A1/Msub_diff_Exponent_cy<0> (A1/Msub_diff_Exponent_cy<0>)
     XORCY:CI->O          32   0.180   1.636  A1/Msub_diff_Exponent_xor<1> (A1/diff_Exponent<1>)
     LUT5:I0->O            2   0.203   0.721  A1/Sh3101 (A1/Sh310)
     LUT3:I1->O            1   0.203   0.000  A1/Maddsub_n0151_lut<3>1 (A1/Maddsub_n0151_lut<3>)
     MUXCY:S->O            1   0.172   0.000  A1/Maddsub_n0151_cy<3> (A1/Maddsub_n0151_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<4> (A1/Maddsub_n0151_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<5> (A1/Maddsub_n0151_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<6> (A1/Maddsub_n0151_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<7> (A1/Maddsub_n0151_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<8> (A1/Maddsub_n0151_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<9> (A1/Maddsub_n0151_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<10> (A1/Maddsub_n0151_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<11> (A1/Maddsub_n0151_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<12> (A1/Maddsub_n0151_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<13> (A1/Maddsub_n0151_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<14> (A1/Maddsub_n0151_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<15> (A1/Maddsub_n0151_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<16> (A1/Maddsub_n0151_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<17> (A1/Maddsub_n0151_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<18> (A1/Maddsub_n0151_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<19> (A1/Maddsub_n0151_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<20> (A1/Maddsub_n0151_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  A1/Maddsub_n0151_cy<21> (A1/Maddsub_n0151_cy<21>)
     XORCY:CI->O          37   0.180   1.727  A1/Maddsub_n0151_xor<22> (A1/n0151<22>)
     LUT6:I0->O           17   0.203   1.275  A1/GND_4_o_GND_4_o_OR_7_o1 (A1/GND_4_o_GND_4_o_OR_7_o)
     LUT4:I0->O           23   0.203   1.258  A1/GND_4_o_GND_4_o_OR_10_o1 (A1/GND_4_o_GND_4_o_OR_10_o)
     LUT5:I3->O           15   0.203   1.229  A1/GND_4_o_GND_4_o_OR_14_o1 (A1/GND_4_o_GND_4_o_OR_14_o)
     LUT4:I0->O           13   0.203   1.180  A1/GND_4_o_GND_4_o_OR_17_o1 (A1/GND_4_o_GND_4_o_OR_17_o)
     LUT6:I2->O            3   0.203   0.650  A1/Mmux_Temp_Mantissa3612 (x0<16>)
     DSP48A1:B16->P47     18   4.394   1.049  M2/Mmult_Temp_Mantissa (M2/Mmult_Temp_Mantissa_P47_to_M2/Mmult_Temp_Mantissa1)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  M2/Mmult_Temp_Mantissa1 (M2/Mmult_Temp_Mantissa1_PCOUT_to_M2/Mmult_Temp_Mantissa2_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.264   1.049  M2/Mmult_Temp_Mantissa2 (M2/Mmult_Temp_Mantissa2_P47_to_M2/Mmult_Temp_Mantissa3)
     DSP48A1:C30->P13    124   2.687   2.188  M2/Mmult_Temp_Mantissa3 (M2/Temp_Mantissa<47>)
     LUT4:I0->O           17   0.203   1.275  temp2<25>1 (temp2<25>)
     LUT6:I2->O          143   0.203   1.990  A2/comp2 (A2/comp)
     LUT3:I2->O            5   0.205   0.714  A2/Mmux_A_Exponent11 (A2/A_Exponent<0>)
     MUXCY:DI->O           1   0.145   0.000  A2/Msub_diff_Exponent_cy<0> (A2/Msub_diff_Exponent_cy<0>)
     XORCY:CI->O          35   0.180   1.679  A2/Msub_diff_Exponent_xor<1> (A2/diff_Exponent<1>)
     LUT6:I1->O            4   0.203   0.912  A2/Sh1211 (A2/Sh121)
     LUT6:I3->O            2   0.205   0.617  A2/Sh2411 (A2/Sh241)
     LUT4:I3->O            1   0.205   0.580  A2/Mmux__n026714 (A2/Mmux__n026714)
     LUT6:I5->O            1   0.205   0.580  A2/Mmux__n026715 (A2/_n0267<0>)
     LUT5:I4->O            1   0.205   0.000  A2/Maddsub_n0151_lut<0> (A2/Maddsub_n0151_lut<0>)
     MUXCY:S->O            1   0.172   0.000  A2/Maddsub_n0151_cy<0> (A2/Maddsub_n0151_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<1> (A2/Maddsub_n0151_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<2> (A2/Maddsub_n0151_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<3> (A2/Maddsub_n0151_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<4> (A2/Maddsub_n0151_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<5> (A2/Maddsub_n0151_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<6> (A2/Maddsub_n0151_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<7> (A2/Maddsub_n0151_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<8> (A2/Maddsub_n0151_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<9> (A2/Maddsub_n0151_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<10> (A2/Maddsub_n0151_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<11> (A2/Maddsub_n0151_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<12> (A2/Maddsub_n0151_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<13> (A2/Maddsub_n0151_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<14> (A2/Maddsub_n0151_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<15> (A2/Maddsub_n0151_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<16> (A2/Maddsub_n0151_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<17> (A2/Maddsub_n0151_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<18> (A2/Maddsub_n0151_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<19> (A2/Maddsub_n0151_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<20> (A2/Maddsub_n0151_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  A2/Maddsub_n0151_cy<21> (A2/Maddsub_n0151_cy<21>)
     XORCY:CI->O          35   0.180   1.563  A2/Maddsub_n0151_xor<22> (A2/n0151<22>)
     LUT4:I1->O           22   0.205   1.381  A2/GND_4_o_GND_4_o_OR_5_o1 (A2/GND_4_o_GND_4_o_OR_5_o)
     LUT4:I0->O           39   0.203   1.639  A2/GND_4_o_GND_4_o_OR_8_o1 (A2/GND_4_o_GND_4_o_OR_8_o)
     LUT4:I0->O           32   0.203   1.539  A2/GND_4_o_GND_4_o_OR_11_o1 (A2/GND_4_o_GND_4_o_OR_11_o)
     LUT4:I0->O           16   0.203   1.252  A2/GND_4_o_GND_4_o_OR_14_o1 (A2/GND_4_o_GND_4_o_OR_14_o)
     LUT4:I0->O           12   0.203   1.156  A2/GND_4_o_GND_4_o_OR_17_o1 (A2/GND_4_o_GND_4_o_OR_17_o)
     LUT6:I2->O            1   0.203   0.579  A2/Mmux_Temp_Mantissa3612 (temp3<16>)
     DSP48A1:B16->P47     18   4.394   1.049  M3/Mmult_Temp_Mantissa (M3/Mmult_Temp_Mantissa_P47_to_M3/Mmult_Temp_Mantissa1)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  M3/Mmult_Temp_Mantissa1 (M3/Mmult_Temp_Mantissa1_PCOUT_to_M3/Mmult_Temp_Mantissa2_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.264   1.049  M3/Mmult_Temp_Mantissa2 (M3/Mmult_Temp_Mantissa2_P47_to_M3/Mmult_Temp_Mantissa3)
     DSP48A1:C30->P13   1143   2.687   2.470  M3/Mmult_Temp_Mantissa3 (M3/Temp_Mantissa<47>)
     LUT3:I0->O           22   0.205   1.134  M3/Mmux_Mantissa201 (M4/Mmult_Temp_Mantissa_B<11>_x_x1<6>_mand)
     LUT6:I5->O            1   0.205   0.000  M4/Mmult_Temp_Mantissa_Madd9_lut<3> (M4/Mmult_Temp_Mantissa_Madd9_lut<3>)
     MUXCY:S->O            1   0.172   0.000  M4/Mmult_Temp_Mantissa_Madd9_cy<3> (M4/Mmult_Temp_Mantissa_Madd9_cy<3>)
     XORCY:CI->O           1   0.180   0.924  M4/Mmult_Temp_Mantissa_Madd9_xor<4> (M4/Mmult_Temp_Mantissa_Madd_89)
     LUT5:I0->O            1   0.203   0.000  M4/Mmult_Temp_Mantissa_Madd15_lut<4> (M4/Mmult_Temp_Mantissa_Madd15_lut<4>)
     MUXCY:S->O            1   0.172   0.000  M4/Mmult_Temp_Mantissa_Madd15_cy<4> (M4/Mmult_Temp_Mantissa_Madd15_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd15_cy<5> (M4/Mmult_Temp_Mantissa_Madd15_cy<5>)
     XORCY:CI->O           1   0.180   0.924  M4/Mmult_Temp_Mantissa_Madd15_xor<6> (M4/Mmult_Temp_Mantissa_Madd_1015)
     LUT5:I0->O            1   0.203   0.000  M4/Mmult_Temp_Mantissa_Madd19_lut<6> (M4/Mmult_Temp_Mantissa_Madd19_lut<6>)
     MUXCY:S->O            1   0.172   0.000  M4/Mmult_Temp_Mantissa_Madd19_cy<6> (M4/Mmult_Temp_Mantissa_Madd19_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd19_cy<7> (M4/Mmult_Temp_Mantissa_Madd19_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd19_cy<8> (M4/Mmult_Temp_Mantissa_Madd19_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd19_cy<9> (M4/Mmult_Temp_Mantissa_Madd19_cy<9>)
     XORCY:CI->O           1   0.180   0.924  M4/Mmult_Temp_Mantissa_Madd19_xor<10> (M4/Mmult_Temp_Mantissa_Madd_1419)
     LUT5:I0->O            1   0.203   0.000  M4/Mmult_Temp_Mantissa_Madd21_lut<10> (M4/Mmult_Temp_Mantissa_Madd21_lut<10>)
     MUXCY:S->O            1   0.172   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<10> (M4/Mmult_Temp_Mantissa_Madd21_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<11> (M4/Mmult_Temp_Mantissa_Madd21_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<12> (M4/Mmult_Temp_Mantissa_Madd21_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<13> (M4/Mmult_Temp_Mantissa_Madd21_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<14> (M4/Mmult_Temp_Mantissa_Madd21_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<15> (M4/Mmult_Temp_Mantissa_Madd21_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<16> (M4/Mmult_Temp_Mantissa_Madd21_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<17> (M4/Mmult_Temp_Mantissa_Madd21_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<18> (M4/Mmult_Temp_Mantissa_Madd21_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<19> (M4/Mmult_Temp_Mantissa_Madd21_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<20> (M4/Mmult_Temp_Mantissa_Madd21_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<21> (M4/Mmult_Temp_Mantissa_Madd21_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<22> (M4/Mmult_Temp_Mantissa_Madd21_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<23> (M4/Mmult_Temp_Mantissa_Madd21_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<24> (M4/Mmult_Temp_Mantissa_Madd21_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<25> (M4/Mmult_Temp_Mantissa_Madd21_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<26> (M4/Mmult_Temp_Mantissa_Madd21_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<27> (M4/Mmult_Temp_Mantissa_Madd21_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<28> (M4/Mmult_Temp_Mantissa_Madd21_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<29> (M4/Mmult_Temp_Mantissa_Madd21_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<30> (M4/Mmult_Temp_Mantissa_Madd21_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<31> (M4/Mmult_Temp_Mantissa_Madd21_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<32> (M4/Mmult_Temp_Mantissa_Madd21_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<33> (M4/Mmult_Temp_Mantissa_Madd21_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<34> (M4/Mmult_Temp_Mantissa_Madd21_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<35> (M4/Mmult_Temp_Mantissa_Madd21_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<36> (M4/Mmult_Temp_Mantissa_Madd21_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<37> (M4/Mmult_Temp_Mantissa_Madd21_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd21_cy<38> (M4/Mmult_Temp_Mantissa_Madd21_cy<38>)
     MUXCY:CI->O           1   0.213   0.684  M4/Mmult_Temp_Mantissa_Madd21_cy<39> (M4/Mmult_Temp_Mantissa_Madd21_cy<39>)
     LUT2:I0->O            1   0.203   0.000  M4/Mmult_Temp_Mantissa_Madd22_lut<44> (M4/Mmult_Temp_Mantissa_Madd22_lut<44>)
     MUXCY:S->O            1   0.172   0.000  M4/Mmult_Temp_Mantissa_Madd22_cy<44> (M4/Mmult_Temp_Mantissa_Madd22_cy<44>)
     MUXCY:CI->O           1   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd22_cy<45> (M4/Mmult_Temp_Mantissa_Madd22_cy<45>)
     MUXCY:CI->O           0   0.019   0.000  M4/Mmult_Temp_Mantissa_Madd22_cy<46> (M4/Mmult_Temp_Mantissa_Madd22_cy<46>)
     XORCY:CI->O         117   0.180   1.922  M4/Mmult_Temp_Mantissa_Madd22_xor<47> (M4/Temp_Mantissa<47>)
     LUT6:I5->O           23   0.205   1.518  M4/Mmux_Exponent21 (temp4<24>)
     LUT6:I0->O            2   0.203   0.617  A3/comp2_SW1 (N198)
     LUT6:I5->O          125   0.205   2.287  A3/comp2 (A3/comp)
     LUT5:I0->O            5   0.203   0.714  A3/Mmux_A_Exponent11 (A3/A_Exponent<0>)
     MUXCY:DI->O           1   0.145   0.000  A3/Msub_diff_Exponent_cy<0> (A3/Msub_diff_Exponent_cy<0>)
     XORCY:CI->O          35   0.180   1.679  A3/Msub_diff_Exponent_xor<1> (A3/diff_Exponent<1>)
     LUT6:I1->O            4   0.203   0.912  A3/Sh1211 (A3/Sh121)
     LUT6:I3->O            2   0.205   0.617  A3/Sh2411 (A3/Sh241)
     LUT4:I3->O            1   0.205   0.580  A3/Mmux__n026714 (A3/Mmux__n026714)
     LUT6:I5->O            1   0.205   0.684  A3/Mmux__n026715 (A3/_n0267<0>)
     LUT6:I4->O            1   0.203   0.000  A3/Maddsub_n0151_lut<0> (A3/Maddsub_n0151_lut<0>)
     MUXCY:S->O            1   0.172   0.000  A3/Maddsub_n0151_cy<0> (A3/Maddsub_n0151_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<1> (A3/Maddsub_n0151_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<2> (A3/Maddsub_n0151_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<3> (A3/Maddsub_n0151_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<4> (A3/Maddsub_n0151_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<5> (A3/Maddsub_n0151_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<6> (A3/Maddsub_n0151_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<7> (A3/Maddsub_n0151_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<8> (A3/Maddsub_n0151_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<9> (A3/Maddsub_n0151_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<10> (A3/Maddsub_n0151_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<11> (A3/Maddsub_n0151_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<12> (A3/Maddsub_n0151_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<13> (A3/Maddsub_n0151_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<14> (A3/Maddsub_n0151_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<15> (A3/Maddsub_n0151_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<16> (A3/Maddsub_n0151_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<17> (A3/Maddsub_n0151_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<18> (A3/Maddsub_n0151_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<19> (A3/Maddsub_n0151_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<20> (A3/Maddsub_n0151_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  A3/Maddsub_n0151_cy<21> (A3/Maddsub_n0151_cy<21>)
     XORCY:CI->O          35   0.180   1.563  A3/Maddsub_n0151_xor<22> (A3/n0151<22>)
     LUT4:I1->O           23   0.205   1.401  A3/GND_4_o_GND_4_o_OR_5_o1 (A3/GND_4_o_GND_4_o_OR_5_o)
     LUT4:I0->O           42   0.203   1.681  A3/GND_4_o_GND_4_o_OR_8_o1 (A3/GND_4_o_GND_4_o_OR_8_o)
     LUT4:I0->O           35   0.203   1.563  A3/GND_4_o_GND_4_o_OR_11_o1 (A3/GND_4_o_GND_4_o_OR_11_o)
     LUT6:I3->O           18   0.205   1.297  A3/GND_4_o_GND_4_o_OR_16_o1 (A3/GND_4_o_GND_4_o_OR_16_o)
     LUT4:I0->O           22   0.203   1.478  A3/GND_4_o_GND_4_o_OR_19_o1 (A3/GND_4_o_GND_4_o_OR_19_o)
     LUT6:I1->O            1   0.203   0.827  A3/Mmux_Temp_Mantissa6413 (A3/Mmux_Temp_Mantissa6412)
     LUT6:I2->O           47   0.203   1.869  A3/Mmux_Temp_Mantissa6415 (M5/Mmult_Temp_Mantissa_temp5<20>_x_x1<0>_mand)
     LUT6:I0->O            1   0.203   0.000  M5/Mmult_Temp_Mantissa_Madd11_lut<20> (M5/Mmult_Temp_Mantissa_Madd11_lut<20>)
     MUXCY:S->O            1   0.172   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<20> (M5/Mmult_Temp_Mantissa_Madd11_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<21> (M5/Mmult_Temp_Mantissa_Madd11_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<22> (M5/Mmult_Temp_Mantissa_Madd11_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<23> (M5/Mmult_Temp_Mantissa_Madd11_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<24> (M5/Mmult_Temp_Mantissa_Madd11_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<25> (M5/Mmult_Temp_Mantissa_Madd11_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<26> (M5/Mmult_Temp_Mantissa_Madd11_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<27> (M5/Mmult_Temp_Mantissa_Madd11_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<28> (M5/Mmult_Temp_Mantissa_Madd11_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<29> (M5/Mmult_Temp_Mantissa_Madd11_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<30> (M5/Mmult_Temp_Mantissa_Madd11_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<31> (M5/Mmult_Temp_Mantissa_Madd11_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<32> (M5/Mmult_Temp_Mantissa_Madd11_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<33> (M5/Mmult_Temp_Mantissa_Madd11_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<34> (M5/Mmult_Temp_Mantissa_Madd11_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<35> (M5/Mmult_Temp_Mantissa_Madd11_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<36> (M5/Mmult_Temp_Mantissa_Madd11_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<37> (M5/Mmult_Temp_Mantissa_Madd11_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<38> (M5/Mmult_Temp_Mantissa_Madd11_cy<38>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<39> (M5/Mmult_Temp_Mantissa_Madd11_cy<39>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<40> (M5/Mmult_Temp_Mantissa_Madd11_cy<40>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<41> (M5/Mmult_Temp_Mantissa_Madd11_cy<41>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<42> (M5/Mmult_Temp_Mantissa_Madd11_cy<42>)
     MUXCY:CI->O           1   0.019   0.000  M5/Mmult_Temp_Mantissa_Madd11_cy<43> (M5/Mmult_Temp_Mantissa_Madd11_cy<43>)
     XORCY:CI->O           1   0.180   0.580  M5/Mmult_Temp_Mantissa_Madd11_xor<44> (M5/Mmult_Temp_Mantissa_Madd_443)
     LUT1:I0->O            1   0.205   0.000  M5/Mmult_Temp_Mantissa_Madd16_cy<44>_rt (M5/Mmult_Temp_Mantissa_Madd16_cy<44>_rt)
     MUXCY:S->O            1   0.172   0.000  M5/Mmult_Temp_Mantissa_Madd16_cy<44> (M5/Mmult_Temp_Mantissa_Madd16_cy<44>)
     XORCY:CI->O           1   0.180   0.580  M5/Mmult_Temp_Mantissa_Madd16_xor<45> (M5/Mmult_Temp_Mantissa_Madd_453)
     LUT2:I1->O            1   0.205   0.000  M5/Mmult_Temp_Mantissa_Madd20_lut<45> (M5/Mmult_Temp_Mantissa_Madd20_lut<45>)
     MUXCY:S->O            1   0.172   0.000  M5/Mmult_Temp_Mantissa_Madd20_cy<45> (M5/Mmult_Temp_Mantissa_Madd20_cy<45>)
     XORCY:CI->O           1   0.180   0.580  M5/Mmult_Temp_Mantissa_Madd20_xor<46> (M5/Mmult_Temp_Mantissa_Madd_465)
     LUT1:I0->O            1   0.205   0.000  M5/Mmult_Temp_Mantissa_Madd22_cy<46>_rt (M5/Mmult_Temp_Mantissa_Madd22_cy<46>_rt)
     MUXCY:S->O            0   0.172   0.000  M5/Mmult_Temp_Mantissa_Madd22_cy<46> (M5/Mmult_Temp_Mantissa_Madd22_cy<46>)
     XORCY:CI->O        1132   0.180   2.467  M5/Mmult_Temp_Mantissa_Madd22_xor<47> (M5/Temp_Mantissa<47>)
     LUT3:I0->O           22   0.205   1.134  M5/Mmux_Mantissa201 (M6/Mmult_Temp_Mantissa_B<11>_x_x2<6>_mand)
     LUT6:I5->O            1   0.205   0.000  M6/Mmult_Temp_Mantissa_Madd9_lut<3> (M6/Mmult_Temp_Mantissa_Madd9_lut<3>)
     MUXCY:S->O            1   0.172   0.000  M6/Mmult_Temp_Mantissa_Madd9_cy<3> (M6/Mmult_Temp_Mantissa_Madd9_cy<3>)
     XORCY:CI->O           1   0.180   0.924  M6/Mmult_Temp_Mantissa_Madd9_xor<4> (M6/Mmult_Temp_Mantissa_Madd_89)
     LUT5:I0->O            1   0.203   0.000  M6/Mmult_Temp_Mantissa_Madd15_lut<4> (M6/Mmult_Temp_Mantissa_Madd15_lut<4>)
     MUXCY:S->O            1   0.172   0.000  M6/Mmult_Temp_Mantissa_Madd15_cy<4> (M6/Mmult_Temp_Mantissa_Madd15_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd15_cy<5> (M6/Mmult_Temp_Mantissa_Madd15_cy<5>)
     XORCY:CI->O           1   0.180   0.924  M6/Mmult_Temp_Mantissa_Madd15_xor<6> (M6/Mmult_Temp_Mantissa_Madd_1015)
     LUT5:I0->O            1   0.203   0.000  M6/Mmult_Temp_Mantissa_Madd19_lut<6> (M6/Mmult_Temp_Mantissa_Madd19_lut<6>)
     MUXCY:S->O            1   0.172   0.000  M6/Mmult_Temp_Mantissa_Madd19_cy<6> (M6/Mmult_Temp_Mantissa_Madd19_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd19_cy<7> (M6/Mmult_Temp_Mantissa_Madd19_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd19_cy<8> (M6/Mmult_Temp_Mantissa_Madd19_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd19_cy<9> (M6/Mmult_Temp_Mantissa_Madd19_cy<9>)
     XORCY:CI->O           1   0.180   0.924  M6/Mmult_Temp_Mantissa_Madd19_xor<10> (M6/Mmult_Temp_Mantissa_Madd_1419)
     LUT5:I0->O            1   0.203   0.000  M6/Mmult_Temp_Mantissa_Madd21_lut<10> (M6/Mmult_Temp_Mantissa_Madd21_lut<10>)
     MUXCY:S->O            1   0.172   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<10> (M6/Mmult_Temp_Mantissa_Madd21_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<11> (M6/Mmult_Temp_Mantissa_Madd21_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<12> (M6/Mmult_Temp_Mantissa_Madd21_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<13> (M6/Mmult_Temp_Mantissa_Madd21_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<14> (M6/Mmult_Temp_Mantissa_Madd21_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<15> (M6/Mmult_Temp_Mantissa_Madd21_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<16> (M6/Mmult_Temp_Mantissa_Madd21_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<17> (M6/Mmult_Temp_Mantissa_Madd21_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<18> (M6/Mmult_Temp_Mantissa_Madd21_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<19> (M6/Mmult_Temp_Mantissa_Madd21_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<20> (M6/Mmult_Temp_Mantissa_Madd21_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<21> (M6/Mmult_Temp_Mantissa_Madd21_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<22> (M6/Mmult_Temp_Mantissa_Madd21_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<23> (M6/Mmult_Temp_Mantissa_Madd21_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<24> (M6/Mmult_Temp_Mantissa_Madd21_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<25> (M6/Mmult_Temp_Mantissa_Madd21_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<26> (M6/Mmult_Temp_Mantissa_Madd21_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<27> (M6/Mmult_Temp_Mantissa_Madd21_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<28> (M6/Mmult_Temp_Mantissa_Madd21_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<29> (M6/Mmult_Temp_Mantissa_Madd21_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<30> (M6/Mmult_Temp_Mantissa_Madd21_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<31> (M6/Mmult_Temp_Mantissa_Madd21_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<32> (M6/Mmult_Temp_Mantissa_Madd21_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<33> (M6/Mmult_Temp_Mantissa_Madd21_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<34> (M6/Mmult_Temp_Mantissa_Madd21_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<35> (M6/Mmult_Temp_Mantissa_Madd21_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<36> (M6/Mmult_Temp_Mantissa_Madd21_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<37> (M6/Mmult_Temp_Mantissa_Madd21_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd21_cy<38> (M6/Mmult_Temp_Mantissa_Madd21_cy<38>)
     MUXCY:CI->O           1   0.213   0.684  M6/Mmult_Temp_Mantissa_Madd21_cy<39> (M6/Mmult_Temp_Mantissa_Madd21_cy<39>)
     LUT2:I0->O            1   0.203   0.000  M6/Mmult_Temp_Mantissa_Madd22_lut<44> (M6/Mmult_Temp_Mantissa_Madd22_lut<44>)
     MUXCY:S->O            1   0.172   0.000  M6/Mmult_Temp_Mantissa_Madd22_cy<44> (M6/Mmult_Temp_Mantissa_Madd22_cy<44>)
     MUXCY:CI->O           1   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd22_cy<45> (M6/Mmult_Temp_Mantissa_Madd22_cy<45>)
     MUXCY:CI->O           0   0.019   0.000  M6/Mmult_Temp_Mantissa_Madd22_cy<46> (M6/Mmult_Temp_Mantissa_Madd22_cy<46>)
     XORCY:CI->O         110   0.180   1.904  M6/Mmult_Temp_Mantissa_Madd22_xor<47> (M6/Temp_Mantissa<47>)
     LUT6:I5->O           31   0.205   1.642  M6/Mmux_Exponent21 (temp6<24>)
     LUT6:I0->O            2   0.203   0.617  A4/comp2_SW1 (N184)
     LUT6:I5->O          122   0.205   2.163  A4/comp2 (A4/comp)
     LUT3:I0->O           58   0.205   1.705  A4/Msub_B[30]_GND_4_o_sub_12_OUT_cy<1>1 (A4/Msub_B[30]_GND_4_o_sub_12_OUT_cy<1>)
     LUT6:I4->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_12_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_12_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_15_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_15_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_18_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_18_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_21_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_21_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_24_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_24_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_27_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_27_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_30_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_30_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_33_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_33_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_36_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_36_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_39_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_39_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_42_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_42_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_45_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_45_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_48_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_48_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_51_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_51_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_54_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_54_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_57_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_57_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_60_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_60_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_63_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_63_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_66_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_66_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_69_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_69_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_72_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_72_OUT<5>)
     LUT6:I0->O            3   0.203   1.015  A4/Msub_B[30]_GND_4_o_sub_75_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_75_OUT<5>)
     LUT6:I0->O            3   0.203   0.879  A4/Msub_B[30]_GND_4_o_sub_78_OUT_xor<5>11 (A4/B[30]_GND_4_o_sub_78_OUT<5>)
     LUT6:I3->O            1   0.205   0.580  A4/Mmux_exp_adjust541 (A4/Mmux_exp_adjust54)
     LUT6:I5->O            1   0.205   0.580  A4/Mmux_exp_adjust5416_SW0 (N178)
     LUT6:I5->O            4   0.205   1.028  A4/Mmux_exp_adjust5416 (temp7<28>)
     LUT6:I1->O            2   0.203   0.981  M7/Msub_Temp_Exponent_lut<0>51 (M7/Msub_Temp_Exponent_lut<0>5)
     LUT6:I0->O            3   0.203   1.015  M7/Msub_Temp_Exponent_xor<0>61 (M7/Madd_GND_2_o_GND_2_o_add_4_OUT_lut<5>)
     LUT6:I0->O            3   0.203   1.015  Msub_Exponent_lut<0>51 (Msub_Exponent_lut<0>5)
     LUT6:I0->O            2   0.203   0.961  Msub_Exponent_cy<0>6 (Msub_Exponent_cy<0>5)
     LUT5:I0->O            3   0.203   1.015  M8/Msub_Temp_Exponent_lut<0>61 (M8/Msub_Temp_Exponent_lut<0>6)
     LUT6:I0->O            1   0.203   0.924  M8/Msub_Temp_Exponent_xor<0>81 (M8/Madd_GND_2_o_GND_2_o_add_4_OUT_lut<7>)
     LUT5:I0->O            1   0.203   0.579  M8/Mmux_Exponent81 (result_30_OBUF)
     OBUF:I->O                 2.571          result_30_OBUF (result<30>)
    ----------------------------------------
    Total                    177.065ns (59.109ns logic, 117.956ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.92 secs
 
--> 

Total memory usage is 4586576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :   36 (   0 filtered)

