#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Mon Dec  9 00:56:03 2024
# Process ID: 15488
# Current directory: C:/Users/jsullivan4/video_test/video_test.runs/take2_bricks_0_0_synth_1
# Command line: vivado.exe -log take2_bricks_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source take2_bricks_0_0.tcl
# Log file: C:/Users/jsullivan4/video_test/video_test.runs/take2_bricks_0_0_synth_1/take2_bricks_0_0.vds
# Journal file: C:/Users/jsullivan4/video_test/video_test.runs/take2_bricks_0_0_synth_1\vivado.jou
# Running On        :MDD-ECE-HHPG853
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
# CPU Frequency     :2904 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34058 MB
# Swap memory       :2147 MB
# Total Virtual     :36205 MB
# Available Virtual :16945 MB
#-----------------------------------------------------------
source take2_bricks_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 536.062 ; gain = 197.805
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jsullivan4/ip_repo/myip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/jsullivan4/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jsullivan4/ip_repo/myip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top take2_bricks_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9636
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1397.641 ; gain = 448.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'take2_bricks_0_0' [c:/Users/jsullivan4/video_test/video_test.gen/sources_1/bd/take2/ip/take2_bricks_0_0/synth/take2_bricks_0_0.vhd:69]
INFO: [Synth 8-3491] module 'bricks' declared at 'C:/Users/jsullivan4/video_test/video_test.srcs/sources_1/new/brick.vhd:34' bound to instance 'U0' of component 'bricks' [c:/Users/jsullivan4/video_test/video_test.gen/sources_1/bd/take2/ip/take2_bricks_0_0/synth/take2_bricks_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'bricks' [C:/Users/jsullivan4/video_test/video_test.srcs/sources_1/new/brick.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'bricks' (0#1) [C:/Users/jsullivan4/video_test/video_test.srcs/sources_1/new/brick.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'take2_bricks_0_0' (0#1) [c:/Users/jsullivan4/video_test/video_test.gen/sources_1/bd/take2/ip/take2_bricks_0_0/synth/take2_bricks_0_0.vhd:69]
WARNING: [Synth 8-7129] Port bricksL1[31] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL1[30] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL1[29] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL1[28] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL2[31] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL2[30] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL2[29] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL2[28] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL3[31] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL3[30] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL3[29] in module bricks is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL3[28] in module bricks is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1515.797 ; gain = 566.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1515.797 ; gain = 566.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1515.797 ; gain = 566.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1515.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1619.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1619.605 ; gain = 0.281
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   12 Bit        Muxes := 110   
	   2 Input    8 Bit        Muxes := 55    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design take2_bricks_0_0 has port b[3] driven by constant 0
WARNING: [Synth 8-7129] Port bricksL1[31] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL1[30] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL1[29] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL1[28] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL2[31] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL2[30] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL2[29] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL2[28] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL3[31] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL3[30] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL3[29] in module take2_bricks_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bricksL3[28] in module take2_bricks_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    13|
|2     |LUT3 |     8|
|3     |LUT4 |    22|
|4     |LUT5 |    11|
|5     |LUT6 |    80|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.605 ; gain = 670.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1619.605 ; gain = 566.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.605 ; gain = 670.605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1619.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1619.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2f5104e9
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1619.605 ; gain = 1071.125
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1619.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jsullivan4/video_test/video_test.runs/take2_bricks_0_0_synth_1/take2_bricks_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file take2_bricks_0_0_utilization_synth.rpt -pb take2_bricks_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 00:56:47 2024...
