Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version W-2024.09-SP2 for linux64 - Nov 28, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Tue Feb  3 19:56:42 2026
Hostname:           vcl-vm0-159
CPU Model:          Intel(R) Xeon(R) Gold 6248R CPU @ 3.00GHz
CPU Details:        Cores = 4 : Sockets = 7 : Cache Size = 36608 KB : Freq = 2.99 GHz
OS:                 Linux 4.18.0-553.27.1.el8_10.x86_64
RAM:                 15 GB (Free   0 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    / mounted to /dev/sda2
Tmp Filesystem:     / mounted to /dev/sda2
Work Disk:           29 GB (Free  22 GB)
Tmp Disk:            29 GB (Free  22 GB)

CPU Load: 17%, Ram Free: 0 GB, Swap Free: 15 GB, Work Disk Free: 22 GB, Tmp Disk Free: 22 GB
set TOP "alu4_flow_demo"
alu4_flow_demo
if {![info exists ::env(REPO_DIR)]} {
    puts "ERROR: REPO_DIR environment variable is not set."
    exit 2
}
set REPO_DIR $::env(REPO_DIR)
/home/v71349/analog-gradients
set WORK_DIR "$REPO_DIR/implementation/fullflow_demo/work/dc"
/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc
set RTL_FILE "$REPO_DIR/implementation/fullflow_demo/rtl/${TOP}.v"
/home/v71349/analog-gradients/implementation/fullflow_demo/rtl/alu4_flow_demo.v
set SDC_FILE "$REPO_DIR/implementation/fullflow_demo/constraints/${TOP}.sdc"
/home/v71349/analog-gradients/implementation/fullflow_demo/constraints/alu4_flow_demo.sdc
if {[info exists ::env(DC_TARGET_LIB)]} {
    set TARGET_LIB $::env(DC_TARGET_LIB)
} else {
    set TARGET_LIB "/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib"
}
/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/libcache/alu4_min_cells.db
file mkdir $WORK_DIR
file mkdir "$WORK_DIR/reports"
file mkdir "$WORK_DIR/out"
set_app_var search_path [list "." [file dirname $TARGET_LIB] "$REPO_DIR/implementation/fullflow_demo/rtl"]
. /home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/libcache /home/v71349/analog-gradients/implementation/fullflow_demo/rtl
set_app_var target_library [list $TARGET_LIB]
/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/libcache/alu4_min_cells.db
set_app_var link_library [concat "*" $target_library]
* /home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/libcache/alu4_min_cells.db
set_app_var synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
define_design_lib WORK -path "$WORK_DIR/work"
1
analyze -format verilog $RTL_FILE
Running PRESTO HDLC
Compiling source file /home/v71349/analog-gradients/implementation/fullflow_demo/rtl/alu4_flow_demo.v
Presto compilation completed successfully.
Loading db file '/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/libcache/alu4_min_cells.db'
1
elaborate $TOP
Loading db file '/CMC/tools/synopsys/syn_vW-2024.09-SP2/syn/W-2024.09-SP2/libraries/syn/gtech.db'
Loading db file '/CMC/tools/synopsys/syn_vW-2024.09-SP2/syn/W-2024.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'slow_vdd1v0'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block in file
	'/home/v71349/analog-gradients/implementation/fullflow_demo/rtl/alu4_flow_demo.v'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     15     |    auto/auto     | always block at line 10 |
===========================================================
Presto compilation completed successfully. (alu4_flow_demo)
Module: alu4_flow_demo, Ports: 15, Input: 10, Output: 5, Inout: 0
Module: alu4_flow_demo, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module alu4_flow_demo report end. (ELAB-965)
Loading db file '/CMC/tools/synopsys/syn_vW-2024.09-SP2/syn/W-2024.09-SP2/libraries/syn/dw_foundation.sldb'
Elaborated 1 design.
Current design is now 'alu4_flow_demo'.
1
current_design $TOP
Current design is 'alu4_flow_demo'.
{alu4_flow_demo}
link

  Linking design 'alu4_flow_demo'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  alu4_flow_demo              /home/v71349/analog-gradients/alu4_flow_demo.db
  slow_vdd1v0 (library)       /home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/libcache/alu4_min_cells.db

1
source $SDC_FILE
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile
CPU Load: 17%, Ram Free: 0 GB, Swap Free: 15 GB, Work Disk Free: 22 GB, Tmp Disk Free: 22 GB
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | W-2024.09-DWBB_202409.2 |     *     |
| Licensed DW Building Blocks        | W-2024.09-DWBB_202409.2 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 26                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 10                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'alu4_flow_demo'
Module: DW01_MUX, Ports: 4, Input: 3, Output: 1, Inout: 0
Module: DW01_MUX, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_mmux_width2, Ports: 7, Input: 5, Output: 2, Inout: 0
Module: DW01_mmux_width2, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_mmux_width3, Ports: 10, Input: 7, Output: 3, Inout: 0
Module: DW01_mmux_width3, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_mmux_width4, Ports: 13, Input: 9, Output: 4, Inout: 0
Module: DW01_mmux_width4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_mmux_width5, Ports: 16, Input: 11, Output: 5, Inout: 0
Module: DW01_mmux_width5, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_add_width5, Ports: 17, Input: 11, Output: 6, Inout: 0
Module: DW01_add_width5, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_NAND2, Ports: 3, Input: 2, Output: 1, Inout: 0
Module: DW01_NAND2, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_sub_width5, Ports: 17, Input: 11, Output: 6, Inout: 0
Module: DW01_sub_width5, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_NOT, Ports: 2, Input: 1, Output: 1, Inout: 0
Module: DW01_NOT, Registers: 0, Async set/reset: 0, Sync set/reset: 0

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'alu4_flow_demo' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'alu4_flow_demo_DW01_sub_0'
  Processing 'alu4_flow_demo_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'alu4_flow_demo'
  Mapping 'alu4_flow_demo'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
    0:00:00     142.3      0.00       0.0       0.0                          
Loading db file '/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/libcache/alu4_min_cells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 17%, Ram Free: 0 GB, Swap Free: 15 GB, Work Disk Free: 22 GB, Tmp Disk Free: 22 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
report_qor > "$WORK_DIR/reports/${TOP}_qor.rpt"
report_area -hierarchy > "$WORK_DIR/reports/${TOP}_area.rpt"
report_timing -max_paths 20 > "$WORK_DIR/reports/${TOP}_timing.rpt"
write -hierarchy -format verilog -output "$WORK_DIR/out/${TOP}_mapped.v"
Writing verilog file '/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/out/alu4_flow_demo_mapped.v'.
1
write_file -format ddc -hierarchy -output "$WORK_DIR/out/${TOP}.ddc"
Writing ddc file '/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/out/alu4_flow_demo.ddc'.
1
write_sdc "$WORK_DIR/out/${TOP}.sdc"
1
exit

Memory usage for this session 133 Mbytes.
Memory usage for this session including child processes 133 Mbytes.
CPU usage for this session 3 seconds ( 0.00 hours ).
Elapsed time for this session 4 seconds ( 0.00 hours ).

Thank you...
