{
  "questions": [
    {
      "question": "What is the primary function of the Control Unit within a Central Processing Unit (CPU)?",
      "options": [
        "To perform arithmetic and logical operations on data.",
        "To temporarily store data and instructions for quick access.",
        "To manage communication with external memory devices.",
        "To execute I/O operations and peripheral interactions.",
        "To decode instructions, manage instruction flow, and orchestrate the operations of other CPU components."
      ],
      "correct": 4
    },
    {
      "question": "In CMOS integrated circuits, which parasitic phenomenon can lead to a low-impedance path between power and ground rails, potentially causing excessive current draw and device damage, often triggered by transient over-voltage or over-current conditions?",
      "options": [
        "Hot-carrier injection",
        "Negative Bias Temperature Instability (NBTI)",
        "Latch-up",
        "Dielectric breakdown",
        "Antenna effect"
      ],
      "correct": 2
    },
    {
      "question": "In cache memory design, which replacement policy aims to evict the block that has not been used for the longest period of time, in an effort to minimize future cache misses?",
      "options": [
        "First-In, First-Out (FIFO)",
        "Random Replacement",
        "Least Recently Used (LRU)",
        "Most Recently Used (MRU)",
        "Optimal Replacement"
      ],
      "correct": 2
    },
    {
      "question": "Which formal verification technique involves specifying desired behaviors or properties of a design using a formal language (like SystemVerilog Assertions - SVA) and then mathematically proving or disproving whether the design satisfies these properties across all possible input sequences?",
      "options": [
        "Logic simulation",
        "Gate-level simulation",
        "Model checking (or Property Checking)",
        "Static timing analysis (STA)",
        "Functional coverage"
      ],
      "correct": 2
    },
    {
      "question": "In a pipelined processor, what type of hazard occurs when two or more instructions require the same hardware resource (e.g., an adder unit or a memory port) at the same time in the same clock cycle?",
      "options": [
        "Data hazard",
        "Control hazard",
        "Structural hazard",
        "Write-after-write hazard",
        "Read-after-write hazard"
      ],
      "correct": 2
    }
  ]
}