
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103898                       # Number of seconds simulated
sim_ticks                                103898434389                       # Number of ticks simulated
final_tick                               631975143891                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116984                       # Simulator instruction rate (inst/s)
host_op_rate                                   147753                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5539858                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886776                       # Number of bytes of host memory used
host_seconds                                 18754.71                       # Real time elapsed on the host
sim_insts                                  2193992307                       # Number of instructions simulated
sim_ops                                    2771057444                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4960128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6288640                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11252224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2867072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2867072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        38751                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        49130                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 87908                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           22399                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                22399                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47740161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60526802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108300227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27594949                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27594949                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27594949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47740161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60526802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135895176                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249156918                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21497324                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17427180                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1975434                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8765446                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8139961                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2332527                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93559                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186244675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119856967                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21497324                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10472488                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26377568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6023132                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6100958                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11504502                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1973465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222745401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.018755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       196367833     88.16%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1835908      0.82%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3333699      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088295      1.39%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1965059      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616689      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923426      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955394      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12659098      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222745401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086280                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481050                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184331573                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8030868                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26314604                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46418                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4021937                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733211                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147118184                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4021937                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184804995                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1402774                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5530747                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25859517                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1125430                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146996891                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        197891                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208507497                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684729992                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684729992                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36802975                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4125781                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13861662                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81721                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1592568                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146041877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137946523                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116828                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21980684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46173887                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    222745401                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.619301                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293837                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    163261034     73.29%     73.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25184754     11.31%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13536812      6.08%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6865315      3.08%     93.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8183462      3.67%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2649581      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2483520      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438057      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142866      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222745401                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416673     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143349     20.54%     80.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137917     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116003724     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978461      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12786330      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161101      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137946523                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553653                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697939                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005059                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499453213                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168056583                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134968773                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138644462                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268794                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2668241                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92545                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4021937                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         996621                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       116199                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146075694                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13861662                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183573                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99653                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1052881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1101265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2154146                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135960335                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337032                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986187                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19497984                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19193926                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160952                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545682                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134968813                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134968773                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77876658                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216923202                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541702                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359006                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22946702                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2000569                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218723464                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.362633                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166870250     76.29%     76.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23871478     10.91%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12377330      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3982094      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464373      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1837223      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057280      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937862      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325574      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218723464                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325574                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362473925                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296174049                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26411517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.491569                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.491569                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.401353                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.401353                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611518739                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188875911                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135781134                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249156918                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19373880                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15838966                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1885891                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7940248                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7601905                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1986494                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85309                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    186539853                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108836787                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19373880                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9588399                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22669713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5235757                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8067347                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11427095                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1887861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    220595075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.944634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197925362     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1088888      0.49%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1658978      0.75%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2266267      1.03%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2328384      1.06%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1946561      0.88%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1107880      0.50%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1629566      0.74%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10643189      4.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    220595075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077758                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.436820                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184385562                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10239782                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22607324                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44473                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3317925                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3197806                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133338203                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3317925                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184909661                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1815140                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7096961                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22137825                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1317554                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     133257129                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2235                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        304851                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521368                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3462                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    185181802                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    620178715                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    620178715                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160049800                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25131940                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36871                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21247                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3815478                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12648528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6939751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122843                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1509688                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133075121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126216103                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24594                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15149936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35967521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5612                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    220595075                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572162                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.262550                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167219585     75.80%     75.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21764740      9.87%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11252706      5.10%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8481170      3.84%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6588939      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2647216      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1681661      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       851825      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107233      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    220595075                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22500     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81745     36.68%     46.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118585     53.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105740536     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1957155      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15624      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11615122      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6887666      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126216103                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.506573                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222830                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001765                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473274705                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148262243                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124321254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126438933                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       294762                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2086840                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170006                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           84                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3317925                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1537885                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       124534                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133111982                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12648528                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6939751                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21237                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1097816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1074065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2171881                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124500065                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10950925                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1716038                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17837043                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17597826                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6886118                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.499685                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124321416                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124321254                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71562420                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        191678890                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.498968                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373345                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93733592                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115202297                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17910711                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1916999                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217277150                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379056                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170177711     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23222965     10.69%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8825447      4.06%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4259479      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3524442      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2108950      0.97%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1783836      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       790093      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2584227      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217277150                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93733592                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115202297                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17331412                       # Number of memory references committed
system.switch_cpus1.commit.loads             10561675                       # Number of loads committed
system.switch_cpus1.commit.membars              15624                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16522460                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103839464                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2350604                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2584227                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347805931                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          269544206                       # The number of ROB writes
system.switch_cpus1.timesIdled                2912911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28561843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93733592                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115202297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93733592                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.658139                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.658139                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.376203                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.376203                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561134233                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172503724                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124108766                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31248                       # number of misc regfile writes
system.l20.replacements                         47051                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             186                       # Total number of references to valid blocks.
system.l20.sampled_refs                         47083                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.003950                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.796958                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.007906                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    26.188290                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.006847                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.181155                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000247                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.818384                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000214                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          186                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    186                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8286                       # number of Writeback hits
system.l20.Writeback_hits::total                 8286                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          186                       # number of demand (read+write) hits
system.l20.demand_hits::total                     186                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          186                       # number of overall hits
system.l20.overall_hits::total                    186                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        38751                       # number of ReadReq misses
system.l20.ReadReq_misses::total                38765                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        38751                       # number of demand (read+write) misses
system.l20.demand_misses::total                 38765                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        38751                       # number of overall misses
system.l20.overall_misses::total                38765                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3018660                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7919572455                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7922591115                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3018660                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7919572455                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7922591115                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3018660                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7919572455                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7922591115                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38937                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38951                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8286                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8286                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38937                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38951                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38937                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38951                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.995223                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.995225                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.995223                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.995225                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.995223                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.995225                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 215618.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204370.789270                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204374.851412                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 215618.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204370.789270                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204374.851412                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 215618.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204370.789270                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204374.851412                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8099                       # number of writebacks
system.l20.writebacks::total                     8099                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        38751                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           38765                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        38751                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            38765                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        38751                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           38765                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2179950                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5595939401                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5598119351                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2179950                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5595939401                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5598119351                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2179950                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5595939401                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5598119351                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.995223                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.995225                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.995223                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.995225                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.995223                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.995225                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155710.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144407.612733                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144411.694854                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 155710.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144407.612733                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144411.694854                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 155710.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144407.612733                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144411.694854                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         63669                       # number of replacements
system.l21.tagsinuse                        31.999937                       # Cycle average of tags in use
system.l21.total_refs                             234                       # Total number of references to valid blocks.
system.l21.sampled_refs                         63701                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.003673                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            7.476423                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.005475                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    24.514312                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.003726                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.233638                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000171                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.766072                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000116                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          234                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    234                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14528                       # number of Writeback hits
system.l21.Writeback_hits::total                14528                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          234                       # number of demand (read+write) hits
system.l21.demand_hits::total                     234                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          234                       # number of overall hits
system.l21.overall_hits::total                    234                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        49129                       # number of ReadReq misses
system.l21.ReadReq_misses::total                49142                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        49131                       # number of demand (read+write) misses
system.l21.demand_misses::total                 49144                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        49131                       # number of overall misses
system.l21.overall_misses::total                49144                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2444221                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  10026003262                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    10028447483                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       416041                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       416041                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2444221                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  10026419303                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     10028863524                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2444221                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  10026419303                       # number of overall miss cycles
system.l21.overall_miss_latency::total    10028863524                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49363                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49376                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14528                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14528                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49365                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49378                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49365                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49378                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.995260                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.995261                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.995260                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.995261                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.995260                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.995261                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       188017                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204075.052657                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204070.804668                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 208020.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 208020.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       188017                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204075.213267                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204070.965408                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       188017                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204075.213267                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204070.965408                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               14300                       # number of writebacks
system.l21.writebacks::total                    14300                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        49129                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           49142                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        49131                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            49144                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        49131                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           49144                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1660435                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7069254979                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7070915414                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       295735                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       295735                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1660435                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7069550714                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7071211149                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1660435                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7069550714                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7071211149                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995260                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.995261                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.995260                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.995261                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.995260                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.995261                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127725.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143891.692870                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143887.416344                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 147867.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 147867.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 127725.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143891.854715                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143887.578321                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 127725.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143891.854715                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143887.578321                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997064                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011512137                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184691.440605                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997064                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11504486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11504486                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11504486                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11504486                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11504486                       # number of overall hits
system.cpu0.icache.overall_hits::total       11504486                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3652371                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3652371                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3652371                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3652371                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3652371                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3652371                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11504502                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11504502                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11504502                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11504502                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11504502                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11504502                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 228273.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 228273.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 228273.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 228273.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 228273.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 228273.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3134860                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3134860                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3134860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3134860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3134860                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3134860                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223918.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223918.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223918.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223918.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223918.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223918.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38937                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168085986                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39193                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.673641                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.588022                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.411978                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268754                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268754                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16327656                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16327656                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16327656                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16327656                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117423                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117423                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117423                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117423                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117423                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117423                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26741937247                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26741937247                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26741937247                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26741937247                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26741937247                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26741937247                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9386177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9386177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16445079                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16445079                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16445079                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16445079                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012510                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007140                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007140                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 227740.197806                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 227740.197806                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 227740.197806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 227740.197806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 227740.197806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 227740.197806                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8286                       # number of writebacks
system.cpu0.dcache.writebacks::total             8286                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78486                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78486                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78486                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78486                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78486                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38937                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38937                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38937                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38937                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38937                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38937                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8264392651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8264392651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8264392651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8264392651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8264392651                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8264392651                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 212250.369854                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 212250.369854                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 212250.369854                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 212250.369854                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 212250.369854                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 212250.369854                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997489                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011693413                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052116.456389                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11427079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11427079                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11427079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11427079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11427079                       # number of overall hits
system.cpu1.icache.overall_hits::total       11427079                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3092009                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3092009                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3092009                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3092009                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3092009                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3092009                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11427095                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11427095                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11427095                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11427095                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11427095                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11427095                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193250.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193250.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193250.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193250.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193250.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193250.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2552330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2552330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2552330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2552330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2552330                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2552330                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196333.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 196333.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 196333.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 196333.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 196333.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 196333.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49364                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170891324                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49620                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3444.000887                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.272988                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.727012                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911223                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088777                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8035895                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8035895                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6734825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6734825                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16475                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16475                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15624                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15624                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14770720                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14770720                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14770720                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14770720                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140733                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2713                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2713                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143446                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143446                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143446                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143446                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31828568169                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31828568169                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    489301373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    489301373                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32317869542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32317869542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32317869542                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32317869542                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8176628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8176628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6737538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6737538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14914166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14914166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14914166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14914166                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017212                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000403                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009618                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009618                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009618                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009618                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 226162.791733                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 226162.791733                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 180354.357906                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 180354.357906                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 225296.414971                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 225296.414971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 225296.414971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 225296.414971                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       913473                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 130496.142857                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14528                       # number of writebacks
system.cpu1.dcache.writebacks::total            14528                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91370                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91370                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2711                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2711                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94081                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94081                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49363                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49363                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49365                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49365                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10473604263                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10473604263                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       432641                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       432641                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10474036904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10474036904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10474036904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10474036904                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003310                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003310                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003310                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003310                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212175.197273                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 212175.197273                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 216320.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 216320.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 212175.365218                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 212175.365218                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 212175.365218                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 212175.365218                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
